-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Thu Jul 16 13:51:23 2020
-- Host        : mbp-win10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/PhD_project/vivado_prjs/davisZynq/7z100All/7z100All.srcs/sources_1/bd/brd/ip/brd_testAERDVSSM_0_0/brd_testAERDVSSM_0_0_sim_netlist.vhdl
-- Design      : brd_testAERDVSSM_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z100ffg900-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear is
  port (
    TimestampResetBuffer_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \StateTimestampNext_DP_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    State_DN1 : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : in STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    \StateTimestampNext_DP_reg[3]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    \MultiplexerConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \State_DP_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear is
  signal \State_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \State_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \^timestampresetbuffer_s\ : STD_LOGIC;
begin
  TimestampResetBuffer_S <= \^timestampresetbuffer_s\;
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Output_SO_reg[0]\,
      Q => \^timestampresetbuffer_s\
    );
\State_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"054A054A054B054A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \^timestampresetbuffer_s\,
      I5 => AERSMFifoFull_AI,
      O => D(0)
    );
\State_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \StateTimestampNext_DP_reg[1]\,
      I1 => \State_DP[1]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(1)
    );
\State_DP[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
        port map (
      I0 => \State_DP[1]_i_5_n_0\,
      I1 => State_DN1,
      I2 => AERSMFifoAlmostFull_AI,
      I3 => \OutFifoControl_SO[AlmostEmpty_S]\,
      I4 => \OutFifoControl_SO[Empty_S]\,
      O => \State_DP[1]_i_3_n_0\
    );
\State_DP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^timestampresetbuffer_s\,
      I1 => AERSMFifoFull_AI,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => \State_DP[1]_i_5_n_0\
    );
\State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F4"
    )
        port map (
      I0 => \State_DP[3]_i_4_n_0\,
      I1 => AERSMFifoAlmostFull_AI,
      I2 => AERSMFifoFull_AI,
      I3 => \State_DP_reg[1]\,
      I4 => Q(3),
      I5 => \State_DP_reg[0]\,
      O => D(2)
    );
\State_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFFFFFFFFFEFA"
    )
        port map (
      I0 => \State_DP_reg[2]\,
      I1 => \State_DP[3]_i_4_n_0\,
      I2 => Q(2),
      I3 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I4 => \State_DP_reg[1]\,
      I5 => Q(3),
      O => E(0)
    );
\State_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAABAAAB"
    )
        port map (
      I0 => \StateTimestampNext_DP_reg[3]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \State_DP_reg[1]\,
      I4 => AERSMFifoFull_AI,
      I5 => \State_DP[3]_i_4_n_0\,
      O => D(3)
    );
\State_DP[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^timestampresetbuffer_s\,
      I1 => State_DN1,
      O => \State_DP[3]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_63 is
  port (
    \FSM_onehot_State_DP_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[12]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[13]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_63 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_63;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_63 is
  signal \FSM_onehot_State_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[12]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[1]\ : STD_LOGIC;
  signal \Memory_SP_i_1__29_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[12]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[32]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__29\ : label is "soft_lutpair14";
begin
  \FSM_onehot_State_DP_reg[12]\ <= \^fsm_onehot_state_dp_reg[12]\;
  \FSM_onehot_State_DP_reg[1]\ <= \^fsm_onehot_state_dp_reg[1]\;
\FSM_onehot_State_DP[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[1]\,
      I1 => \out\(0),
      I2 => Bias36Changed_S,
      I3 => Bias35Changed_S,
      O => \^fsm_onehot_state_dp_reg[12]\
    );
\FSM_onehot_State_DP[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_onehot_State_DP[23]_i_2_n_0\,
      I1 => Bias18Changed_S,
      I2 => Bias17Changed_S,
      I3 => Bias19Changed_S,
      I4 => Bias20Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\(2)
    );
\FSM_onehot_State_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out\(0),
      I1 => \^fsm_onehot_state_dp_reg[1]\,
      O => \FSM_onehot_State_DP_reg[23]\(0)
    );
\FSM_onehot_State_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_State_DP[23]_i_2_n_0\,
      I1 => Bias16Changed_S,
      I2 => Bias18Changed_S,
      I3 => Bias17Changed_S,
      I4 => Bias20Changed_S,
      I5 => Bias19Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\(3)
    );
\FSM_onehot_State_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \FSM_onehot_State_DP[23]_i_2_n_0\,
      I1 => Bias16Changed_S,
      I2 => Bias15Changed_S,
      I3 => Bias13Changed_S,
      I4 => Bias14Changed_S,
      I5 => Memory_SP_reg_0,
      O => \FSM_onehot_State_DP_reg[23]\(4)
    );
\FSM_onehot_State_DP[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[12]\,
      I1 => Memory_SP_reg_1,
      I2 => Bias22Changed_S,
      I3 => Bias21Changed_S,
      I4 => Bias24Changed_S,
      I5 => Bias23Changed_S,
      O => \FSM_onehot_State_DP[23]_i_2_n_0\
    );
\FSM_onehot_State_DP[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(0),
      I1 => \^fsm_onehot_state_dp_reg[1]\,
      O => \FSM_onehot_State_DP_reg[13]\
    );
\FSM_onehot_State_DP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[1]\,
      I1 => \out\(0),
      I2 => Bias35Changed_S,
      I3 => Bias36Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\(1)
    );
\Memory_SP_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[1]\,
      O => \Memory_SP_i_1__29_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__29_n_0\,
      Q => \^fsm_onehot_state_dp_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_64 is
  port (
    Bias9Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_64 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_64;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_64 is
  signal \^bias9changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__7_n_0\ : STD_LOGIC;
begin
  Bias9Changed_S <= \^bias9changed_s\;
\Memory_SP_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias9changed_s\,
      O => \Memory_SP_i_1__7_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__7_n_0\,
      Q => \^bias9changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_65 is
  port (
    Bias8Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_65 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_65;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_65 is
  signal \^bias8changed_s\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_31_n_0\ : STD_LOGIC;
  signal \Memory_SP_i_1__6_n_0\ : STD_LOGIC;
begin
  Bias8Changed_S <= \^bias8changed_s\;
\FSM_onehot_State_DP[40]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_31_n_0\,
      I1 => Memory_SP_reg_3,
      I2 => Memory_SP_reg_4,
      I3 => Memory_SP_reg_5,
      I4 => Bias1Changed_S,
      I5 => \out\(1),
      O => \FSM_onehot_State_DP[40]_i_18_n_0\
    );
\FSM_onehot_State_DP[40]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^bias8changed_s\,
      I1 => Bias4Changed_S,
      I2 => Bias13Changed_S,
      I3 => Bias14Changed_S,
      I4 => Bias25Changed_S,
      I5 => Bias26Changed_S,
      O => \FSM_onehot_State_DP[40]_i_31_n_0\
    );
\FSM_onehot_State_DP[40]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEE0EE"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \FSM_onehot_State_DP[40]_i_18_n_0\,
      I3 => Memory_SP_reg_0,
      I4 => Memory_SP_reg_1,
      I5 => Memory_SP_reg_2,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(2),
      I1 => CO(0),
      I2 => \^bias8changed_s\,
      O => \Memory_SP_i_1__6_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__6_n_0\,
      Q => \^bias8changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_66 is
  port (
    Bias4Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias8Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_66 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_66;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_66 is
  signal \^bias4changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[32]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__5\ : label is "soft_lutpair12";
begin
  Bias4Changed_S <= \^bias4changed_s\;
\FSM_onehot_State_DP[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias4changed_s\,
      I1 => Bias8Changed_S,
      O => \FSM_onehot_State_DP_reg[32]\
    );
\Memory_SP_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias4changed_s\,
      O => \Memory_SP_i_1__5_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__5_n_0\,
      Q => \^bias4changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_67 is
  port (
    Bias3Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_67 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_67;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_67 is
  signal \^bias3changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__4_n_0\ : STD_LOGIC;
begin
  Bias3Changed_S <= \^bias3changed_s\;
\Memory_SP_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias3changed_s\,
      O => \Memory_SP_i_1__4_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__4_n_0\,
      Q => \^bias3changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_68 is
  port (
    \FSM_onehot_State_DP_reg[6]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[11]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_68 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_68;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_68 is
  signal \^fsm_onehot_state_dp_reg[11]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[6]\ : STD_LOGIC;
  signal \Memory_SP_i_1__28_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[13]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[40]_i_20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__28\ : label is "soft_lutpair11";
begin
  \FSM_onehot_State_DP_reg[11]\ <= \^fsm_onehot_state_dp_reg[11]\;
  \FSM_onehot_State_DP_reg[6]\ <= \^fsm_onehot_state_dp_reg[6]\;
\FSM_onehot_State_DP[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => Bias34Changed_S,
      I3 => Bias27Changed_S,
      O => \^fsm_onehot_state_dp_reg[11]\
    );
\FSM_onehot_State_DP[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[11]\,
      I1 => Bias15Changed_S,
      I2 => Bias16Changed_S,
      I3 => Bias17Changed_S,
      I4 => Bias18Changed_S,
      O => \FSM_onehot_State_DP_reg[30]\
    );
\FSM_onehot_State_DP[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => Bias12Changed_S,
      I3 => Bias11Changed_S,
      O => \FSM_onehot_State_DP_reg[32]\
    );
\FSM_onehot_State_DP[40]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => ChipChanged_S,
      I3 => Bias34Changed_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\FSM_onehot_State_DP[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => ChipChanged_S,
      I2 => \out\(0),
      O => D(0)
    );
\Memory_SP_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[6]\,
      O => \Memory_SP_i_1__28_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__28_n_0\,
      Q => \^fsm_onehot_state_dp_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_69 is
  port (
    \FSM_onehot_State_DP_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[10]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias36Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_69 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_69;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_69 is
  signal \^fsm_onehot_state_dp_reg[9]\ : STD_LOGIC;
  signal \Memory_SP_i_1__27_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[10]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__27\ : label is "soft_lutpair9";
begin
  \FSM_onehot_State_DP_reg[9]\ <= \^fsm_onehot_state_dp_reg[9]\;
\FSM_onehot_State_DP[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[9]\,
      I1 => Bias36Changed_S,
      O => \FSM_onehot_State_DP_reg[10]\
    );
\FSM_onehot_State_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[9]\,
      I1 => Bias36Changed_S,
      I2 => \out\(0),
      I3 => ChipChanged_S,
      I4 => Bias27Changed_S,
      I5 => Bias34Changed_S,
      O => D(0)
    );
\Memory_SP_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[9]\,
      O => \Memory_SP_i_1__27_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__27_n_0\,
      Q => \^fsm_onehot_state_dp_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_7 is
  port (
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[2]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Count_DP_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    \State_DP_reg[1]_2\ : in STD_LOGIC;
    \State_DP_reg[1]_3\ : in STD_LOGIC;
    \State_DP_reg[1]_4\ : in STD_LOGIC;
    \State_DP_reg[1]_5\ : in STD_LOGIC;
    \State_DP_reg[1]_6\ : in STD_LOGIC;
    \State_DP_reg[1]_7\ : in STD_LOGIC;
    \State_DP_reg[1]_8\ : in STD_LOGIC;
    \State_DP_reg[1]_9\ : in STD_LOGIC;
    \State_DP_reg[1]_10\ : in STD_LOGIC;
    \State_DP_reg[1]_11\ : in STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HighestTimestampSent_SN1 : in STD_LOGIC;
    HighestTimestampSent_SN0 : in STD_LOGIC;
    TimestampOverflow_S : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_7 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_7;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_7 is
  signal \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_1_n_0 : STD_LOGIC;
  signal \Memory_SP_i_1__0_n_0\ : STD_LOGIC;
  signal TimestampChanged_S : STD_LOGIC;
begin
\AERSMOutFifoData_DO[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \State_DP_reg[2]\,
      I1 => \State_DP_reg[1]\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I4 => Q(0),
      I5 => \Count_DP_reg[0]\,
      O => AERSMOutFifoData_DO(0)
    );
\AERSMOutFifoData_DO[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(10),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(9),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_10\,
      O => AERSMOutFifoData_DO(10)
    );
\AERSMOutFifoData_DO[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(11),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(10),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_11\,
      O => AERSMOutFifoData_DO(11)
    );
\AERSMOutFifoData_DO[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(12),
      I4 => FifoData_DO(11),
      I5 => \State_DP_reg[1]_0\,
      O => AERSMOutFifoData_DO(12)
    );
\AERSMOutFifoData_DO[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(13),
      I4 => FifoData_DO(12),
      I5 => \State_DP_reg[1]_0\,
      O => AERSMOutFifoData_DO(13)
    );
\AERSMOutFifoData_DO[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(14),
      I4 => FifoData_DO(13),
      I5 => \State_DP_reg[1]_0\,
      O => AERSMOutFifoData_DO(14)
    );
\AERSMOutFifoData_DO[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(15)
    );
\AERSMOutFifoData_DO[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(3),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(1),
      I3 => \State_DP_reg[3]\(0),
      I4 => TimestampChanged_S,
      I5 => HighestTimestampSent_SN1,
      O => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(3),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(1),
      I3 => \State_DP_reg[3]\(0),
      I4 => TimestampChanged_S,
      I5 => HighestTimestampSent_SN0,
      O => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(1),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(0),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_1\,
      O => AERSMOutFifoData_DO(1)
    );
\AERSMOutFifoData_DO[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(2),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(1),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_2\,
      O => AERSMOutFifoData_DO(2)
    );
\AERSMOutFifoData_DO[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(3),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(2),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_3\,
      O => AERSMOutFifoData_DO(3)
    );
\AERSMOutFifoData_DO[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(4),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(3),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_4\,
      O => AERSMOutFifoData_DO(4)
    );
\AERSMOutFifoData_DO[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(5),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(4),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_5\,
      O => AERSMOutFifoData_DO(5)
    );
\AERSMOutFifoData_DO[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(6),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(5),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_6\,
      O => AERSMOutFifoData_DO(6)
    );
\AERSMOutFifoData_DO[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(7),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(6),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_7\,
      O => AERSMOutFifoData_DO(7)
    );
\AERSMOutFifoData_DO[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(8),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(7),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_8\,
      O => AERSMOutFifoData_DO(8)
    );
\AERSMOutFifoData_DO[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(9),
      I2 => \State_DP_reg[1]_0\,
      I3 => FifoData_DO(8),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I5 => \State_DP_reg[1]_9\,
      O => AERSMOutFifoData_DO(9)
    );
AERSMOutFifoWrite_SO_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEEEAEAAEEEEBE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_1_n_0,
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(1),
      I3 => \State_DP_reg[3]\(3),
      I4 => \State_DP_reg[3]\(2),
      I5 => TimestampOverflow_S,
      O => AERSMOutFifoWrite_SO
    );
AERSMOutFifoWrite_SO_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800000800"
    )
        port map (
      I0 => TimestampChanged_S,
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(3),
      I3 => State_DN1,
      I4 => HighestTimestampSent_SP,
      I5 => HighestTimestampSent_SN0,
      O => AERSMOutFifoWrite_SO_INST_0_i_1_n_0
    );
HighestTimestampSent_SP_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => TimestampChanged_S,
      I4 => \TimestampBuffer_D_reg[11]\,
      O => HighestTimestampSent_SP_reg
    );
\Memory_SP_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAFFFFFFFF"
    )
        port map (
      I0 => TimestampChanged_S,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(1),
      I4 => \State_DP_reg[3]\(0),
      I5 => CO(0),
      O => \Memory_SP_i_1__0_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Memory_SP_i_1__0_n_0\,
      Q => TimestampChanged_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_70 is
  port (
    Bias34Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_70 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_70;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_70 is
  signal \^bias34changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__26_n_0\ : STD_LOGIC;
begin
  Bias34Changed_S <= \^bias34changed_s\;
\FSM_onehot_State_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^bias34changed_s\,
      I1 => Bias35Changed_S,
      I2 => Bias36Changed_S,
      I3 => \out\(0),
      I4 => ChipChanged_S,
      O => D(0)
    );
\Memory_SP_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias34changed_s\,
      O => \Memory_SP_i_1__26_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__26_n_0\,
      Q => \^bias34changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_71 is
  port (
    Bias2Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_71 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_71;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_71 is
  signal \^bias2changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__3_n_0\ : STD_LOGIC;
begin
  Bias2Changed_S <= \^bias2changed_s\;
\Memory_SP_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias2changed_s\,
      O => \Memory_SP_i_1__3_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__3_n_0\,
      Q => \^bias2changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_72 is
  port (
    \FSM_onehot_State_DP_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias35Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_72 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_72;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_72 is
  signal \FSM_onehot_State_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[10]\ : STD_LOGIC;
  signal \Memory_SP_i_1__25_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[10]\ <= \^fsm_onehot_state_dp_reg[10]\;
\FSM_onehot_State_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \out\(0),
      I1 => \^fsm_onehot_state_dp_reg[10]\,
      I2 => Bias26Changed_S,
      I3 => Bias34Changed_S,
      I4 => ChipChanged_S,
      I5 => Memory_SP_reg_4,
      O => D(0)
    );
\FSM_onehot_State_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[10]\,
      I1 => Bias34Changed_S,
      I2 => Bias25Changed_S,
      I3 => Bias26Changed_S,
      I4 => Memory_SP_reg_3,
      I5 => Bias24Changed_S,
      O => D(1)
    );
\FSM_onehot_State_DP[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[24]_i_2_n_0\,
      I1 => \out\(0),
      I2 => Bias35Changed_S,
      I3 => Bias20Changed_S,
      I4 => Memory_SP_reg_0,
      O => D(2)
    );
\FSM_onehot_State_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[24]_i_2_n_0\,
      I1 => Memory_SP_reg_1,
      I2 => Bias12Changed_S,
      I3 => Bias35Changed_S,
      I4 => \out\(0),
      I5 => Memory_SP_reg_2,
      O => D(3)
    );
\FSM_onehot_State_DP[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[10]\,
      I1 => Bias34Changed_S,
      I2 => Bias25Changed_S,
      I3 => Bias26Changed_S,
      I4 => ChipChanged_S,
      I5 => Bias36Changed_S,
      O => \FSM_onehot_State_DP[24]_i_2_n_0\
    );
\Memory_SP_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[10]\,
      O => \Memory_SP_i_1__25_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__25_n_0\,
      Q => \^fsm_onehot_state_dp_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_73 is
  port (
    Bias26Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias25Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_73 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_73;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_73 is
  signal \^bias26changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__24_n_0\ : STD_LOGIC;
begin
  Bias26Changed_S <= \^bias26changed_s\;
\FSM_onehot_State_DP[33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^bias26changed_s\,
      I1 => Bias25Changed_S,
      I2 => Bias34Changed_S,
      I3 => Bias27Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\
    );
\Memory_SP_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias26changed_s\,
      O => \Memory_SP_i_1__24_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__24_n_0\,
      Q => \^bias26changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_74 is
  port (
    \FSM_onehot_State_DP_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias26Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_74 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_74;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_74 is
  signal \^fsm_onehot_state_dp_reg[11]\ : STD_LOGIC;
  signal \Memory_SP_i_1__23_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[11]\ <= \^fsm_onehot_state_dp_reg[11]\;
\FSM_onehot_State_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[11]\,
      I1 => Bias26Changed_S,
      I2 => \out\(0),
      I3 => ChipChanged_S,
      I4 => Memory_SP_reg_0,
      O => D(0)
    );
\FSM_onehot_State_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[11]\,
      I1 => Bias26Changed_S,
      I2 => Bias24Changed_S,
      I3 => Bias23Changed_S,
      I4 => \FSM_onehot_State_DP_reg[0]\,
      I5 => Memory_SP_reg_0,
      O => D(1)
    );
\Memory_SP_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[11]\,
      O => \Memory_SP_i_1__23_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__23_n_0\,
      Q => \^fsm_onehot_state_dp_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_75 is
  port (
    Bias24Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_75 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_75;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_75 is
  signal \^bias24changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__22_n_0\ : STD_LOGIC;
begin
  Bias24Changed_S <= \^bias24changed_s\;
\Memory_SP_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias24changed_s\,
      O => \Memory_SP_i_1__22_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__22_n_0\,
      Q => \^bias24changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_76 is
  port (
    Memory_SP_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_76 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_76;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_76 is
  signal \FSM_onehot_State_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \Memory_SP_i_1__21_n_0\ : STD_LOGIC;
  signal \^memory_sp_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[14]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[21]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[40]_i_32\ : label is "soft_lutpair8";
begin
  Memory_SP_reg_0 <= \^memory_sp_reg_0\;
\FSM_onehot_State_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => \out\(0),
      I2 => ChipChanged_S,
      I3 => Bias22Changed_S,
      O => D(0)
    );
\FSM_onehot_State_DP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => Bias21Changed_S,
      I2 => Bias22Changed_S,
      I3 => \out\(0),
      I4 => ChipChanged_S,
      O => D(1)
    );
\FSM_onehot_State_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => \FSM_onehot_State_DP_reg[0]_0\,
      I2 => Bias20Changed_S,
      I3 => Bias19Changed_S,
      I4 => Bias21Changed_S,
      I5 => Bias22Changed_S,
      O => D(2)
    );
\FSM_onehot_State_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => Bias18Changed_S,
      I2 => \FSM_onehot_State_DP_reg[0]_0\,
      I3 => Memory_SP_reg_1,
      I4 => Bias20Changed_S,
      I5 => Bias19Changed_S,
      O => D(3)
    );
\FSM_onehot_State_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => Memory_SP_reg_2,
      I2 => Bias15Changed_S,
      I3 => Bias16Changed_S,
      I4 => \FSM_onehot_State_DP_reg[0]_0\,
      I5 => Memory_SP_reg_3,
      O => D(4)
    );
\FSM_onehot_State_DP[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias24Changed_S,
      I2 => Bias25Changed_S,
      I3 => Bias26Changed_S,
      I4 => Memory_SP_reg_4,
      O => \FSM_onehot_State_DP[21]_i_2_n_0\
    );
\FSM_onehot_State_DP[40]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias24Changed_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^memory_sp_reg_0\,
      O => \Memory_SP_i_1__21_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__21_n_0\,
      Q => \^memory_sp_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_77 is
  port (
    Memory_SP_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[16]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_77 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_77;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_77 is
  signal \FSM_onehot_State_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[30]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[21]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[30]\ : STD_LOGIC;
  signal \Memory_SP_i_1__20_n_0\ : STD_LOGIC;
  signal \^memory_sp_reg_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[21]\ <= \^fsm_onehot_state_dp_reg[21]\;
  \FSM_onehot_State_DP_reg[30]\ <= \^fsm_onehot_state_dp_reg[30]\;
  Memory_SP_reg_0 <= \^memory_sp_reg_0\;
\FSM_onehot_State_DP[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias21Changed_S,
      I2 => Bias24Changed_S,
      I3 => Bias23Changed_S,
      O => \FSM_onehot_State_DP_reg[16]\
    );
\FSM_onehot_State_DP[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias21Changed_S,
      I2 => Bias20Changed_S,
      I3 => Bias19Changed_S,
      O => \^fsm_onehot_state_dp_reg[21]\
    );
\FSM_onehot_State_DP[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[25]_i_2_n_0\,
      I1 => \out\(0),
      I2 => ChipChanged_S,
      I3 => Bias14Changed_S,
      O => D(0)
    );
\FSM_onehot_State_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[25]_i_2_n_0\,
      I1 => Bias11Changed_S,
      I2 => Bias13Changed_S,
      I3 => Bias14Changed_S,
      I4 => Bias12Changed_S,
      I5 => \FSM_onehot_State_DP_reg[0]\,
      O => D(1)
    );
\FSM_onehot_State_DP[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_State_DP[30]_i_3_n_0\,
      I1 => Bias18Changed_S,
      I2 => Bias17Changed_S,
      I3 => Bias16Changed_S,
      I4 => Bias15Changed_S,
      I5 => Memory_SP_reg_1,
      O => \FSM_onehot_State_DP[25]_i_2_n_0\
    );
\FSM_onehot_State_DP[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[30]\,
      I1 => Bias8Changed_S,
      I2 => Bias4Changed_S,
      I3 => Bias9Changed_S,
      I4 => Bias10Changed_S,
      O => D(2)
    );
\FSM_onehot_State_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[30]\,
      I1 => Bias3Changed_S,
      I2 => Bias10Changed_S,
      I3 => Bias9Changed_S,
      I4 => Bias8Changed_S,
      I5 => Bias4Changed_S,
      O => D(3)
    );
\FSM_onehot_State_DP[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[30]_i_3_n_0\,
      I1 => Bias11Changed_S,
      I2 => Memory_SP_reg_2,
      I3 => Memory_SP_reg_3,
      I4 => Bias12Changed_S,
      I5 => \FSM_onehot_State_DP_reg[0]\,
      O => \^fsm_onehot_state_dp_reg[30]\
    );
\FSM_onehot_State_DP[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[21]\,
      I1 => Bias23Changed_S,
      I2 => Bias24Changed_S,
      I3 => Bias25Changed_S,
      I4 => Bias26Changed_S,
      O => \FSM_onehot_State_DP[30]_i_3_n_0\
    );
\Memory_SP_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^memory_sp_reg_0\,
      O => \Memory_SP_i_1__20_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__20_n_0\,
      Q => \^memory_sp_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_78 is
  port (
    Bias21Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[18]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias22Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_78 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_78;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_78 is
  signal \^bias21changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__19_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[18]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__19\ : label is "soft_lutpair6";
begin
  Bias21Changed_S <= \^bias21changed_s\;
\FSM_onehot_State_DP[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias21changed_s\,
      I1 => Bias22Changed_S,
      O => \FSM_onehot_State_DP_reg[18]\
    );
\Memory_SP_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias21changed_s\,
      O => \Memory_SP_i_1__19_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__19_n_0\,
      Q => \^bias21changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_79 is
  port (
    Bias20Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_79 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_79;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_79 is
  signal \^bias20changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__18_n_0\ : STD_LOGIC;
begin
  Bias20Changed_S <= \^bias20changed_s\;
\Memory_SP_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias20changed_s\,
      O => \Memory_SP_i_1__18_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__18_n_0\,
      Q => \^bias20changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_80 is
  port (
    Bias1Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_80 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_80;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_80 is
  signal \^bias1changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__2_n_0\ : STD_LOGIC;
begin
  Bias1Changed_S <= \^bias1changed_s\;
\Memory_SP_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias1changed_s\,
      O => \Memory_SP_i_1__2_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__2_n_0\,
      Q => \^bias1changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_81 is
  port (
    Memory_SP_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias9Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg_6 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias0Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_81 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_81;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_81 is
  signal \^fsm_onehot_state_dp_reg[24]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[32]\ : STD_LOGIC;
  signal \Memory_SP_i_1__17_n_0\ : STD_LOGIC;
  signal \^memory_sp_reg_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[24]\ <= \^fsm_onehot_state_dp_reg[24]\;
  \FSM_onehot_State_DP_reg[32]\ <= \^fsm_onehot_state_dp_reg[32]\;
  Memory_SP_reg_0 <= \^memory_sp_reg_0\;
\FSM_onehot_State_DP[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias20Changed_S,
      I2 => Bias17Changed_S,
      I3 => Bias18Changed_S,
      I4 => Memory_SP_reg_6,
      O => \^fsm_onehot_state_dp_reg[24]\
    );
\FSM_onehot_State_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[32]\,
      I1 => Bias9Changed_S,
      I2 => Bias10Changed_S,
      I3 => Memory_SP_reg_1,
      I4 => ChipChanged_S,
      I5 => \out\(0),
      O => D(0)
    );
\FSM_onehot_State_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[32]\,
      I1 => Bias10Changed_S,
      I2 => Bias9Changed_S,
      I3 => \FSM_onehot_State_DP_reg[0]_0\,
      I4 => Bias8Changed_S,
      I5 => Memory_SP_reg_1,
      O => D(1)
    );
\FSM_onehot_State_DP[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[32]\,
      I1 => Memory_SP_reg_2,
      I2 => Bias2Changed_S,
      O => D(2)
    );
\FSM_onehot_State_DP[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[32]\,
      I1 => Memory_SP_reg_3,
      I2 => Memory_SP_reg_1,
      I3 => Memory_SP_reg_4,
      I4 => \FSM_onehot_State_DP_reg[0]_0\,
      I5 => Bias1Changed_S,
      O => D(3)
    );
\FSM_onehot_State_DP[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[24]\,
      I1 => Memory_SP_reg_5,
      I2 => Bias14Changed_S,
      I3 => Bias13Changed_S,
      I4 => Bias16Changed_S,
      I5 => Bias15Changed_S,
      O => \^fsm_onehot_state_dp_reg[32]\
    );
\FSM_onehot_State_DP[40]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => Bias11Changed_S,
      I2 => Bias0Changed_S,
      I3 => Bias12Changed_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^memory_sp_reg_0\,
      O => \Memory_SP_i_1__17_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__17_n_0\,
      Q => \^memory_sp_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_82 is
  port (
    Bias18Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias17Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_82 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_82;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_82 is
  signal \^bias18changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__16_n_0\ : STD_LOGIC;
begin
  Bias18Changed_S <= \^bias18changed_s\;
\FSM_onehot_State_DP[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bias18changed_s\,
      I1 => Bias17Changed_S,
      I2 => Bias20Changed_S,
      I3 => Bias19Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\
    );
\Memory_SP_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias18changed_s\,
      O => \Memory_SP_i_1__16_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__16_n_0\,
      Q => \^bias18changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_83 is
  port (
    Bias17Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias18Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_83 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_83;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_83 is
  signal \^bias17changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__15_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[21]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__15\ : label is "soft_lutpair5";
begin
  Bias17Changed_S <= \^bias17changed_s\;
\FSM_onehot_State_DP[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias17changed_s\,
      I1 => Bias18Changed_S,
      O => \FSM_onehot_State_DP_reg[21]\
    );
\Memory_SP_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias17changed_s\,
      O => \Memory_SP_i_1__15_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__15_n_0\,
      Q => \^bias17changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_84 is
  port (
    Bias16Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias27Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_84 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_84;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_84 is
  signal \^bias16changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__14_n_0\ : STD_LOGIC;
begin
  Bias16Changed_S <= \^bias16changed_s\;
\FSM_onehot_State_DP[40]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^bias16changed_s\,
      I1 => Bias27Changed_S,
      I2 => Bias15Changed_S,
      I3 => Bias20Changed_S,
      I4 => Memory_SP_reg_0,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias16changed_s\,
      O => \Memory_SP_i_1__14_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__14_n_0\,
      Q => \^bias16changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_85 is
  port (
    Bias15Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_85 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_85;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_85 is
  signal \^bias15changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__13_n_0\ : STD_LOGIC;
begin
  Bias15Changed_S <= \^bias15changed_s\;
\Memory_SP_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias15changed_s\,
      O => \Memory_SP_i_1__13_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__13_n_0\,
      Q => \^bias15changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_86 is
  port (
    Bias14Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias13Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_86 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_86;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_86 is
  signal \^bias14changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__12_n_0\ : STD_LOGIC;
begin
  Bias14Changed_S <= \^bias14changed_s\;
\FSM_onehot_State_DP[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bias14changed_s\,
      I1 => Bias13Changed_S,
      I2 => Bias16Changed_S,
      I3 => Bias15Changed_S,
      O => \FSM_onehot_State_DP_reg[24]\
    );
\Memory_SP_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias14changed_s\,
      O => \Memory_SP_i_1__12_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__12_n_0\,
      Q => \^bias14changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_87 is
  port (
    Bias13Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias14Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_87 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_87;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_87 is
  signal \^bias13changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__11_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[30]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__11\ : label is "soft_lutpair4";
begin
  Bias13Changed_S <= \^bias13changed_s\;
\FSM_onehot_State_DP[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias13changed_s\,
      I1 => Bias14Changed_S,
      O => \FSM_onehot_State_DP_reg[30]\
    );
\Memory_SP_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias13changed_s\,
      O => \Memory_SP_i_1__11_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__11_n_0\,
      Q => \^bias13changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_88 is
  port (
    Bias12Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_88 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_88;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_88 is
  signal \^bias12changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__10_n_0\ : STD_LOGIC;
begin
  Bias12Changed_S <= \^bias12changed_s\;
\Memory_SP_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias12changed_s\,
      O => \Memory_SP_i_1__10_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__10_n_0\,
      Q => \^bias12changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_89 is
  port (
    Bias11Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[33]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias12Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_89 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_89;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_89 is
  signal \^bias11changed_s\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[33]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[33]\ : STD_LOGIC;
  signal \Memory_SP_i_1__9_n_0\ : STD_LOGIC;
begin
  Bias11Changed_S <= \^bias11changed_s\;
  \FSM_onehot_State_DP_reg[33]\ <= \^fsm_onehot_state_dp_reg[33]\;
\FSM_onehot_State_DP[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[33]\,
      I1 => Memory_SP_reg_0,
      I2 => Bias1Changed_S,
      I3 => Bias2Changed_S,
      O => D(0)
    );
\FSM_onehot_State_DP[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_State_DP[33]_i_4_n_0\,
      I1 => Bias10Changed_S,
      I2 => Bias9Changed_S,
      I3 => Bias8Changed_S,
      I4 => Bias4Changed_S,
      I5 => Bias3Changed_S,
      O => \^fsm_onehot_state_dp_reg[33]\
    );
\FSM_onehot_State_DP[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^bias11changed_s\,
      I1 => Bias12Changed_S,
      I2 => Bias35Changed_S,
      I3 => Bias36Changed_S,
      I4 => ChipChanged_S,
      I5 => \out\(0),
      O => \FSM_onehot_State_DP[33]_i_4_n_0\
    );
\Memory_SP_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias11changed_s\,
      O => \Memory_SP_i_1__9_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__9_n_0\,
      Q => \^bias11changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_90 is
  port (
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_90 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_90;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_90 is
  signal \^fsm_onehot_state_dp_reg[26]\ : STD_LOGIC;
  signal \Memory_SP_i_1__8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[26]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[32]_i_2\ : label is "soft_lutpair3";
begin
  \FSM_onehot_State_DP_reg[26]\ <= \^fsm_onehot_state_dp_reg[26]\;
\FSM_onehot_State_DP[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[26]\,
      I1 => Memory_SP_reg_0,
      O => D(0)
    );
\FSM_onehot_State_DP[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[26]\,
      I1 => Bias9Changed_S,
      I2 => Bias3Changed_S,
      I3 => Bias2Changed_S,
      O => \FSM_onehot_State_DP_reg[32]\
    );
\Memory_SP_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[26]\,
      O => \Memory_SP_i_1__8_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__8_n_0\,
      Q => \^fsm_onehot_state_dp_reg[26]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_91 is
  port (
    Bias0Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_91 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_91;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_91 is
  signal \^bias0changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__1_n_0\ : STD_LOGIC;
begin
  Bias0Changed_S <= \^bias0changed_s\;
\Memory_SP_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias0changed_s\,
      O => \Memory_SP_i_1__1_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__30\(0),
      D => \Memory_SP_i_1__1_n_0\,
      Q => \^bias0changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  port (
    \FSM_sequential_State_DP_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DN__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  signal \Count_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[1]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Output_SO[9]_i_1\ : label is "soft_lutpair60";
begin
\Count_DP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \Count_DP_reg_n_0_[0]\,
      O => \Count_DP[0]_i_1_n_0\
    );
\Count_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \Count_DP_reg_n_0_[1]\,
      O => \Count_DP[1]_i_1_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP[0]_i_1_n_0\,
      Q => \Count_DP_reg_n_0_[0]\
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP[1]_i_1_n_0\,
      Q => \Count_DP_reg_n_0_[1]\
    );
\FSM_sequential_State_DP[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I4 => in0(0),
      O => \FSM_sequential_State_DP_reg[0]\
    );
\FSM_sequential_State_DP[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(0),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(1),
      O => \FSM_sequential_State_DP_reg[1]\
    );
\FSM_sequential_State_DP[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(1),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(2),
      O => \FSM_sequential_State_DP_reg[2]\
    );
\FSM_sequential_State_DP[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFAFAEAEAFAFA"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_4__0_n_0\,
      I1 => DVSAERReq_ABI,
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      O => \FSM_sequential_State_DP[2]_i_3__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA80AA"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \Count_DP_reg_n_0_[1]\,
      I2 => \Count_DP_reg_n_0_[0]\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(2),
      O => \FSM_sequential_State_DP[2]_i_4__0_n_0\
    );
\Output_SO[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => \Count_DP_reg_n_0_[1]\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized2\ is
  port (
    \Count_DP_reg[17]\ : out STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized2\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized2\ is
  signal \Count_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_dp_reg[17]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[12]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[13]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[14]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[9]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_DP[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_DP[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_DP[14]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1__0\ : label is "soft_lutpair32";
begin
  \Count_DP_reg[17]\ <= \^count_dp_reg[17]\;
\Count_DP[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555557FFF"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[5]\,
      I1 => \Count_DP_reg_n_0_[2]\,
      I2 => \Count_DP_reg_n_0_[1]\,
      I3 => \Count_DP_reg_n_0_[0]\,
      I4 => \Count_DP_reg_n_0_[4]\,
      I5 => \Count_DP_reg_n_0_[3]\,
      O => \Count_DP[0]_i_11_n_0\
    );
\Count_DP[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[0]_i_1__12_n_0\
    );
\Count_DP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I1 => \Count_DP[0]_i_3__1_n_0\,
      I2 => \Count_DP[0]_i_4__1_n_0\,
      I3 => \Count_DP_reg_n_0_[14]\,
      I4 => \Count_DP_reg_n_0_[13]\,
      I5 => \Count_DP[0]_i_5__1_n_0\,
      O => \^count_dp_reg[17]\
    );
\Count_DP[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[12]\,
      I1 => \Count_DP_reg_n_0_[11]\,
      I2 => \Count_DP_reg_n_0_[9]\,
      I3 => \Count_DP_reg_n_0_[8]\,
      I4 => \Count_DP_reg_n_0_[10]\,
      O => \Count_DP[0]_i_3__1_n_0\
    );
\Count_DP[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \Count_DP[0]_i_11_n_0\,
      I1 => \Count_DP_reg_n_0_[11]\,
      I2 => \Count_DP_reg_n_0_[6]\,
      I3 => \Count_DP_reg_n_0_[12]\,
      I4 => \Count_DP_reg_n_0_[10]\,
      I5 => \Count_DP_reg_n_0_[9]\,
      O => \Count_DP[0]_i_4__1_n_0\
    );
\Count_DP[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[12]\,
      I1 => \Count_DP_reg_n_0_[11]\,
      I2 => \Count_DP_reg_n_0_[9]\,
      I3 => \Count_DP_reg_n_0_[7]\,
      I4 => \Count_DP_reg_n_0_[10]\,
      O => \Count_DP[0]_i_5__1_n_0\
    );
\Count_DP[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[10]_i_1__0_n_0\
    );
\Count_DP[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[11]_i_1__0_n_0\
    );
\Count_DP[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__1_n_4\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[12]_i_1_n_0\
    );
\Count_DP[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__2_n_7\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[13]_i_1_n_0\
    );
\Count_DP[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__2_n_6\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[14]_i_1__0_n_0\
    );
\Count_DP[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[1]_i_1__0_n_0\
    );
\Count_DP[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_carry_n_6,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[2]_i_1__0_n_0\
    );
\Count_DP[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[3]_i_1__0_n_0\
    );
\Count_DP[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_carry_n_4,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[4]_i_1__0_n_0\
    );
\Count_DP[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__0_n_7\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[5]_i_1__0_n_0\
    );
\Count_DP[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[6]_i_1__0_n_0\
    );
\Count_DP[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__0_n_5\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[7]_i_1__0_n_0\
    );
\Count_DP[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__0_n_4\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[8]_i_1__0_n_0\
    );
\Count_DP[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => \^count_dp_reg[17]\,
      O => \Count_DP[9]_i_1__0_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[0]_i_1__12_n_0\,
      Q => \Count_DP_reg_n_0_[0]\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[10]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[10]\
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[11]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[11]\
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[12]_i_1_n_0\,
      Q => \Count_DP_reg_n_0_[12]\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[13]_i_1_n_0\,
      Q => \Count_DP_reg_n_0_[13]\
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[14]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[14]\
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[1]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[1]\
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[2]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[2]\
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[3]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[3]\
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[4]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[4]\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[5]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[5]\
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[6]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[6]\
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[7]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[7]\
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[8]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[8]\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Count_DP[9]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[9]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \Count_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \Count_DP_reg_n_0_[4]\,
      S(2) => \Count_DP_reg_n_0_[3]\,
      S(1) => \Count_DP_reg_n_0_[2]\,
      S(0) => \Count_DP_reg_n_0_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \Count_DP_reg_n_0_[8]\,
      S(2) => \Count_DP_reg_n_0_[7]\,
      S(1) => \Count_DP_reg_n_0_[6]\,
      S(0) => \Count_DP_reg_n_0_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \Count_DP_reg_n_0_[12]\,
      S(2) => \Count_DP_reg_n_0_[11]\,
      S(1) => \Count_DP_reg_n_0_[10]\,
      S(0) => \Count_DP_reg_n_0_[9]\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Count_DP_reg_n_0_[14]\,
      S(0) => \Count_DP_reg_n_0_[13]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized3\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\ : in STD_LOGIC;
    BARefrFilterOutValidReg_S : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Output_SO_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized3\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized3\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized3\ is
  signal \BOOL_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry_i_8__0_n_0\ : STD_LOGIC;
  signal BOOL_carry_n_1 : STD_LOGIC;
  signal BOOL_carry_n_2 : STD_LOGIC;
  signal BOOL_carry_n_3 : STD_LOGIC;
  signal \Count_DP[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FilterSkipCounterSuppress_S : STD_LOGIC;
  signal NLW_BOOL_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_1\ : label is "soft_lutpair63";
begin
BOOL_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => FilterSkipCounterSuppress_S,
      CO(2) => BOOL_carry_n_1,
      CO(1) => BOOL_carry_n_2,
      CO(0) => BOOL_carry_n_3,
      CYINIT => '1',
      DI(3) => \BOOL_carry_i_1__0_n_0\,
      DI(2) => \BOOL_carry_i_2__0_n_0\,
      DI(1) => \BOOL_carry_i_3__0_n_0\,
      DI(0) => \BOOL_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_BOOL_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \BOOL_carry_i_5__0_n_0\,
      S(2) => \BOOL_carry_i_6__0_n_0\,
      S(1) => \BOOL_carry_i_7__0_n_0\,
      S(0) => \BOOL_carry_i_8__0_n_0\
    );
\BOOL_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Count_DP_reg__0\(7),
      I1 => Q(7),
      I2 => \Count_DP_reg__0\(6),
      I3 => Q(6),
      O => \BOOL_carry_i_1__0_n_0\
    );
\BOOL_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Count_DP_reg__0\(5),
      I1 => Q(5),
      I2 => \Count_DP_reg__0\(4),
      I3 => Q(4),
      O => \BOOL_carry_i_2__0_n_0\
    );
\BOOL_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Count_DP_reg__0\(3),
      I1 => Q(3),
      I2 => \Count_DP_reg__0\(2),
      I3 => Q(2),
      O => \BOOL_carry_i_3__0_n_0\
    );
\BOOL_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Count_DP_reg__0\(1),
      I1 => Q(1),
      I2 => \Count_DP_reg__0\(0),
      I3 => Q(0),
      O => \BOOL_carry_i_4__0_n_0\
    );
\BOOL_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \Count_DP_reg__0\(7),
      I2 => Q(6),
      I3 => \Count_DP_reg__0\(6),
      O => \BOOL_carry_i_5__0_n_0\
    );
\BOOL_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \Count_DP_reg__0\(5),
      I2 => Q(4),
      I3 => \Count_DP_reg__0\(4),
      O => \BOOL_carry_i_6__0_n_0\
    );
\BOOL_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \Count_DP_reg__0\(3),
      I2 => Q(2),
      I3 => \Count_DP_reg__0\(2),
      O => \BOOL_carry_i_7__0_n_0\
    );
\BOOL_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \Count_DP_reg__0\(1),
      I2 => Q(0),
      I3 => \Count_DP_reg__0\(0),
      O => \BOOL_carry_i_8__0_n_0\
    );
\Count_DP[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_DP_reg__0\(0),
      I1 => FilterSkipCounterSuppress_S,
      O => \Count_DP[0]_i_1__9_n_0\
    );
\Count_DP[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \Count_DP_reg__0\(1),
      I1 => \Count_DP_reg__0\(0),
      I2 => FilterSkipCounterSuppress_S,
      O => \Count_DP[1]_i_1__1_n_0\
    );
\Count_DP[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => \Count_DP_reg__0\(0),
      I2 => \Count_DP_reg__0\(1),
      I3 => \Count_DP_reg__0\(2),
      O => \Count_DP[2]_i_1__3_n_0\
    );
\Count_DP[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => \Count_DP_reg__0\(1),
      I2 => \Count_DP_reg__0\(0),
      I3 => \Count_DP_reg__0\(2),
      I4 => \Count_DP_reg__0\(3),
      O => \Count_DP[3]_i_1__3_n_0\
    );
\Count_DP[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => \Count_DP_reg__0\(2),
      I2 => \Count_DP_reg__0\(0),
      I3 => \Count_DP_reg__0\(1),
      I4 => \Count_DP_reg__0\(3),
      I5 => \Count_DP_reg__0\(4),
      O => \Count_DP[4]_i_1__3_n_0\
    );
\Count_DP[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => \Count_DP[5]_i_2_n_0\,
      I2 => \Count_DP_reg__0\(5),
      O => \Count_DP[5]_i_1__3_n_0\
    );
\Count_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Count_DP_reg__0\(3),
      I1 => \Count_DP_reg__0\(1),
      I2 => \Count_DP_reg__0\(0),
      I3 => \Count_DP_reg__0\(2),
      I4 => \Count_DP_reg__0\(4),
      O => \Count_DP[5]_i_2_n_0\
    );
\Count_DP[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => \Count_DP[7]_i_3_n_0\,
      I2 => \Count_DP_reg__0\(6),
      O => \Count_DP[6]_i_1__1_n_0\
    );
\Count_DP[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \Count_DP[7]_i_3_n_0\,
      I1 => \Count_DP_reg__0\(6),
      I2 => \Count_DP_reg__0\(7),
      I3 => FilterSkipCounterSuppress_S,
      O => \Count_DP[7]_i_2_n_0\
    );
\Count_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Count_DP_reg__0\(5),
      I1 => \Count_DP_reg__0\(4),
      I2 => \Count_DP_reg__0\(2),
      I3 => \Count_DP_reg__0\(0),
      I4 => \Count_DP_reg__0\(1),
      I5 => \Count_DP_reg__0\(3),
      O => \Count_DP[7]_i_3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[0]_i_1__9_n_0\,
      Q => \Count_DP_reg__0\(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[1]_i_1__1_n_0\,
      Q => \Count_DP_reg__0\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[2]_i_1__3_n_0\,
      Q => \Count_DP_reg__0\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[3]_i_1__3_n_0\,
      Q => \Count_DP_reg__0\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[4]_i_1__3_n_0\,
      Q => \Count_DP_reg__0\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \Count_DP[5]_i_1__3_n_0\,
      Q => \Count_DP_reg__0\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => AR(0),
      D => \Count_DP[6]_i_1__1_n_0\,
      Q => \Count_DP_reg__0\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[13]\(0),
      CLR => AR(0),
      D => \Count_DP[7]_i_2_n_0\,
      Q => \Count_DP_reg__0\(7)
    );
\Output_SO[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => FilterSkipCounterSuppress_S,
      I1 => D(0),
      I2 => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\,
      I3 => BARefrFilterOutValidReg_S,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter is
  signal \Count_DP[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(39 downto 0);
\Count_DP[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(3),
      O => \Count_DP[0]_i_3__0_n_0\
    );
\Count_DP[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(2),
      O => \Count_DP[0]_i_4__0_n_0\
    );
\Count_DP[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(1),
      O => \Count_DP[0]_i_5__0_n_0\
    );
\Count_DP[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(0),
      I1 => \MultiplexerConfigReg_D_reg[Run_S]\,
      O => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(15),
      O => \Count_DP[12]_i_2__0_n_0\
    );
\Count_DP[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(14),
      O => \Count_DP[12]_i_3__0_n_0\
    );
\Count_DP[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(13),
      O => \Count_DP[12]_i_4__0_n_0\
    );
\Count_DP[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(12),
      O => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(19),
      O => \Count_DP[16]_i_2__0_n_0\
    );
\Count_DP[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(18),
      O => \Count_DP[16]_i_3__0_n_0\
    );
\Count_DP[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(17),
      O => \Count_DP[16]_i_4__0_n_0\
    );
\Count_DP[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(16),
      O => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(23),
      O => \Count_DP[20]_i_2__0_n_0\
    );
\Count_DP[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(22),
      O => \Count_DP[20]_i_3__0_n_0\
    );
\Count_DP[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(21),
      O => \Count_DP[20]_i_4__0_n_0\
    );
\Count_DP[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(20),
      O => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(27),
      O => \Count_DP[24]_i_2__0_n_0\
    );
\Count_DP[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(26),
      O => \Count_DP[24]_i_3__0_n_0\
    );
\Count_DP[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(25),
      O => \Count_DP[24]_i_4__0_n_0\
    );
\Count_DP[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(24),
      O => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(31),
      O => \Count_DP[28]_i_2__0_n_0\
    );
\Count_DP[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(30),
      O => \Count_DP[28]_i_3__0_n_0\
    );
\Count_DP[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(29),
      O => \Count_DP[28]_i_4__0_n_0\
    );
\Count_DP[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(28),
      O => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(35),
      O => \Count_DP[32]_i_2__0_n_0\
    );
\Count_DP[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(34),
      O => \Count_DP[32]_i_3__0_n_0\
    );
\Count_DP[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(33),
      O => \Count_DP[32]_i_4__0_n_0\
    );
\Count_DP[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(32),
      O => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(39),
      O => \Count_DP[36]_i_2__0_n_0\
    );
\Count_DP[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(38),
      O => \Count_DP[36]_i_3__0_n_0\
    );
\Count_DP[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(37),
      O => \Count_DP[36]_i_4__0_n_0\
    );
\Count_DP[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(36),
      O => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(7),
      O => \Count_DP[4]_i_2__0_n_0\
    );
\Count_DP[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(6),
      O => \Count_DP[4]_i_3__0_n_0\
    );
\Count_DP[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(5),
      O => \Count_DP[4]_i_4__0_n_0\
    );
\Count_DP[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(4),
      O => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(11),
      O => \Count_DP[8]_i_2__0_n_0\
    );
\Count_DP[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(10),
      O => \Count_DP[8]_i_3__0_n_0\
    );
\Count_DP[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(9),
      O => \Count_DP[8]_i_4__0_n_0\
    );
\Count_DP[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(8),
      O => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[0]_i_2__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(0)
    );
\Count_DP_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__0_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__0_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MultiplexerConfigReg_D_reg[Run_S]\,
      O(3) => \Count_DP_reg[0]_i_2__0_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__0_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__0_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__0_n_7\,
      S(3) => \Count_DP[0]_i_3__0_n_0\,
      S(2) => \Count_DP[0]_i_4__0_n_0\,
      S(1) => \Count_DP[0]_i_5__0_n_0\,
      S(0) => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(12)
    );
\Count_DP_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__0_n_7\,
      S(3) => \Count_DP[12]_i_2__0_n_0\,
      S(2) => \Count_DP[12]_i_3__0_n_0\,
      S(1) => \Count_DP[12]_i_4__0_n_0\,
      S(0) => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(16)
    );
\Count_DP_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__0_n_7\,
      S(3) => \Count_DP[16]_i_2__0_n_0\,
      S(2) => \Count_DP[16]_i_3__0_n_0\,
      S(1) => \Count_DP[16]_i_4__0_n_0\,
      S(0) => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(20)
    );
\Count_DP_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__0_n_7\,
      S(3) => \Count_DP[20]_i_2__0_n_0\,
      S(2) => \Count_DP[20]_i_3__0_n_0\,
      S(1) => \Count_DP[20]_i_4__0_n_0\,
      S(0) => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[24]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(24)
    );
\Count_DP_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__0_n_7\,
      S(3) => \Count_DP[24]_i_2__0_n_0\,
      S(2) => \Count_DP[24]_i_3__0_n_0\,
      S(1) => \Count_DP[24]_i_4__0_n_0\,
      S(0) => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[24]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[24]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[24]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[28]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(28)
    );
\Count_DP_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__0_n_7\,
      S(3) => \Count_DP[28]_i_2__0_n_0\,
      S(2) => \Count_DP[28]_i_3__0_n_0\,
      S(1) => \Count_DP[28]_i_4__0_n_0\,
      S(0) => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[28]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[28]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[28]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(32)
    );
\Count_DP_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__0_n_7\,
      S(3) => \Count_DP[32]_i_2__0_n_0\,
      S(2) => \Count_DP[32]_i_3__0_n_0\,
      S(1) => \Count_DP[32]_i_4__0_n_0\,
      S(0) => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(36)
    );
\Count_DP_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__0_n_7\,
      S(3) => \Count_DP[36]_i_2__0_n_0\,
      S(2) => \Count_DP[36]_i_3__0_n_0\,
      S(1) => \Count_DP[36]_i_4__0_n_0\,
      S(0) => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(4)
    );
\Count_DP_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__0_n_7\,
      S(3) => \Count_DP[4]_i_2__0_n_0\,
      S(2) => \Count_DP[4]_i_3__0_n_0\,
      S(1) => \Count_DP[4]_i_4__0_n_0\,
      S(0) => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__0_n_5\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__0_n_4\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__0_n_7\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(8)
    );
\Count_DP_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__0_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__0_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__0_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__0_n_7\,
      S(3) => \Count_DP[8]_i_2__0_n_0\,
      S(2) => \Count_DP[8]_i_3__0_n_0\,
      S(1) => \Count_DP[8]_i_4__0_n_0\,
      S(0) => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__0_n_6\,
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsdvsdropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_22 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_22 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_22;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_22 is
  signal \Count_DP[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39 downto 0);
\Count_DP[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(3),
      O => \Count_DP[0]_i_3__3_n_0\
    );
\Count_DP[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(2),
      O => \Count_DP[0]_i_4__3_n_0\
    );
\Count_DP[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(1),
      O => \Count_DP[0]_i_5__3_n_0\
    );
\Count_DP[0]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(15),
      O => \Count_DP[12]_i_2__3_n_0\
    );
\Count_DP[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(14),
      O => \Count_DP[12]_i_3__3_n_0\
    );
\Count_DP[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(13),
      O => \Count_DP[12]_i_4__3_n_0\
    );
\Count_DP[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(12),
      O => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(19),
      O => \Count_DP[16]_i_2__3_n_0\
    );
\Count_DP[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(18),
      O => \Count_DP[16]_i_3__3_n_0\
    );
\Count_DP[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(17),
      O => \Count_DP[16]_i_4__2_n_0\
    );
\Count_DP[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(16),
      O => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(23),
      O => \Count_DP[20]_i_2__2_n_0\
    );
\Count_DP[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(22),
      O => \Count_DP[20]_i_3__2_n_0\
    );
\Count_DP[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(21),
      O => \Count_DP[20]_i_4__2_n_0\
    );
\Count_DP[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(20),
      O => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(27),
      O => \Count_DP[24]_i_2__2_n_0\
    );
\Count_DP[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(26),
      O => \Count_DP[24]_i_3__2_n_0\
    );
\Count_DP[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(25),
      O => \Count_DP[24]_i_4__2_n_0\
    );
\Count_DP[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(24),
      O => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(31),
      O => \Count_DP[28]_i_2__2_n_0\
    );
\Count_DP[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(30),
      O => \Count_DP[28]_i_3__2_n_0\
    );
\Count_DP[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(29),
      O => \Count_DP[28]_i_4__2_n_0\
    );
\Count_DP[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(28),
      O => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(35),
      O => \Count_DP[32]_i_2__2_n_0\
    );
\Count_DP[32]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(34),
      O => \Count_DP[32]_i_3__2_n_0\
    );
\Count_DP[32]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(33),
      O => \Count_DP[32]_i_4__2_n_0\
    );
\Count_DP[32]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(32),
      O => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP[36]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39),
      O => \Count_DP[36]_i_2__2_n_0\
    );
\Count_DP[36]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(38),
      O => \Count_DP[36]_i_3__2_n_0\
    );
\Count_DP[36]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(37),
      O => \Count_DP[36]_i_4__2_n_0\
    );
\Count_DP[36]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(36),
      O => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(7),
      O => \Count_DP[4]_i_2__3_n_0\
    );
\Count_DP[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(6),
      O => \Count_DP[4]_i_3__3_n_0\
    );
\Count_DP[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(5),
      O => \Count_DP[4]_i_4__3_n_0\
    );
\Count_DP[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(4),
      O => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(11),
      O => \Count_DP[8]_i_2__3_n_0\
    );
\Count_DP[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(10),
      O => \Count_DP[8]_i_3__3_n_0\
    );
\Count_DP[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(9),
      O => \Count_DP[8]_i_4__3_n_0\
    );
\Count_DP[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(8),
      O => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(0)
    );
\Count_DP_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__3_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__3_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O(3) => \Count_DP_reg[0]_i_2__3_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__3_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__3_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__3_n_7\,
      S(3) => \Count_DP[0]_i_3__3_n_0\,
      S(2) => \Count_DP[0]_i_4__3_n_0\,
      S(1) => \Count_DP[0]_i_5__3_n_0\,
      S(0) => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(12)
    );
\Count_DP_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__3_n_7\,
      S(3) => \Count_DP[12]_i_2__3_n_0\,
      S(2) => \Count_DP[12]_i_3__3_n_0\,
      S(1) => \Count_DP[12]_i_4__3_n_0\,
      S(0) => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(16)
    );
\Count_DP_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__3_n_7\,
      S(3) => \Count_DP[16]_i_2__3_n_0\,
      S(2) => \Count_DP[16]_i_3__3_n_0\,
      S(1) => \Count_DP[16]_i_4__2_n_0\,
      S(0) => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(20)
    );
\Count_DP_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__2_n_7\,
      S(3) => \Count_DP[20]_i_2__2_n_0\,
      S(2) => \Count_DP[20]_i_3__2_n_0\,
      S(1) => \Count_DP[20]_i_4__2_n_0\,
      S(0) => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(24)
    );
\Count_DP_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__2_n_7\,
      S(3) => \Count_DP[24]_i_2__2_n_0\,
      S(2) => \Count_DP[24]_i_3__2_n_0\,
      S(1) => \Count_DP[24]_i_4__2_n_0\,
      S(0) => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(28)
    );
\Count_DP_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__2_n_7\,
      S(3) => \Count_DP[28]_i_2__2_n_0\,
      S(2) => \Count_DP[28]_i_3__2_n_0\,
      S(1) => \Count_DP[28]_i_4__2_n_0\,
      S(0) => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(32)
    );
\Count_DP_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__2_n_7\,
      S(3) => \Count_DP[32]_i_2__2_n_0\,
      S(2) => \Count_DP[32]_i_3__2_n_0\,
      S(1) => \Count_DP[32]_i_4__2_n_0\,
      S(0) => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(36)
    );
\Count_DP_reg[36]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__2_n_7\,
      S(3) => \Count_DP[36]_i_2__2_n_0\,
      S(2) => \Count_DP[36]_i_3__2_n_0\,
      S(1) => \Count_DP[36]_i_4__2_n_0\,
      S(0) => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(4)
    );
\Count_DP_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__3_n_7\,
      S(3) => \Count_DP[4]_i_2__3_n_0\,
      S(2) => \Count_DP[4]_i_3__3_n_0\,
      S(1) => \Count_DP[4]_i_4__3_n_0\,
      S(0) => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(8)
    );
\Count_DP_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__3_n_7\,
      S(3) => \Count_DP[8]_i_2__3_n_0\,
      S(2) => \Count_DP[8]_i_3__3_n_0\,
      S(1) => \Count_DP[8]_i_4__3_n_0\,
      S(0) => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_24 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_24 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_24;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_24 is
  signal \Count_DP[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39 downto 0);
\Count_DP[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(3),
      O => \Count_DP[0]_i_3__4_n_0\
    );
\Count_DP[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(2),
      O => \Count_DP[0]_i_4__4_n_0\
    );
\Count_DP[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(1),
      O => \Count_DP[0]_i_5__4_n_0\
    );
\Count_DP[0]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP[0]_i_6__4_n_0\
    );
\Count_DP[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(15),
      O => \Count_DP[12]_i_2__4_n_0\
    );
\Count_DP[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(14),
      O => \Count_DP[12]_i_3__4_n_0\
    );
\Count_DP[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(13),
      O => \Count_DP[12]_i_4__4_n_0\
    );
\Count_DP[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(12),
      O => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(19),
      O => \Count_DP[16]_i_2__4_n_0\
    );
\Count_DP[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(18),
      O => \Count_DP[16]_i_3__4_n_0\
    );
\Count_DP[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(17),
      O => \Count_DP[16]_i_4__3_n_0\
    );
\Count_DP[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(16),
      O => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(23),
      O => \Count_DP[20]_i_2__3_n_0\
    );
\Count_DP[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(22),
      O => \Count_DP[20]_i_3__3_n_0\
    );
\Count_DP[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(21),
      O => \Count_DP[20]_i_4__3_n_0\
    );
\Count_DP[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(20),
      O => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP[24]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(27),
      O => \Count_DP[24]_i_2__3_n_0\
    );
\Count_DP[24]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(26),
      O => \Count_DP[24]_i_3__3_n_0\
    );
\Count_DP[24]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(25),
      O => \Count_DP[24]_i_4__3_n_0\
    );
\Count_DP[24]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(24),
      O => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP[28]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(31),
      O => \Count_DP[28]_i_2__3_n_0\
    );
\Count_DP[28]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(30),
      O => \Count_DP[28]_i_3__3_n_0\
    );
\Count_DP[28]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(29),
      O => \Count_DP[28]_i_4__3_n_0\
    );
\Count_DP[28]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(28),
      O => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(35),
      O => \Count_DP[32]_i_2__3_n_0\
    );
\Count_DP[32]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(34),
      O => \Count_DP[32]_i_3__3_n_0\
    );
\Count_DP[32]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(33),
      O => \Count_DP[32]_i_4__3_n_0\
    );
\Count_DP[32]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(32),
      O => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP[36]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39),
      O => \Count_DP[36]_i_2__3_n_0\
    );
\Count_DP[36]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(38),
      O => \Count_DP[36]_i_3__3_n_0\
    );
\Count_DP[36]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(37),
      O => \Count_DP[36]_i_4__3_n_0\
    );
\Count_DP[36]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(36),
      O => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(7),
      O => \Count_DP[4]_i_2__4_n_0\
    );
\Count_DP[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(6),
      O => \Count_DP[4]_i_3__4_n_0\
    );
\Count_DP[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(5),
      O => \Count_DP[4]_i_4__4_n_0\
    );
\Count_DP[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(4),
      O => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(11),
      O => \Count_DP[8]_i_2__4_n_0\
    );
\Count_DP[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(10),
      O => \Count_DP[8]_i_3__4_n_0\
    );
\Count_DP[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(9),
      O => \Count_DP[8]_i_4__4_n_0\
    );
\Count_DP[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(8),
      O => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[0]_i_2__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(0)
    );
\Count_DP_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__4_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__4_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__4_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O(3) => \Count_DP_reg[0]_i_2__4_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__4_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__4_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__4_n_7\,
      S(3) => \Count_DP[0]_i_3__4_n_0\,
      S(2) => \Count_DP[0]_i_4__4_n_0\,
      S(1) => \Count_DP[0]_i_5__4_n_0\,
      S(0) => \Count_DP[0]_i_6__4_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[8]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[8]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[12]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(12)
    );
\Count_DP_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__4_n_7\,
      S(3) => \Count_DP[12]_i_2__4_n_0\,
      S(2) => \Count_DP[12]_i_3__4_n_0\,
      S(1) => \Count_DP[12]_i_4__4_n_0\,
      S(0) => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[12]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(16)
    );
\Count_DP_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__4_n_7\,
      S(3) => \Count_DP[16]_i_2__4_n_0\,
      S(2) => \Count_DP[16]_i_3__4_n_0\,
      S(1) => \Count_DP[16]_i_4__3_n_0\,
      S(0) => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[0]_i_2__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(20)
    );
\Count_DP_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__3_n_7\,
      S(3) => \Count_DP[20]_i_2__3_n_0\,
      S(2) => \Count_DP[20]_i_3__3_n_0\,
      S(1) => \Count_DP[20]_i_4__3_n_0\,
      S(0) => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(24)
    );
\Count_DP_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__3_n_7\,
      S(3) => \Count_DP[24]_i_2__3_n_0\,
      S(2) => \Count_DP[24]_i_3__3_n_0\,
      S(1) => \Count_DP[24]_i_4__3_n_0\,
      S(0) => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(28)
    );
\Count_DP_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__3_n_7\,
      S(3) => \Count_DP[28]_i_2__3_n_0\,
      S(2) => \Count_DP[28]_i_3__3_n_0\,
      S(1) => \Count_DP[28]_i_4__3_n_0\,
      S(0) => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[0]_i_2__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(32)
    );
\Count_DP_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__3_n_7\,
      S(3) => \Count_DP[32]_i_2__3_n_0\,
      S(2) => \Count_DP[32]_i_3__3_n_0\,
      S(1) => \Count_DP[32]_i_4__3_n_0\,
      S(0) => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(36)
    );
\Count_DP_reg[36]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__3_n_7\,
      S(3) => \Count_DP[36]_i_2__3_n_0\,
      S(2) => \Count_DP[36]_i_3__3_n_0\,
      S(1) => \Count_DP[36]_i_4__3_n_0\,
      S(0) => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[0]_i_2__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[4]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(4)
    );
\Count_DP_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__4_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__4_n_7\,
      S(3) => \Count_DP[4]_i_2__4_n_0\,
      S(2) => \Count_DP[4]_i_3__4_n_0\,
      S(1) => \Count_DP[4]_i_4__4_n_0\,
      S(0) => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[4]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[4]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[4]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[8]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(8)
    );
\Count_DP_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__4_n_7\,
      S(3) => \Count_DP[8]_i_2__4_n_0\,
      S(2) => \Count_DP[8]_i_3__4_n_0\,
      S(1) => \Count_DP[8]_i_4__4_n_0\,
      S(0) => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \Count_DP_reg[8]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_26 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_26 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_26;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_26 is
  signal \Count_DP[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventsrow_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39 downto 0);
\Count_DP[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(3),
      O => \Count_DP[0]_i_3__2_n_0\
    );
\Count_DP[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(2),
      O => \Count_DP[0]_i_4__2_n_0\
    );
\Count_DP[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(1),
      O => \Count_DP[0]_i_5__2_n_0\
    );
\Count_DP[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(15),
      O => \Count_DP[12]_i_2__2_n_0\
    );
\Count_DP[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(14),
      O => \Count_DP[12]_i_3__2_n_0\
    );
\Count_DP[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(13),
      O => \Count_DP[12]_i_4__2_n_0\
    );
\Count_DP[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(12),
      O => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(19),
      O => \Count_DP[16]_i_2__2_n_0\
    );
\Count_DP[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(18),
      O => \Count_DP[16]_i_3__2_n_0\
    );
\Count_DP[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(17),
      O => \Count_DP[16]_i_4__1_n_0\
    );
\Count_DP[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(16),
      O => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(23),
      O => \Count_DP[20]_i_2__1_n_0\
    );
\Count_DP[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(22),
      O => \Count_DP[20]_i_3__1_n_0\
    );
\Count_DP[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(21),
      O => \Count_DP[20]_i_4__1_n_0\
    );
\Count_DP[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(20),
      O => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(27),
      O => \Count_DP[24]_i_2__1_n_0\
    );
\Count_DP[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(26),
      O => \Count_DP[24]_i_3__1_n_0\
    );
\Count_DP[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(25),
      O => \Count_DP[24]_i_4__1_n_0\
    );
\Count_DP[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(24),
      O => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(31),
      O => \Count_DP[28]_i_2__1_n_0\
    );
\Count_DP[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(30),
      O => \Count_DP[28]_i_3__1_n_0\
    );
\Count_DP[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(29),
      O => \Count_DP[28]_i_4__1_n_0\
    );
\Count_DP[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(28),
      O => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(35),
      O => \Count_DP[32]_i_2__1_n_0\
    );
\Count_DP[32]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(34),
      O => \Count_DP[32]_i_3__1_n_0\
    );
\Count_DP[32]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(33),
      O => \Count_DP[32]_i_4__1_n_0\
    );
\Count_DP[32]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(32),
      O => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP[36]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39),
      O => \Count_DP[36]_i_2__1_n_0\
    );
\Count_DP[36]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(38),
      O => \Count_DP[36]_i_3__1_n_0\
    );
\Count_DP[36]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(37),
      O => \Count_DP[36]_i_4__1_n_0\
    );
\Count_DP[36]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(36),
      O => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(7),
      O => \Count_DP[4]_i_2__2_n_0\
    );
\Count_DP[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(6),
      O => \Count_DP[4]_i_3__2_n_0\
    );
\Count_DP[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(5),
      O => \Count_DP[4]_i_4__2_n_0\
    );
\Count_DP[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(4),
      O => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(11),
      O => \Count_DP[8]_i_2__2_n_0\
    );
\Count_DP[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(10),
      O => \Count_DP[8]_i_3__2_n_0\
    );
\Count_DP[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(9),
      O => \Count_DP[8]_i_4__2_n_0\
    );
\Count_DP[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(8),
      O => \Count_DP[8]_i_5__2_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(0)
    );
\Count_DP_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O(3) => \Count_DP_reg[0]_i_2__2_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__2_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__2_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__2_n_7\,
      S(3) => \Count_DP[0]_i_3__2_n_0\,
      S(2) => \Count_DP[0]_i_4__2_n_0\,
      S(1) => \Count_DP[0]_i_5__2_n_0\,
      S(0) => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(12)
    );
\Count_DP_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__2_n_7\,
      S(3) => \Count_DP[12]_i_2__2_n_0\,
      S(2) => \Count_DP[12]_i_3__2_n_0\,
      S(1) => \Count_DP[12]_i_4__2_n_0\,
      S(0) => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[12]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(16)
    );
\Count_DP_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__2_n_7\,
      S(3) => \Count_DP[16]_i_2__2_n_0\,
      S(2) => \Count_DP[16]_i_3__2_n_0\,
      S(1) => \Count_DP[16]_i_4__1_n_0\,
      S(0) => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[16]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(20)
    );
\Count_DP_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__1_n_7\,
      S(3) => \Count_DP[20]_i_2__1_n_0\,
      S(2) => \Count_DP[20]_i_3__1_n_0\,
      S(1) => \Count_DP[20]_i_4__1_n_0\,
      S(0) => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[20]_i_1__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(24)
    );
\Count_DP_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__1_n_7\,
      S(3) => \Count_DP[24]_i_2__1_n_0\,
      S(2) => \Count_DP[24]_i_3__1_n_0\,
      S(1) => \Count_DP[24]_i_4__1_n_0\,
      S(0) => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[24]_i_1__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(28)
    );
\Count_DP_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__1_n_7\,
      S(3) => \Count_DP[28]_i_2__1_n_0\,
      S(2) => \Count_DP[28]_i_3__1_n_0\,
      S(1) => \Count_DP[28]_i_4__1_n_0\,
      S(0) => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[28]_i_1__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(32)
    );
\Count_DP_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__1_n_7\,
      S(3) => \Count_DP[32]_i_2__1_n_0\,
      S(2) => \Count_DP[32]_i_3__1_n_0\,
      S(1) => \Count_DP[32]_i_4__1_n_0\,
      S(0) => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[32]_i_1__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(36)
    );
\Count_DP_reg[36]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__1_n_7\,
      S(3) => \Count_DP[36]_i_2__1_n_0\,
      S(2) => \Count_DP[36]_i_3__1_n_0\,
      S(1) => \Count_DP[36]_i_4__1_n_0\,
      S(0) => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[36]_i_1__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[0]_i_2__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(4)
    );
\Count_DP_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__2_n_7\,
      S(3) => \Count_DP[4]_i_2__2_n_0\,
      S(2) => \Count_DP[4]_i_3__2_n_0\,
      S(1) => \Count_DP[4]_i_4__2_n_0\,
      S(0) => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[4]_i_1__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(8)
    );
\Count_DP_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__2_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__2_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__2_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__2_n_7\,
      S(3) => \Count_DP[8]_i_2__2_n_0\,
      S(2) => \Count_DP[8]_i_3__2_n_0\,
      S(1) => \Count_DP[8]_i_4__2_n_0\,
      S(0) => \Count_DP[8]_i_5__2_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Count_DP_reg[8]_i_1__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_28 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_28 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_28;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_28 is
  signal \Count_DP[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(39 downto 0);
\Count_DP[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(3),
      O => \Count_DP[0]_i_3__6_n_0\
    );
\Count_DP[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(2),
      O => \Count_DP[0]_i_4__6_n_0\
    );
\Count_DP[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(1),
      O => \Count_DP[0]_i_5__6_n_0\
    );
\Count_DP[0]_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP[0]_i_6__6_n_0\
    );
\Count_DP[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(15),
      O => \Count_DP[12]_i_2__6_n_0\
    );
\Count_DP[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(14),
      O => \Count_DP[12]_i_3__6_n_0\
    );
\Count_DP[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(13),
      O => \Count_DP[12]_i_4__6_n_0\
    );
\Count_DP[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(12),
      O => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(19),
      O => \Count_DP[16]_i_2__6_n_0\
    );
\Count_DP[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(18),
      O => \Count_DP[16]_i_3__6_n_0\
    );
\Count_DP[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(17),
      O => \Count_DP[16]_i_4__5_n_0\
    );
\Count_DP[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(16),
      O => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(23),
      O => \Count_DP[20]_i_2__5_n_0\
    );
\Count_DP[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(22),
      O => \Count_DP[20]_i_3__5_n_0\
    );
\Count_DP[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(21),
      O => \Count_DP[20]_i_4__5_n_0\
    );
\Count_DP[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(20),
      O => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP[24]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(27),
      O => \Count_DP[24]_i_2__5_n_0\
    );
\Count_DP[24]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(26),
      O => \Count_DP[24]_i_3__5_n_0\
    );
\Count_DP[24]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(25),
      O => \Count_DP[24]_i_4__5_n_0\
    );
\Count_DP[24]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(24),
      O => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP[28]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(31),
      O => \Count_DP[28]_i_2__5_n_0\
    );
\Count_DP[28]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(30),
      O => \Count_DP[28]_i_3__5_n_0\
    );
\Count_DP[28]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(29),
      O => \Count_DP[28]_i_4__5_n_0\
    );
\Count_DP[28]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(28),
      O => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(35),
      O => \Count_DP[32]_i_2__5_n_0\
    );
\Count_DP[32]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(34),
      O => \Count_DP[32]_i_3__5_n_0\
    );
\Count_DP[32]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(33),
      O => \Count_DP[32]_i_4__5_n_0\
    );
\Count_DP[32]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(32),
      O => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP[36]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(39),
      O => \Count_DP[36]_i_2__5_n_0\
    );
\Count_DP[36]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(38),
      O => \Count_DP[36]_i_3__5_n_0\
    );
\Count_DP[36]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(37),
      O => \Count_DP[36]_i_4__5_n_0\
    );
\Count_DP[36]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(36),
      O => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(7),
      O => \Count_DP[4]_i_2__6_n_0\
    );
\Count_DP[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(6),
      O => \Count_DP[4]_i_3__6_n_0\
    );
\Count_DP[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(5),
      O => \Count_DP[4]_i_4__6_n_0\
    );
\Count_DP[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(4),
      O => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(11),
      O => \Count_DP[8]_i_2__6_n_0\
    );
\Count_DP[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(10),
      O => \Count_DP[8]_i_3__6_n_0\
    );
\Count_DP[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(9),
      O => \Count_DP[8]_i_4__6_n_0\
    );
\Count_DP[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(8),
      O => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(0)
    );
\Count_DP_reg[0]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__6_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__6_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__6_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]\,
      O(3) => \Count_DP_reg[0]_i_2__6_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__6_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__6_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__6_n_7\,
      S(3) => \Count_DP[0]_i_3__6_n_0\,
      S(2) => \Count_DP[0]_i_4__6_n_0\,
      S(1) => \Count_DP[0]_i_5__6_n_0\,
      S(0) => \Count_DP[0]_i_6__6_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[12]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(12)
    );
\Count_DP_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__6_n_7\,
      S(3) => \Count_DP[12]_i_2__6_n_0\,
      S(2) => \Count_DP[12]_i_3__6_n_0\,
      S(1) => \Count_DP[12]_i_4__6_n_0\,
      S(0) => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(16)
    );
\Count_DP_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__6_n_7\,
      S(3) => \Count_DP[16]_i_2__6_n_0\,
      S(2) => \Count_DP[16]_i_3__6_n_0\,
      S(1) => \Count_DP[16]_i_4__5_n_0\,
      S(0) => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(20)
    );
\Count_DP_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__5_n_7\,
      S(3) => \Count_DP[20]_i_2__5_n_0\,
      S(2) => \Count_DP[20]_i_3__5_n_0\,
      S(1) => \Count_DP[20]_i_4__5_n_0\,
      S(0) => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(24)
    );
\Count_DP_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__5_n_7\,
      S(3) => \Count_DP[24]_i_2__5_n_0\,
      S(2) => \Count_DP[24]_i_3__5_n_0\,
      S(1) => \Count_DP[24]_i_4__5_n_0\,
      S(0) => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(28)
    );
\Count_DP_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__5_n_7\,
      S(3) => \Count_DP[28]_i_2__5_n_0\,
      S(2) => \Count_DP[28]_i_3__5_n_0\,
      S(1) => \Count_DP[28]_i_4__5_n_0\,
      S(0) => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(32)
    );
\Count_DP_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__5_n_7\,
      S(3) => \Count_DP[32]_i_2__5_n_0\,
      S(2) => \Count_DP[32]_i_3__5_n_0\,
      S(1) => \Count_DP[32]_i_4__5_n_0\,
      S(0) => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(36)
    );
\Count_DP_reg[36]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__5_n_7\,
      S(3) => \Count_DP[36]_i_2__5_n_0\,
      S(2) => \Count_DP[36]_i_3__5_n_0\,
      S(1) => \Count_DP[36]_i_4__5_n_0\,
      S(0) => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(4)
    );
\Count_DP_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__6_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__6_n_7\,
      S(3) => \Count_DP[4]_i_2__6_n_0\,
      S(2) => \Count_DP[4]_i_3__6_n_0\,
      S(1) => \Count_DP[4]_i_4__6_n_0\,
      S(0) => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(8)
    );
\Count_DP_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__6_n_7\,
      S(3) => \Count_DP[8]_i_2__6_n_0\,
      S(2) => \Count_DP[8]_i_3__6_n_0\,
      S(1) => \Count_DP[8]_i_4__6_n_0\,
      S(0) => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredbackgroundactivity_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_30 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_30 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_30;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_30 is
  signal \Count_DP[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__7_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__7_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(39 downto 0);
\Count_DP[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(3),
      O => \Count_DP[0]_i_3__7_n_0\
    );
\Count_DP[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(2),
      O => \Count_DP[0]_i_4__7_n_0\
    );
\Count_DP[0]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(1),
      O => \Count_DP[0]_i_5__7_n_0\
    );
\Count_DP[0]_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP[0]_i_6__7_n_0\
    );
\Count_DP[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(15),
      O => \Count_DP[12]_i_2__7_n_0\
    );
\Count_DP[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(14),
      O => \Count_DP[12]_i_3__7_n_0\
    );
\Count_DP[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(13),
      O => \Count_DP[12]_i_4__7_n_0\
    );
\Count_DP[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(12),
      O => \Count_DP[12]_i_5__7_n_0\
    );
\Count_DP[16]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(19),
      O => \Count_DP[16]_i_2__7_n_0\
    );
\Count_DP[16]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(18),
      O => \Count_DP[16]_i_3__7_n_0\
    );
\Count_DP[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(17),
      O => \Count_DP[16]_i_4__6_n_0\
    );
\Count_DP[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(16),
      O => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(23),
      O => \Count_DP[20]_i_2__6_n_0\
    );
\Count_DP[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(22),
      O => \Count_DP[20]_i_3__6_n_0\
    );
\Count_DP[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(21),
      O => \Count_DP[20]_i_4__6_n_0\
    );
\Count_DP[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(20),
      O => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP[24]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(27),
      O => \Count_DP[24]_i_2__6_n_0\
    );
\Count_DP[24]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(26),
      O => \Count_DP[24]_i_3__6_n_0\
    );
\Count_DP[24]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(25),
      O => \Count_DP[24]_i_4__6_n_0\
    );
\Count_DP[24]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(24),
      O => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP[28]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(31),
      O => \Count_DP[28]_i_2__6_n_0\
    );
\Count_DP[28]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(30),
      O => \Count_DP[28]_i_3__6_n_0\
    );
\Count_DP[28]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(29),
      O => \Count_DP[28]_i_4__6_n_0\
    );
\Count_DP[28]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(28),
      O => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP[32]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(35),
      O => \Count_DP[32]_i_2__6_n_0\
    );
\Count_DP[32]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(34),
      O => \Count_DP[32]_i_3__6_n_0\
    );
\Count_DP[32]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(33),
      O => \Count_DP[32]_i_4__6_n_0\
    );
\Count_DP[32]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(32),
      O => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP[36]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(39),
      O => \Count_DP[36]_i_2__6_n_0\
    );
\Count_DP[36]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(38),
      O => \Count_DP[36]_i_3__6_n_0\
    );
\Count_DP[36]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(37),
      O => \Count_DP[36]_i_4__6_n_0\
    );
\Count_DP[36]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(36),
      O => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(7),
      O => \Count_DP[4]_i_2__7_n_0\
    );
\Count_DP[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(6),
      O => \Count_DP[4]_i_3__7_n_0\
    );
\Count_DP[4]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(5),
      O => \Count_DP[4]_i_4__7_n_0\
    );
\Count_DP[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(4),
      O => \Count_DP[4]_i_5__7_n_0\
    );
\Count_DP[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(11),
      O => \Count_DP[8]_i_2__7_n_0\
    );
\Count_DP[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(10),
      O => \Count_DP[8]_i_3__7_n_0\
    );
\Count_DP[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(9),
      O => \Count_DP[8]_i_4__7_n_0\
    );
\Count_DP[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(8),
      O => \Count_DP[8]_i_5__7_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__7_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(0)
    );
\Count_DP_reg[0]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__7_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__7_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__7_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]\,
      O(3) => \Count_DP_reg[0]_i_2__7_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__7_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__7_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__7_n_7\,
      S(3) => \Count_DP[0]_i_3__7_n_0\,
      S(2) => \Count_DP[0]_i_4__7_n_0\,
      S(1) => \Count_DP[0]_i_5__7_n_0\,
      S(0) => \Count_DP[0]_i_6__7_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__7_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__7_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[12]_i_1__7_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(12)
    );
\Count_DP_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__7_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__7_n_7\,
      S(3) => \Count_DP[12]_i_2__7_n_0\,
      S(2) => \Count_DP[12]_i_3__7_n_0\,
      S(1) => \Count_DP[12]_i_4__7_n_0\,
      S(0) => \Count_DP[12]_i_5__7_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[12]_i_1__7_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[12]_i_1__7_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[12]_i_1__7_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[16]_i_1__7_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(16)
    );
\Count_DP_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__7_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__7_n_7\,
      S(3) => \Count_DP[16]_i_2__7_n_0\,
      S(2) => \Count_DP[16]_i_3__7_n_0\,
      S(1) => \Count_DP[16]_i_4__6_n_0\,
      S(0) => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[16]_i_1__7_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[16]_i_1__7_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[16]_i_1__7_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__7_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[20]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(20)
    );
\Count_DP_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__7_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__6_n_7\,
      S(3) => \Count_DP[20]_i_2__6_n_0\,
      S(2) => \Count_DP[20]_i_3__6_n_0\,
      S(1) => \Count_DP[20]_i_4__6_n_0\,
      S(0) => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[20]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[20]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[20]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[24]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(24)
    );
\Count_DP_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__6_n_7\,
      S(3) => \Count_DP[24]_i_2__6_n_0\,
      S(2) => \Count_DP[24]_i_3__6_n_0\,
      S(1) => \Count_DP[24]_i_4__6_n_0\,
      S(0) => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[24]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[24]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[24]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[28]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(28)
    );
\Count_DP_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__6_n_7\,
      S(3) => \Count_DP[28]_i_2__6_n_0\,
      S(2) => \Count_DP[28]_i_3__6_n_0\,
      S(1) => \Count_DP[28]_i_4__6_n_0\,
      S(0) => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[28]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__7_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[28]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[28]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(32)
    );
\Count_DP_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__6_n_7\,
      S(3) => \Count_DP[32]_i_2__6_n_0\,
      S(2) => \Count_DP[32]_i_3__6_n_0\,
      S(1) => \Count_DP[32]_i_4__6_n_0\,
      S(0) => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[32]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(36)
    );
\Count_DP_reg[36]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__6_n_7\,
      S(3) => \Count_DP[36]_i_2__6_n_0\,
      S(2) => \Count_DP[36]_i_3__6_n_0\,
      S(1) => \Count_DP[36]_i_4__6_n_0\,
      S(0) => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[36]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[0]_i_2__7_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__7_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(4)
    );
\Count_DP_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__7_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__7_n_7\,
      S(3) => \Count_DP[4]_i_2__7_n_0\,
      S(2) => \Count_DP[4]_i_3__7_n_0\,
      S(1) => \Count_DP[4]_i_4__7_n_0\,
      S(0) => \Count_DP[4]_i_5__7_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__7_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__7_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[4]_i_1__7_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__7_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(8)
    );
\Count_DP_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__7_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__7_n_7\,
      S(3) => \Count_DP[8]_i_2__7_n_0\,
      S(2) => \Count_DP[8]_i_3__7_n_0\,
      S(1) => \Count_DP[8]_i_4__7_n_0\,
      S(0) => \Count_DP[8]_i_5__7_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP_reg[8]_i_1__7_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredrefractoryperiod_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_32 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_32 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_32;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_32 is
  signal \Count_DP[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39 downto 0);
\Count_DP[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(3),
      O => \Count_DP[0]_i_3__5_n_0\
    );
\Count_DP[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(2),
      O => \Count_DP[0]_i_4__5_n_0\
    );
\Count_DP[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(1),
      O => \Count_DP[0]_i_5__5_n_0\
    );
\Count_DP[0]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP[0]_i_6__5_n_0\
    );
\Count_DP[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(15),
      O => \Count_DP[12]_i_2__5_n_0\
    );
\Count_DP[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(14),
      O => \Count_DP[12]_i_3__5_n_0\
    );
\Count_DP[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(13),
      O => \Count_DP[12]_i_4__5_n_0\
    );
\Count_DP[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(12),
      O => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(19),
      O => \Count_DP[16]_i_2__5_n_0\
    );
\Count_DP[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(18),
      O => \Count_DP[16]_i_3__5_n_0\
    );
\Count_DP[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(17),
      O => \Count_DP[16]_i_4__4_n_0\
    );
\Count_DP[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(16),
      O => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(23),
      O => \Count_DP[20]_i_2__4_n_0\
    );
\Count_DP[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(22),
      O => \Count_DP[20]_i_3__4_n_0\
    );
\Count_DP[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(21),
      O => \Count_DP[20]_i_4__4_n_0\
    );
\Count_DP[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(20),
      O => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP[24]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(27),
      O => \Count_DP[24]_i_2__4_n_0\
    );
\Count_DP[24]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(26),
      O => \Count_DP[24]_i_3__4_n_0\
    );
\Count_DP[24]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(25),
      O => \Count_DP[24]_i_4__4_n_0\
    );
\Count_DP[24]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(24),
      O => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP[28]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(31),
      O => \Count_DP[28]_i_2__4_n_0\
    );
\Count_DP[28]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(30),
      O => \Count_DP[28]_i_3__4_n_0\
    );
\Count_DP[28]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(29),
      O => \Count_DP[28]_i_4__4_n_0\
    );
\Count_DP[28]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(28),
      O => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(35),
      O => \Count_DP[32]_i_2__4_n_0\
    );
\Count_DP[32]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(34),
      O => \Count_DP[32]_i_3__4_n_0\
    );
\Count_DP[32]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(33),
      O => \Count_DP[32]_i_4__4_n_0\
    );
\Count_DP[32]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(32),
      O => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP[36]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39),
      O => \Count_DP[36]_i_2__4_n_0\
    );
\Count_DP[36]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(38),
      O => \Count_DP[36]_i_3__4_n_0\
    );
\Count_DP[36]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(37),
      O => \Count_DP[36]_i_4__4_n_0\
    );
\Count_DP[36]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(36),
      O => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(7),
      O => \Count_DP[4]_i_2__5_n_0\
    );
\Count_DP[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(6),
      O => \Count_DP[4]_i_3__5_n_0\
    );
\Count_DP[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(5),
      O => \Count_DP[4]_i_4__5_n_0\
    );
\Count_DP[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(4),
      O => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(11),
      O => \Count_DP[8]_i_2__5_n_0\
    );
\Count_DP[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(10),
      O => \Count_DP[8]_i_3__5_n_0\
    );
\Count_DP[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(9),
      O => \Count_DP[8]_i_4__5_n_0\
    );
\Count_DP[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(8),
      O => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(0)
    );
\Count_DP_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__5_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__5_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__5_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]\,
      O(3) => \Count_DP_reg[0]_i_2__5_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__5_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__5_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__5_n_7\,
      S(3) => \Count_DP[0]_i_3__5_n_0\,
      S(2) => \Count_DP[0]_i_4__5_n_0\,
      S(1) => \Count_DP[0]_i_5__5_n_0\,
      S(0) => \Count_DP[0]_i_6__5_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[8]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[8]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(12)
    );
\Count_DP_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__5_n_7\,
      S(3) => \Count_DP[12]_i_2__5_n_0\,
      S(2) => \Count_DP[12]_i_3__5_n_0\,
      S(1) => \Count_DP[12]_i_4__5_n_0\,
      S(0) => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[12]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(16)
    );
\Count_DP_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__5_n_7\,
      S(3) => \Count_DP[16]_i_2__5_n_0\,
      S(2) => \Count_DP[16]_i_3__5_n_0\,
      S(1) => \Count_DP[16]_i_4__4_n_0\,
      S(0) => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[16]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(20)
    );
\Count_DP_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__4_n_7\,
      S(3) => \Count_DP[20]_i_2__4_n_0\,
      S(2) => \Count_DP[20]_i_3__4_n_0\,
      S(1) => \Count_DP[20]_i_4__4_n_0\,
      S(0) => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[20]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(24)
    );
\Count_DP_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__4_n_7\,
      S(3) => \Count_DP[24]_i_2__4_n_0\,
      S(2) => \Count_DP[24]_i_3__4_n_0\,
      S(1) => \Count_DP[24]_i_4__4_n_0\,
      S(0) => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[24]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(28)
    );
\Count_DP_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__4_n_7\,
      S(3) => \Count_DP[28]_i_2__4_n_0\,
      S(2) => \Count_DP[28]_i_3__4_n_0\,
      S(1) => \Count_DP[28]_i_4__4_n_0\,
      S(0) => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[28]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[32]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(32)
    );
\Count_DP_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__4_n_7\,
      S(3) => \Count_DP[32]_i_2__4_n_0\,
      S(2) => \Count_DP[32]_i_3__4_n_0\,
      S(1) => \Count_DP[32]_i_4__4_n_0\,
      S(0) => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[32]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[32]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[32]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[36]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(36)
    );
\Count_DP_reg[36]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__4_n_7\,
      S(3) => \Count_DP[36]_i_2__4_n_0\,
      S(2) => \Count_DP[36]_i_3__4_n_0\,
      S(1) => \Count_DP[36]_i_4__4_n_0\,
      S(0) => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[36]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[36]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[36]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[0]_i_2__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[4]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(4)
    );
\Count_DP_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__5_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__5_n_7\,
      S(3) => \Count_DP[4]_i_2__5_n_0\,
      S(2) => \Count_DP[4]_i_3__5_n_0\,
      S(1) => \Count_DP[4]_i_4__5_n_0\,
      S(0) => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[4]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[4]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[4]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[8]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(8)
    );
\Count_DP_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__5_n_7\,
      S(3) => \Count_DP[8]_i_2__5_n_0\,
      S(2) => \Count_DP[8]_i_3__5_n_0\,
      S(1) => \Count_DP[8]_i_4__5_n_0\,
      S(0) => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Count_DP_reg[8]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_4 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_4;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_4 is
  signal \Count_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NOTMultiplexerConfigReg_DRun_S : STD_LOGIC;
  signal \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(39 downto 0) <= \^d\(39 downto 0);
\Count_DP[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      O => NOTMultiplexerConfigReg_DRun_S
    );
\Count_DP[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(3),
      O => \Count_DP[0]_i_3_n_0\
    );
\Count_DP[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(2),
      O => \Count_DP[0]_i_4_n_0\
    );
\Count_DP[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(1),
      O => \Count_DP[0]_i_5_n_0\
    );
\Count_DP[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^d\(0),
      I1 => \MultiplexerConfigReg_D_reg[Run_S]\,
      O => \Count_DP[0]_i_6_n_0\
    );
\Count_DP[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(15),
      O => \Count_DP[12]_i_2_n_0\
    );
\Count_DP[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(14),
      O => \Count_DP[12]_i_3_n_0\
    );
\Count_DP[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(13),
      O => \Count_DP[12]_i_4_n_0\
    );
\Count_DP[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(12),
      O => \Count_DP[12]_i_5_n_0\
    );
\Count_DP[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(19),
      O => \Count_DP[16]_i_2_n_0\
    );
\Count_DP[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(18),
      O => \Count_DP[16]_i_3_n_0\
    );
\Count_DP[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(17),
      O => \Count_DP[16]_i_4_n_0\
    );
\Count_DP[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(16),
      O => \Count_DP[16]_i_5_n_0\
    );
\Count_DP[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(23),
      O => \Count_DP[20]_i_2_n_0\
    );
\Count_DP[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(22),
      O => \Count_DP[20]_i_3_n_0\
    );
\Count_DP[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(21),
      O => \Count_DP[20]_i_4_n_0\
    );
\Count_DP[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(20),
      O => \Count_DP[20]_i_5_n_0\
    );
\Count_DP[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(27),
      O => \Count_DP[24]_i_2_n_0\
    );
\Count_DP[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(26),
      O => \Count_DP[24]_i_3_n_0\
    );
\Count_DP[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(25),
      O => \Count_DP[24]_i_4_n_0\
    );
\Count_DP[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(24),
      O => \Count_DP[24]_i_5_n_0\
    );
\Count_DP[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(31),
      O => \Count_DP[28]_i_2_n_0\
    );
\Count_DP[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(30),
      O => \Count_DP[28]_i_3_n_0\
    );
\Count_DP[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(29),
      O => \Count_DP[28]_i_4_n_0\
    );
\Count_DP[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(28),
      O => \Count_DP[28]_i_5_n_0\
    );
\Count_DP[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(35),
      O => \Count_DP[32]_i_2_n_0\
    );
\Count_DP[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(34),
      O => \Count_DP[32]_i_3_n_0\
    );
\Count_DP[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(33),
      O => \Count_DP[32]_i_4_n_0\
    );
\Count_DP[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(32),
      O => \Count_DP[32]_i_5_n_0\
    );
\Count_DP[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(39),
      O => \Count_DP[36]_i_2_n_0\
    );
\Count_DP[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(38),
      O => \Count_DP[36]_i_3_n_0\
    );
\Count_DP[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(37),
      O => \Count_DP[36]_i_4_n_0\
    );
\Count_DP[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(36),
      O => \Count_DP[36]_i_5_n_0\
    );
\Count_DP[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(7),
      O => \Count_DP[4]_i_2_n_0\
    );
\Count_DP[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(6),
      O => \Count_DP[4]_i_3_n_0\
    );
\Count_DP[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(5),
      O => \Count_DP[4]_i_4_n_0\
    );
\Count_DP[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(4),
      O => \Count_DP[4]_i_5_n_0\
    );
\Count_DP[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(11),
      O => \Count_DP[8]_i_2_n_0\
    );
\Count_DP[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(10),
      O => \Count_DP[8]_i_3_n_0\
    );
\Count_DP[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(9),
      O => \Count_DP[8]_i_4_n_0\
    );
\Count_DP[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[Run_S]\,
      I1 => \^d\(8),
      O => \Count_DP[8]_i_5_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[0]_i_2_n_7\,
      Q => \^d\(0)
    );
\Count_DP_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MultiplexerConfigReg_D_reg[Run_S]\,
      O(3) => \Count_DP_reg[0]_i_2_n_4\,
      O(2) => \Count_DP_reg[0]_i_2_n_5\,
      O(1) => \Count_DP_reg[0]_i_2_n_6\,
      O(0) => \Count_DP_reg[0]_i_2_n_7\,
      S(3) => \Count_DP[0]_i_3_n_0\,
      S(2) => \Count_DP[0]_i_4_n_0\,
      S(1) => \Count_DP[0]_i_5_n_0\,
      S(0) => \Count_DP[0]_i_6_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1_n_7\,
      Q => \^d\(12)
    );
\Count_DP_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1_n_4\,
      O(2) => \Count_DP_reg[12]_i_1_n_5\,
      O(1) => \Count_DP_reg[12]_i_1_n_6\,
      O(0) => \Count_DP_reg[12]_i_1_n_7\,
      S(3) => \Count_DP[12]_i_2_n_0\,
      S(2) => \Count_DP[12]_i_3_n_0\,
      S(1) => \Count_DP[12]_i_4_n_0\,
      S(0) => \Count_DP[12]_i_5_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1_n_6\,
      Q => \^d\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1_n_5\,
      Q => \^d\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1_n_4\,
      Q => \^d\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1_n_7\,
      Q => \^d\(16)
    );
\Count_DP_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1_n_4\,
      O(2) => \Count_DP_reg[16]_i_1_n_5\,
      O(1) => \Count_DP_reg[16]_i_1_n_6\,
      O(0) => \Count_DP_reg[16]_i_1_n_7\,
      S(3) => \Count_DP[16]_i_2_n_0\,
      S(2) => \Count_DP[16]_i_3_n_0\,
      S(1) => \Count_DP[16]_i_4_n_0\,
      S(0) => \Count_DP[16]_i_5_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1_n_6\,
      Q => \^d\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1_n_5\,
      Q => \^d\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1_n_4\,
      Q => \^d\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2_n_6\,
      Q => \^d\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1_n_7\,
      Q => \^d\(20)
    );
\Count_DP_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1_n_4\,
      O(2) => \Count_DP_reg[20]_i_1_n_5\,
      O(1) => \Count_DP_reg[20]_i_1_n_6\,
      O(0) => \Count_DP_reg[20]_i_1_n_7\,
      S(3) => \Count_DP[20]_i_2_n_0\,
      S(2) => \Count_DP[20]_i_3_n_0\,
      S(1) => \Count_DP[20]_i_4_n_0\,
      S(0) => \Count_DP[20]_i_5_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1_n_6\,
      Q => \^d\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1_n_5\,
      Q => \^d\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1_n_4\,
      Q => \^d\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1_n_7\,
      Q => \^d\(24)
    );
\Count_DP_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1_n_4\,
      O(2) => \Count_DP_reg[24]_i_1_n_5\,
      O(1) => \Count_DP_reg[24]_i_1_n_6\,
      O(0) => \Count_DP_reg[24]_i_1_n_7\,
      S(3) => \Count_DP[24]_i_2_n_0\,
      S(2) => \Count_DP[24]_i_3_n_0\,
      S(1) => \Count_DP[24]_i_4_n_0\,
      S(0) => \Count_DP[24]_i_5_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1_n_6\,
      Q => \^d\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1_n_5\,
      Q => \^d\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1_n_4\,
      Q => \^d\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1_n_7\,
      Q => \^d\(28)
    );
\Count_DP_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1_n_4\,
      O(2) => \Count_DP_reg[28]_i_1_n_5\,
      O(1) => \Count_DP_reg[28]_i_1_n_6\,
      O(0) => \Count_DP_reg[28]_i_1_n_7\,
      S(3) => \Count_DP[28]_i_2_n_0\,
      S(2) => \Count_DP[28]_i_3_n_0\,
      S(1) => \Count_DP[28]_i_4_n_0\,
      S(0) => \Count_DP[28]_i_5_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1_n_6\,
      Q => \^d\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2_n_5\,
      Q => \^d\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1_n_5\,
      Q => \^d\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1_n_4\,
      Q => \^d\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1_n_7\,
      Q => \^d\(32)
    );
\Count_DP_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1_n_4\,
      O(2) => \Count_DP_reg[32]_i_1_n_5\,
      O(1) => \Count_DP_reg[32]_i_1_n_6\,
      O(0) => \Count_DP_reg[32]_i_1_n_7\,
      S(3) => \Count_DP[32]_i_2_n_0\,
      S(2) => \Count_DP[32]_i_3_n_0\,
      S(1) => \Count_DP[32]_i_4_n_0\,
      S(0) => \Count_DP[32]_i_5_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1_n_6\,
      Q => \^d\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1_n_5\,
      Q => \^d\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[32]_i_1_n_4\,
      Q => \^d\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1_n_7\,
      Q => \^d\(36)
    );
\Count_DP_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1_n_4\,
      O(2) => \Count_DP_reg[36]_i_1_n_5\,
      O(1) => \Count_DP_reg[36]_i_1_n_6\,
      O(0) => \Count_DP_reg[36]_i_1_n_7\,
      S(3) => \Count_DP[36]_i_2_n_0\,
      S(2) => \Count_DP[36]_i_3_n_0\,
      S(1) => \Count_DP[36]_i_4_n_0\,
      S(0) => \Count_DP[36]_i_5_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1_n_6\,
      Q => \^d\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1_n_5\,
      Q => \^d\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[36]_i_1_n_4\,
      Q => \^d\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2_n_4\,
      Q => \^d\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\Count_DP_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1_n_4\,
      O(2) => \Count_DP_reg[4]_i_1_n_5\,
      O(1) => \Count_DP_reg[4]_i_1_n_6\,
      O(0) => \Count_DP_reg[4]_i_1_n_7\,
      S(3) => \Count_DP[4]_i_2_n_0\,
      S(2) => \Count_DP[4]_i_3_n_0\,
      S(1) => \Count_DP[4]_i_4_n_0\,
      S(0) => \Count_DP[4]_i_5_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\Count_DP_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1_n_4\,
      O(2) => \Count_DP_reg[8]_i_1_n_5\,
      O(1) => \Count_DP_reg[8]_i_1_n_6\,
      O(0) => \Count_DP_reg[8]_i_1_n_7\,
      S(3) => \Count_DP[8]_i_2_n_0\,
      S(2) => \Count_DP[8]_i_3_n_0\,
      S(1) => \Count_DP[8]_i_4_n_0\,
      S(0) => \Count_DP[8]_i_5_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \Count_DP_reg[14]_0\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized0\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  signal \Count_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Count_DP_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Count_DP_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  D(17 downto 0) <= \^d\(17 downto 0);
\Count_DP[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^d\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[0]_i_10_n_0\
    );
\Count_DP[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[0]_i_6__1_n_0\
    );
\Count_DP[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[0]_i_7_n_0\
    );
\Count_DP[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[0]_i_8_n_0\
    );
\Count_DP[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[0]_i_9_n_0\
    );
\Count_DP[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[12]_i_2__1_n_0\
    );
\Count_DP[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[12]_i_3__1_n_0\
    );
\Count_DP[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[12]_i_4__1_n_0\
    );
\Count_DP[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(17),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[16]_i_2__1_n_0\
    );
\Count_DP[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(16),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[16]_i_3__1_n_0\
    );
\Count_DP[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[4]_i_2__1_n_0\
    );
\Count_DP[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[4]_i_3__1_n_0\
    );
\Count_DP[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[4]_i_4__1_n_0\
    );
\Count_DP[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[8]_i_2__1_n_0\
    );
\Count_DP[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[8]_i_3__1_n_0\
    );
\Count_DP[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[8]_i_4__1_n_0\
    );
\Count_DP[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      O => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[0]_i_2__1_n_7\,
      Q => \^d\(0)
    );
\Count_DP_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Count_DP[0]_i_6__1_n_0\,
      O(3) => \Count_DP_reg[0]_i_2__1_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__1_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__1_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__1_n_7\,
      S(3) => \Count_DP[0]_i_7_n_0\,
      S(2) => \Count_DP[0]_i_8_n_0\,
      S(1) => \Count_DP[0]_i_9_n_0\,
      S(0) => \Count_DP[0]_i_10_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[8]_i_1__1_n_5\,
      Q => \^d\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[8]_i_1__1_n_4\,
      Q => \^d\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[12]_i_1__1_n_7\,
      Q => \^d\(12)
    );
\Count_DP_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__1_n_7\,
      S(3) => \Count_DP[12]_i_2__1_n_0\,
      S(2) => \Count_DP[12]_i_3__1_n_0\,
      S(1) => \Count_DP[12]_i_4__1_n_0\,
      S(0) => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[12]_i_1__1_n_6\,
      Q => \^d\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[12]_i_1__1_n_5\,
      Q => \^d\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[12]_i_1__1_n_4\,
      Q => \^d\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[16]_i_1__1_n_7\,
      Q => \^d\(16)
    );
\Count_DP_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(3 downto 1) => \NLW_Count_DP_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Count_DP_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Count_DP_reg[16]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \Count_DP_reg[16]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Count_DP[16]_i_2__1_n_0\,
      S(0) => \Count_DP[16]_i_3__1_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[16]_i_1__1_n_6\,
      Q => \^d\(17)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[0]_i_2__1_n_6\,
      Q => \^d\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[0]_i_2__1_n_5\,
      Q => \^d\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[0]_i_2__1_n_4\,
      Q => \^d\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[4]_i_1__1_n_7\,
      Q => \^d\(4)
    );
\Count_DP_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__1_n_7\,
      S(3) => \Count_DP[4]_i_2__1_n_0\,
      S(2) => \Count_DP[4]_i_3__1_n_0\,
      S(1) => \Count_DP[4]_i_4__1_n_0\,
      S(0) => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[4]_i_1__1_n_6\,
      Q => \^d\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[4]_i_1__1_n_5\,
      Q => \^d\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[4]_i_1__1_n_4\,
      Q => \^d\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[8]_i_1__1_n_7\,
      Q => \^d\(8)
    );
\Count_DP_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__1_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__1_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__1_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__1_n_7\,
      S(3) => \Count_DP[8]_i_2__1_n_0\,
      S(2) => \Count_DP[8]_i_3__1_n_0\,
      S(1) => \Count_DP[8]_i_4__1_n_0\,
      S(0) => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[14]_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Count_DP_reg[8]_i_1__1_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamInput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[1]\ : out STD_LOGIC;
    \State_DP_reg[0]\ : out STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    SPISlaveSelectEdgeDetectorReg_S : in STD_LOGIC;
    \State_DP_reg[0]_0\ : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ShiftReg_DP_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ReadOperationReg_SP : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized1\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized1\ is
  signal Count_DN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Count_DP[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \ModuleAddressReg_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \ParamAddressReg_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \ParamInput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal SPIBitCount_D : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ShiftReg_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[31]_i_4_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_5__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__10\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_2__8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ParamAddressReg_DP[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ParamInput_DP[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ParamInput_DP[7]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ShiftReg_DP[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ShiftReg_DP[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \State_DP[0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \State_DP[1]_i_3__0\ : label is "soft_lutpair93";
begin
\Count_DP[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP_reg[0]_0\,
      I2 => SPIBitCount_D(0),
      O => Count_DN(0)
    );
\Count_DP[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => SPIBitCount_D(0),
      I3 => SPIBitCount_D(1),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => SPIBitCount_D(0),
      I1 => SPIBitCount_D(1),
      I2 => State_DP(0),
      I3 => \State_DP_reg[0]_0\,
      I4 => SPIBitCount_D(2),
      O => Count_DN(2)
    );
\Count_DP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => SPIBitCount_D(1),
      I1 => SPIBitCount_D(0),
      I2 => SPIBitCount_D(2),
      I3 => State_DP(0),
      I4 => \State_DP_reg[0]_0\,
      I5 => SPIBitCount_D(3),
      O => Count_DN(3)
    );
\Count_DP[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => SPIBitCount_D(1),
      I1 => SPIBitCount_D(0),
      I2 => SPIBitCount_D(2),
      I3 => SPIBitCount_D(3),
      I4 => SPIBitCount_D(4),
      I5 => \Count_DP[4]_i_2__8_n_0\,
      O => Count_DN(4)
    );
\Count_DP[4]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      O => \Count_DP[4]_i_2__8_n_0\
    );
\Count_DP[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0055105D"
    )
        port map (
      I0 => State_DP(0),
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => \State_DP_reg[0]_0\,
      I4 => SPISlaveSelectSync_SB,
      O => \Count_DP[5]_i_1__1_n_0\
    );
\Count_DP[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0020202000"
    )
        port map (
      I0 => SPIBitCount_D(3),
      I1 => \Count_DP[5]_i_3_n_0\,
      I2 => SPIBitCount_D(4),
      I3 => State_DP(0),
      I4 => \State_DP_reg[0]_0\,
      I5 => SPIBitCount_D(5),
      O => Count_DN(5)
    );
\Count_DP[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => SPIBitCount_D(1),
      I1 => SPIBitCount_D(0),
      I2 => SPIBitCount_D(2),
      O => \Count_DP[5]_i_3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(0),
      Q => SPIBitCount_D(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(1),
      Q => SPIBitCount_D(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(2),
      Q => SPIBitCount_D(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(3),
      Q => SPIBitCount_D(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(4),
      Q => SPIBitCount_D(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => Count_DN(5),
      Q => SPIBitCount_D(5)
    );
\ModuleAddressReg_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => SPIBitCount_D(5),
      I3 => SPIBitCount_D(4),
      I4 => SPIBitCount_D(3),
      I5 => \ModuleAddressReg_DP[6]_i_2_n_0\,
      O => E(0)
    );
\ModuleAddressReg_DP[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => SPIBitCount_D(2),
      I1 => SPIBitCount_D(1),
      I2 => SPIBitCount_D(0),
      O => \ModuleAddressReg_DP[6]_i_2_n_0\
    );
\ParamAddressReg_DP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP_reg[0]_0\,
      I2 => \ParamAddressReg_DP[7]_i_2_n_0\,
      O => \ParamAddressReg_DP_reg[2]_rep\(0)
    );
\ParamAddressReg_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => SPIBitCount_D(3),
      I1 => SPIBitCount_D(4),
      I2 => SPIBitCount_D(2),
      I3 => SPIBitCount_D(1),
      I4 => SPIBitCount_D(0),
      I5 => SPIBitCount_D(5),
      O => \ParamAddressReg_DP[7]_i_2_n_0\
    );
\ParamInput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => SPIBitCount_D(4),
      I3 => SPIBitCount_D(5),
      I4 => SPIBitCount_D(3),
      I5 => \ModuleAddressReg_DP[6]_i_2_n_0\,
      O => \ParamInput_DP_reg[15]\(1)
    );
\ParamInput_DP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => SPIBitCount_D(5),
      I1 => \State_DP_reg[0]_0\,
      I2 => State_DP(0),
      I3 => \ParamInput_DP[7]_i_2_n_0\,
      O => \ParamInput_DP_reg[15]\(0)
    );
\ParamInput_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => SPIBitCount_D(0),
      I1 => SPIBitCount_D(1),
      I2 => SPIBitCount_D(2),
      I3 => SPIBitCount_D(4),
      I4 => SPIBitCount_D(3),
      O => \ParamInput_DP[7]_i_2_n_0\
    );
\ShiftReg_DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ShiftReg_DP[31]_i_3_n_0\,
      I1 => Q(0),
      O => D(0)
    );
\ShiftReg_DP[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(10),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(9),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(10)
    );
\ShiftReg_DP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(11),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(10),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(11)
    );
\ShiftReg_DP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(12),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(11),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(12)
    );
\ShiftReg_DP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(13),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(12),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(13)
    );
\ShiftReg_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(14),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(13),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(14)
    );
\ShiftReg_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(15),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(14),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(15)
    );
\ShiftReg_DP[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(16),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(15),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(16)
    );
\ShiftReg_DP[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(17),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(16),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(17)
    );
\ShiftReg_DP[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(18),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(17),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(18)
    );
\ShiftReg_DP[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(19),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(18),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(19)
    );
\ShiftReg_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(1),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(0),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(1)
    );
\ShiftReg_DP[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(20),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(19),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(20)
    );
\ShiftReg_DP[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(21),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(20),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(21)
    );
\ShiftReg_DP[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(22),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(21),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(22)
    );
\ShiftReg_DP[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(23),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(22),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(23)
    );
\ShiftReg_DP[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(24),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(23),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(24)
    );
\ShiftReg_DP[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(25),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(24),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(25)
    );
\ShiftReg_DP[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(26),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(25),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(26)
    );
\ShiftReg_DP[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(27),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(26),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(27)
    );
\ShiftReg_DP[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(28),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(27),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(28)
    );
\ShiftReg_DP[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(29),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(28),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(29)
    );
\ShiftReg_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(2),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(1),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(2)
    );
\ShiftReg_DP[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(30),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(29),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(30)
    );
\ShiftReg_DP[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(31),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(30),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(31)
    );
\ShiftReg_DP[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => State_DP(0),
      I1 => SPISlaveSelectSync_SB,
      I2 => \State_DP_reg[0]_0\,
      I3 => SPIClockSync_C,
      I4 => SPIClockEdgeDetectorReg_S_reg,
      I5 => \ParamAddressReg_DP[7]_i_2_n_0\,
      O => \ShiftReg_DP[31]_i_3_n_0\
    );
\ShiftReg_DP[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => State_DP(0),
      I1 => SPISlaveSelectSync_SB,
      I2 => \State_DP_reg[0]_0\,
      I3 => SPIClockSync_C,
      I4 => SPIClockEdgeDetectorReg_S_reg,
      I5 => \ParamAddressReg_DP[7]_i_2_n_0\,
      O => \ShiftReg_DP[31]_i_4_n_0\
    );
\ShiftReg_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(3),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(2),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(3)
    );
\ShiftReg_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(4),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(3),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(4)
    );
\ShiftReg_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(5),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(4),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(5)
    );
\ShiftReg_DP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(6),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(5),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(6)
    );
\ShiftReg_DP[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(7),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(6),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(7)
    );
\ShiftReg_DP[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(8),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(7),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(8)
    );
\ShiftReg_DP[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(9),
      I1 => \ShiftReg_DP[31]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[30]\(8),
      I3 => \ShiftReg_DP[31]_i_4_n_0\,
      O => D(9)
    );
\State_DP[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F30"
    )
        port map (
      I0 => SPIBitCount_D(5),
      I1 => State_DP(0),
      I2 => \State_DP[1]_i_2__0_n_0\,
      I3 => \State_DP_reg[0]_0\,
      O => \State_DP_reg[0]\
    );
\State_DP[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => \State_DP[1]_i_2__0_n_0\,
      I2 => State_DP(0),
      O => \State_DP_reg[1]\
    );
\State_DP[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0FFF4"
    )
        port map (
      I0 => SPISlaveSelectSync_SB,
      I1 => SPISlaveSelectEdgeDetectorReg_S,
      I2 => \State_DP[1]_i_3__0_n_0\,
      I3 => \State_DP[1]_i_4__0_n_0\,
      I4 => \State_DP_reg[0]_0\,
      I5 => State_DP(0),
      O => \State_DP[1]_i_2__0_n_0\
    );
\State_DP[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => ReadOperationReg_SP,
      I2 => SPIBitCount_D(5),
      I3 => \ParamInput_DP[7]_i_2_n_0\,
      O => \State_DP[1]_i_3__0_n_0\
    );
\State_DP[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \State_DP[1]_i_5__0_n_0\,
      I1 => SPIBitCount_D(1),
      I2 => SPIBitCount_D(2),
      I3 => State_DP(0),
      I4 => SPIBitCount_D(0),
      I5 => SPIBitCount_D(5),
      O => \State_DP[1]_i_4__0_n_0\
    );
\State_DP[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => SPIBitCount_D(3),
      I1 => SPIBitCount_D(4),
      O => \State_DP[1]_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized1_62\ is
  port (
    \Count_DP_reg[4]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Count_DP_reg[9]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[38]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized1_62\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized1_62\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized1_62\ is
  signal Count_DN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Count_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \^count_dp_reg[4]_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_22_n_0\ : STD_LOGIC;
  signal SentBitsCounterData_D : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_3__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[40]_i_21\ : label is "soft_lutpair15";
begin
  \Count_DP_reg[4]_0\ <= \^count_dp_reg[4]_0\;
\Count_DP[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SentBitsCounterData_D(0),
      O => Count_DN(0)
    );
\Count_DP[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SentBitsCounterData_D(1),
      I1 => SentBitsCounterData_D(0),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => SentBitsCounterData_D(2),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(0),
      O => Count_DN(2)
    );
\Count_DP[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Count_DP[3]_i_2_n_0\,
      I1 => SentBitsCounterData_D(0),
      I2 => SentBitsCounterData_D(1),
      I3 => SentBitsCounterData_D(2),
      I4 => SentBitsCounterData_D(3),
      O => Count_DN(3)
    );
\Count_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFBFFFFFFFB"
    )
        port map (
      I0 => \Count_DP_reg[9]\,
      I1 => \out\(1),
      I2 => \Count_DP[3]_i_3_n_0\,
      I3 => SentBitsCounterData_D(4),
      I4 => SentBitsCounterData_D(5),
      I5 => \out\(0),
      O => \Count_DP[3]_i_2_n_0\
    );
\Count_DP[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => SentBitsCounterData_D(3),
      I1 => SentBitsCounterData_D(2),
      I2 => SentBitsCounterData_D(1),
      I3 => SentBitsCounterData_D(0),
      O => \Count_DP[3]_i_3_n_0\
    );
\Count_DP[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^count_dp_reg[4]_0\,
      I1 => SentBitsCounterData_D(2),
      I2 => SentBitsCounterData_D(1),
      I3 => SentBitsCounterData_D(0),
      I4 => SentBitsCounterData_D(3),
      I5 => SentBitsCounterData_D(4),
      O => Count_DN(4)
    );
\Count_DP[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F708"
    )
        port map (
      I0 => SentBitsCounterData_D(4),
      I1 => SentBitsCounterData_D(3),
      I2 => \Count_DP[5]_i_3__0_n_0\,
      I3 => SentBitsCounterData_D(5),
      I4 => \^count_dp_reg[4]_0\,
      O => Count_DN(5)
    );
\Count_DP[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => SentBitsCounterData_D(0),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(2),
      O => \Count_DP[5]_i_3__0_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(0),
      Q => SentBitsCounterData_D(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(1),
      Q => SentBitsCounterData_D(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(2),
      Q => SentBitsCounterData_D(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(3),
      Q => SentBitsCounterData_D(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(4),
      Q => SentBitsCounterData_D(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FSM_onehot_State_DP_reg[38]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Count_DN(5),
      Q => SentBitsCounterData_D(5)
    );
\FSM_onehot_State_DP[40]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => SentBitsCounterData_D(2),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(0),
      I3 => SentBitsCounterData_D(3),
      O => \FSM_onehot_State_DP[40]_i_21_n_0\
    );
\FSM_onehot_State_DP[40]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7CFFFFFF7F"
    )
        port map (
      I0 => \out\(0),
      I1 => SentBitsCounterData_D(5),
      I2 => SentBitsCounterData_D(4),
      I3 => \Count_DP[5]_i_3__0_n_0\,
      I4 => SentBitsCounterData_D(3),
      I5 => \out\(1),
      O => \FSM_onehot_State_DP[40]_i_22_n_0\
    );
\FSM_onehot_State_DP[40]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002FFFF"
    )
        port map (
      I0 => \out\(2),
      I1 => SentBitsCounterData_D(5),
      I2 => SentBitsCounterData_D(4),
      I3 => \FSM_onehot_State_DP[40]_i_21_n_0\,
      I4 => \FSM_onehot_State_DP[40]_i_22_n_0\,
      I5 => \Count_DP_reg[9]\,
      O => \^count_dp_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    ChipBiasClockReg_CB : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[5]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[7]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \ShiftReg_DP_reg[54]\ : in STD_LOGIC_VECTOR ( 54 downto 0 );
    \ChipConfigReg_D_reg[DigitalMux0_D][3]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[7]_0\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[19]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[40]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[27]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[6]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[38]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[9]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[29]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[2]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[11]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[36]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][12]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][12]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[LocalBufBn_D][12]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]_0\ : in STD_LOGIC;
    \ShiftReg_DP_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[RefrBp_D][13]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][13]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OffBn_D][13]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][14]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][14]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]_0\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OffBn_D][14]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[ReadoutBufBp_D][11]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OnBn_D][11]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[IFThrBn_D][11]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AEPuXBp_D][10]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[LocalBufBn_D][10]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcCompBp_D][10]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[ReadoutBufBp_D][9]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OnBn_D][9]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[IFThrBn_D][9]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AEPuXBp_D][8]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[LocalBufBn_D][8]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcCompBp_D][8]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[SSN_D][7]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[PrBp_D][7]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[ReadoutBufBp_D][7]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AEPuXBp_D][6]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[LocalBufBn_D][6]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcCompBp_D][6]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][5]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][5]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]_1\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OffBn_D][5]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][4]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][4]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[LocalBufBn_D][4]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]_1\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[PrSFBp_D][3]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[IFThrBn_D][3]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]_2\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OnBn_D][3]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcCompBp_D][2]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[IFThrBn_D][2]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcTestVoltage_D][2]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]_3\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][1]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][1]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]_2\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OffBn_D][1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_D_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_D_reg[OffBn_D][0]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]_3\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[BiasBuffer_D][0]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcCompBp_D][0]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[7]_1\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[15]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized2\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized2\ is
  signal ChipBiasClock_CBO_i_13_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_7_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_8_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_9_n_0 : STD_LOGIC;
  signal \Count_DP[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__8_n_0\ : STD_LOGIC;
  signal Count_DP_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Count_DP_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__8_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \^count_dp_reg[5]_0\ : STD_LOGIC;
  signal \^count_dp_reg[5]_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[15]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_8_n_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_0\ : STD_LOGIC;
  signal \NLW_Count_DP_reg[12]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Count_DP_reg[12]_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ChipBiasClock_CBO_i_13 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[40]_i_30\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ShiftReg_DP[0]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftReg_DP[15]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ShiftReg_DP[15]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ShiftReg_DP[19]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ShiftReg_DP[25]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ShiftReg_DP[26]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ShiftReg_DP[27]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ShiftReg_DP[28]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ShiftReg_DP[29]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftReg_DP[30]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftReg_DP[31]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ShiftReg_DP[32]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftReg_DP[33]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftReg_DP[34]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ShiftReg_DP[35]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ShiftReg_DP[36]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ShiftReg_DP[37]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ShiftReg_DP[38]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ShiftReg_DP[39]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ShiftReg_DP[7]_i_1__2\ : label is "soft_lutpair30";
begin
  \Count_DP_reg[5]_0\ <= \^count_dp_reg[5]_0\;
  \Count_DP_reg[5]_1\ <= \^count_dp_reg[5]_1\;
  \ShiftReg_DP_reg[0]_0\ <= \^shiftreg_dp_reg[0]_0\;
ChipBiasClock_CBO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[0]_0\,
      I1 => ChipBiasClock_CBO_i_3_n_0,
      I2 => ChipBiasClock_CBO_i_4_n_0,
      I3 => \FSM_onehot_State_DP_reg[7]_0\,
      I4 => \FSM_onehot_State_DP_reg[19]\,
      I5 => \FSM_onehot_State_DP_reg[40]\,
      O => ChipBiasClockReg_CB
    );
ChipBiasClock_CBO_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Count_DP_reg(1),
      I1 => Count_DP_reg(2),
      O => ChipBiasClock_CBO_i_13_n_0
    );
ChipBiasClock_CBO_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => Count_DP_reg(9),
      I1 => Count_DP_reg(8),
      I2 => ChipBiasClock_CBO_i_7_n_0,
      I3 => ChipBiasClock_CBO_i_8_n_0,
      I4 => \FSM_onehot_State_DP_reg[27]\,
      O => ChipBiasClock_CBO_i_3_n_0
    );
ChipBiasClock_CBO_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \out\(13),
      I1 => Count_DP_reg(8),
      I2 => Count_DP_reg(9),
      I3 => \out\(16),
      I4 => \out\(15),
      I5 => ChipBiasClock_CBO_i_9_n_0,
      O => ChipBiasClock_CBO_i_4_n_0
    );
ChipBiasClock_CBO_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Count_DP_reg(3),
      I1 => Count_DP_reg(6),
      I2 => Count_DP_reg(5),
      I3 => Count_DP_reg(7),
      I4 => Count_DP_reg(4),
      I5 => ChipBiasClock_CBO_i_13_n_0,
      O => ChipBiasClock_CBO_i_7_n_0
    );
ChipBiasClock_CBO_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => Count_DP_reg(2),
      I1 => Count_DP_reg(1),
      I2 => Count_DP_reg(3),
      I3 => Count_DP_reg(0),
      I4 => Count_DP_reg(4),
      I5 => \ShiftReg_DP[55]_i_5_n_0\,
      O => ChipBiasClock_CBO_i_8_n_0
    );
ChipBiasClock_CBO_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_7_n_0\,
      I1 => \out\(18),
      I2 => \out\(19),
      I3 => \out\(11),
      I4 => \out\(12),
      I5 => \FSM_onehot_State_DP_reg[28]\,
      O => ChipBiasClock_CBO_i_9_n_0
    );
\Count_DP[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(14),
      I2 => \out\(17),
      I3 => \Count_DP[0]_i_3__8_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      O => \Count_DP[0]_i_1__14_n_0\
    );
\Count_DP[0]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(16),
      I4 => \out\(19),
      O => \Count_DP[0]_i_3__8_n_0\
    );
\Count_DP[0]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\(18),
      I1 => \out\(15),
      I2 => \out\(3),
      O => \Count_DP[0]_i_4__8_n_0\
    );
\Count_DP[0]_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515151"
    )
        port map (
      I0 => \^count_dp_reg[5]_1\,
      I1 => \Count_DP[0]_i_4__8_n_0\,
      I2 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I3 => \Count_DP[0]_i_3__8_n_0\,
      I4 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      O => \Count_DP[0]_i_5__8_n_0\
    );
\Count_DP[0]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(3),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[0]_i_6__8_n_0\
    );
\Count_DP[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(2),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[0]_i_7__0_n_0\
    );
\Count_DP[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(1),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[0]_i_8__0_n_0\
    );
\Count_DP[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015001515"
    )
        port map (
      I0 => Count_DP_reg(0),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[0]_i_9__0_n_0\
    );
\Count_DP[12]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[12]_i_2__8_n_0\
    );
\Count_DP[4]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(7),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[4]_i_2__9_n_0\
    );
\Count_DP[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(6),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[4]_i_3__8_n_0\
    );
\Count_DP[4]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(5),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[4]_i_4__8_n_0\
    );
\Count_DP[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(14),
      I2 => \out\(2),
      I3 => \^count_dp_reg[5]_0\,
      O => \^count_dp_reg[5]_1\
    );
\Count_DP[8]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(10),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[8]_i_2__8_n_0\
    );
\Count_DP[8]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(9),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[8]_i_3__8_n_0\
    );
\Count_DP[8]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002A2A"
    )
        port map (
      I0 => Count_DP_reg(8),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      I2 => \Count_DP[0]_i_3__8_n_0\,
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \Count_DP[0]_i_4__8_n_0\,
      I5 => \^count_dp_reg[5]_1\,
      O => \Count_DP[8]_i_4__8_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[0]_i_2__8_n_7\,
      Q => Count_DP_reg(0)
    );
\Count_DP_reg[0]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__8_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__8_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__8_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Count_DP[0]_i_5__8_n_0\,
      O(3) => \Count_DP_reg[0]_i_2__8_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__8_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__8_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__8_n_7\,
      S(3) => \Count_DP[0]_i_6__8_n_0\,
      S(2) => \Count_DP[0]_i_7__0_n_0\,
      S(1) => \Count_DP[0]_i_8__0_n_0\,
      S(0) => \Count_DP[0]_i_9__0_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[8]_i_1__8_n_5\,
      Q => Count_DP_reg(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[8]_i_1__8_n_4\,
      Q => Count_DP_reg(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[12]_i_1__8_n_7\,
      Q => Count_DP_reg(12)
    );
\Count_DP_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__8_n_0\,
      CO(3 downto 1) => \NLW_Count_DP_reg[12]_i_1__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Count_DP_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Count_DP_reg[12]_i_1__8_O_UNCONNECTED\(3 downto 2),
      O(1) => \Count_DP_reg[12]_i_1__8_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Count_DP[12]_i_2__8_n_0\,
      S(0) => Count_DP_reg(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[12]_i_1__8_n_6\,
      Q => Count_DP_reg(13)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[0]_i_2__8_n_6\,
      Q => Count_DP_reg(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[0]_i_2__8_n_5\,
      Q => Count_DP_reg(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[0]_i_2__8_n_4\,
      Q => Count_DP_reg(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[4]_i_1__8_n_7\,
      Q => Count_DP_reg(4)
    );
\Count_DP_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__8_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__8_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__8_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__8_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__8_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__8_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__8_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__8_n_7\,
      S(3) => \Count_DP[4]_i_2__9_n_0\,
      S(2) => \Count_DP[4]_i_3__8_n_0\,
      S(1) => \Count_DP[4]_i_4__8_n_0\,
      S(0) => Count_DP_reg(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[4]_i_1__8_n_6\,
      Q => Count_DP_reg(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[4]_i_1__8_n_5\,
      Q => Count_DP_reg(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[4]_i_1__8_n_4\,
      Q => Count_DP_reg(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[8]_i_1__8_n_7\,
      Q => Count_DP_reg(8)
    );
\Count_DP_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__8_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__8_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__8_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__8_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__8_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__8_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__8_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__8_n_7\,
      S(3) => Count_DP_reg(11),
      S(2) => \Count_DP[8]_i_2__8_n_0\,
      S(1) => \Count_DP[8]_i_3__8_n_0\,
      S(0) => \Count_DP[8]_i_4__8_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__14_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \Count_DP_reg[8]_i_1__8_n_6\,
      Q => Count_DP_reg(9)
    );
\FSM_onehot_State_DP[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_3_n_0\,
      I1 => \FSM_onehot_State_DP[40]_i_4_n_0\,
      I2 => \FSM_onehot_State_DP_reg[6]\,
      I3 => \FSM_onehot_State_DP[40]_i_6_n_0\,
      I4 => \FSM_onehot_State_DP_reg[0]_1\,
      I5 => \FSM_onehot_State_DP_reg[38]\,
      O => \FSM_onehot_State_DP_reg[0]\(0)
    );
\FSM_onehot_State_DP[40]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_23_n_0\,
      I1 => Count_DP_reg(11),
      I2 => Count_DP_reg(7),
      I3 => Count_DP_reg(13),
      I4 => Count_DP_reg(10),
      I5 => \FSM_onehot_State_DP[40]_i_24_n_0\,
      O => \FSM_onehot_State_DP[40]_i_13_n_0\
    );
\FSM_onehot_State_DP[40]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_29_n_0\,
      I1 => \FSM_onehot_State_DP[40]_i_30_n_0\,
      I2 => Count_DP_reg(2),
      I3 => Count_DP_reg(1),
      I4 => Count_DP_reg(7),
      I5 => Count_DP_reg(3),
      O => \FSM_onehot_State_DP[40]_i_17_n_0\
    );
\FSM_onehot_State_DP[40]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Count_DP_reg(12),
      I1 => Count_DP_reg(4),
      I2 => Count_DP_reg(6),
      I3 => Count_DP_reg(5),
      O => \FSM_onehot_State_DP[40]_i_23_n_0\
    );
\FSM_onehot_State_DP[40]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Count_DP_reg(8),
      I1 => Count_DP_reg(9),
      I2 => Count_DP_reg(0),
      I3 => Count_DP_reg(3),
      I4 => Count_DP_reg(1),
      I5 => Count_DP_reg(2),
      O => \FSM_onehot_State_DP[40]_i_24_n_0\
    );
\FSM_onehot_State_DP[40]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => Count_DP_reg(12),
      I2 => Count_DP_reg(10),
      I3 => Count_DP_reg(11),
      I4 => Count_DP_reg(8),
      I5 => Count_DP_reg(0),
      O => \FSM_onehot_State_DP[40]_i_29_n_0\
    );
\FSM_onehot_State_DP[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[19]\,
      I1 => \FSM_onehot_State_DP_reg[2]\,
      I2 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I3 => \FSM_onehot_State_DP_reg[11]\,
      I4 => \FSM_onehot_State_DP_reg[36]\,
      I5 => \FSM_onehot_State_DP_reg[33]\,
      O => \FSM_onehot_State_DP[40]_i_3_n_0\
    );
\FSM_onehot_State_DP[40]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => Count_DP_reg(6),
      I1 => Count_DP_reg(5),
      I2 => Count_DP_reg(9),
      I3 => Count_DP_reg(4),
      O => \FSM_onehot_State_DP[40]_i_30_n_0\
    );
\FSM_onehot_State_DP[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(5),
      I2 => \out\(12),
      I3 => \FSM_onehot_State_DP[40]_i_13_n_0\,
      I4 => \FSM_onehot_State_DP_reg[9]\,
      I5 => \FSM_onehot_State_DP_reg[29]\,
      O => \FSM_onehot_State_DP[40]_i_4_n_0\
    );
\FSM_onehot_State_DP[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(6),
      I1 => \FSM_onehot_State_DP[40]_i_17_n_0\,
      O => \FSM_onehot_State_DP[40]_i_6_n_0\
    );
\ShiftReg_DP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \ShiftReg_DP[15]_i_3_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][0]\,
      I2 => \FSM_onehot_State_DP_reg[33]_3\,
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][0]\,
      I4 => \BiasConfigReg_D_reg[AdcCompBp_D][0]\,
      O => \ShiftReg_DP_reg[15]\(0)
    );
\ShiftReg_DP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[7]_1\,
      I1 => \out\(9),
      I2 => \out\(8),
      I3 => \out\(10),
      I4 => \FSM_onehot_State_DP_reg[15]\,
      I5 => \^shiftreg_dp_reg[0]_0\,
      O => \ShiftReg_DP_reg[0]\(0)
    );
\ShiftReg_DP[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(8),
      O => D(0)
    );
\ShiftReg_DP[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][10]\,
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][10]\,
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][10]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(9),
      O => \ShiftReg_DP_reg[15]\(10)
    );
\ShiftReg_DP[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(18),
      I5 => \ShiftReg_DP_reg[54]\(9),
      O => D(10)
    );
\ShiftReg_DP[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ReadoutBufBp_D][11]\,
      I1 => \BiasConfigReg_D_reg[OnBn_D][11]\,
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][11]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(10),
      O => \ShiftReg_DP_reg[15]\(11)
    );
\ShiftReg_DP[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(19),
      I5 => \ShiftReg_DP_reg[54]\(10),
      O => D(11)
    );
\ShiftReg_DP[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][14]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\,
      I2 => \FSM_onehot_State_DP_reg[32]_0\,
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(11),
      O => \ShiftReg_DP_reg[15]\(12)
    );
\ShiftReg_DP[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(12),
      I5 => \ShiftReg_DP_reg[54]\(11),
      O => D(12)
    );
\ShiftReg_DP[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][13]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][13]\,
      I2 => \FSM_onehot_State_DP_reg[32]\,
      I3 => \BiasConfigReg_D_reg[OffBn_D][13]\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(12),
      O => \ShiftReg_DP_reg[15]\(13)
    );
\ShiftReg_DP[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(13),
      I5 => \ShiftReg_DP_reg[54]\(12),
      O => D(13)
    );
\ShiftReg_DP[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][12]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][12]\,
      I2 => \BiasConfigReg_D_reg[LocalBufBn_D][12]\,
      I3 => \FSM_onehot_State_DP_reg[33]_0\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(13),
      O => \ShiftReg_DP_reg[15]\(14)
    );
\ShiftReg_DP[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(14),
      I5 => \ShiftReg_DP_reg[54]\(13),
      O => D(14)
    );
\ShiftReg_DP[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ShiftReg_DP[15]_i_3_n_0\,
      I1 => \FSM_onehot_State_DP_reg[7]\,
      O => E(0)
    );
\ShiftReg_DP[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(15),
      I5 => \ShiftReg_DP_reg[54]\(14),
      O => D(15)
    );
\ShiftReg_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => Q(0),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[SSP_D][15]\(0),
      I3 => \out\(6),
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(14),
      O => \ShiftReg_DP_reg[15]\(15)
    );
\ShiftReg_DP[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(17),
      O => \ShiftReg_DP[15]_i_3_n_0\
    );
\ShiftReg_DP[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(7),
      I5 => \ShiftReg_DP_reg[54]\(15),
      O => D(16)
    );
\ShiftReg_DP[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(6),
      I5 => \ShiftReg_DP_reg[54]\(16),
      O => D(17)
    );
\ShiftReg_DP[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(5),
      I5 => \ShiftReg_DP_reg[54]\(17),
      O => D(18)
    );
\ShiftReg_DP[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(18),
      O => D(19)
    );
\ShiftReg_DP[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][1]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][1]\,
      I2 => \FSM_onehot_State_DP_reg[33]_2\,
      I3 => \BiasConfigReg_D_reg[OffBn_D][1]\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(0),
      O => \ShiftReg_DP_reg[15]\(1)
    );
\ShiftReg_DP[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(9),
      I5 => \ShiftReg_DP_reg[54]\(0),
      O => D(1)
    );
\ShiftReg_DP[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(4),
      I5 => \ShiftReg_DP_reg[54]\(19),
      O => D(20)
    );
\ShiftReg_DP[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(3),
      I5 => \ShiftReg_DP_reg[54]\(20),
      O => D(21)
    );
\ShiftReg_DP[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(2),
      I5 => \ShiftReg_DP_reg[54]\(21),
      O => D(22)
    );
\ShiftReg_DP[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(1),
      I5 => \ShiftReg_DP_reg[54]\(22),
      O => D(23)
    );
\ShiftReg_DP[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(0),
      I5 => \ShiftReg_DP_reg[54]\(23),
      O => D(24)
    );
\ShiftReg_DP[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(24),
      O => D(25)
    );
\ShiftReg_DP[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(25),
      O => D(26)
    );
\ShiftReg_DP[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(26),
      O => D(27)
    );
\ShiftReg_DP[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(27),
      O => D(28)
    );
\ShiftReg_DP[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(28),
      O => D(29)
    );
\ShiftReg_DP[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcCompBp_D][2]\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][2]\,
      I2 => \BiasConfigReg_D_reg[AdcTestVoltage_D][2]\,
      I3 => \FSM_onehot_State_DP_reg[32]_3\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(1),
      O => \ShiftReg_DP_reg[15]\(2)
    );
\ShiftReg_DP[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(10),
      I5 => \ShiftReg_DP_reg[54]\(1),
      O => D(2)
    );
\ShiftReg_DP[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(29),
      O => D(30)
    );
\ShiftReg_DP[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(30),
      O => D(31)
    );
\ShiftReg_DP[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(31),
      O => D(32)
    );
\ShiftReg_DP[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(32),
      O => D(33)
    );
\ShiftReg_DP[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(33),
      O => D(34)
    );
\ShiftReg_DP[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(34),
      O => D(35)
    );
\ShiftReg_DP[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(35),
      O => D(36)
    );
\ShiftReg_DP[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(36),
      O => D(37)
    );
\ShiftReg_DP[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(37),
      O => D(38)
    );
\ShiftReg_DP[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^count_dp_reg[5]_0\,
      I1 => \out\(2),
      I2 => \ShiftReg_DP_reg[54]\(38),
      O => D(39)
    );
\ShiftReg_DP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][3]\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][3]\,
      I2 => \FSM_onehot_State_DP_reg[32]_2\,
      I3 => \BiasConfigReg_D_reg[OnBn_D][3]\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(2),
      O => \ShiftReg_DP_reg[15]\(3)
    );
\ShiftReg_DP[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(11),
      I5 => \ShiftReg_DP_reg[54]\(2),
      O => D(3)
    );
\ShiftReg_DP[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(36),
      I5 => \ShiftReg_DP_reg[54]\(39),
      O => D(40)
    );
\ShiftReg_DP[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(37),
      I5 => \ShiftReg_DP_reg[54]\(40),
      O => D(41)
    );
\ShiftReg_DP[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(38),
      I5 => \ShiftReg_DP_reg[54]\(41),
      O => D(42)
    );
\ShiftReg_DP[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(39),
      I5 => \ShiftReg_DP_reg[54]\(42),
      O => D(43)
    );
\ShiftReg_DP[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(32),
      I5 => \ShiftReg_DP_reg[54]\(43),
      O => D(44)
    );
\ShiftReg_DP[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(33),
      I5 => \ShiftReg_DP_reg[54]\(44),
      O => D(45)
    );
\ShiftReg_DP[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(34),
      I5 => \ShiftReg_DP_reg[54]\(45),
      O => D(46)
    );
\ShiftReg_DP[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(35),
      I5 => \ShiftReg_DP_reg[54]\(46),
      O => D(47)
    );
\ShiftReg_DP[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(28),
      I5 => \ShiftReg_DP_reg[54]\(47),
      O => D(48)
    );
\ShiftReg_DP[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(29),
      I5 => \ShiftReg_DP_reg[54]\(48),
      O => D(49)
    );
\ShiftReg_DP[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][4]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][4]\,
      I2 => \BiasConfigReg_D_reg[LocalBufBn_D][4]\,
      I3 => \FSM_onehot_State_DP_reg[33]_1\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(3),
      O => \ShiftReg_DP_reg[15]\(4)
    );
\ShiftReg_DP[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(20),
      I5 => \ShiftReg_DP_reg[54]\(3),
      O => D(4)
    );
\ShiftReg_DP[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(30),
      I5 => \ShiftReg_DP_reg[54]\(49),
      O => D(50)
    );
\ShiftReg_DP[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(31),
      I5 => \ShiftReg_DP_reg[54]\(50),
      O => D(51)
    );
\ShiftReg_DP[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(24),
      I5 => \ShiftReg_DP_reg[54]\(51),
      O => D(52)
    );
\ShiftReg_DP[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(25),
      I5 => \ShiftReg_DP_reg[54]\(52),
      O => D(53)
    );
\ShiftReg_DP[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(26),
      I5 => \ShiftReg_DP_reg[54]\(53),
      O => D(54)
    );
\ShiftReg_DP[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(0),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      O => \ShiftReg_DP_reg[55]\(0)
    );
\ShiftReg_DP[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(27),
      I5 => \ShiftReg_DP_reg[54]\(54),
      O => D(55)
    );
\ShiftReg_DP[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_5_n_0\,
      I2 => \ShiftReg_DP[55]_i_6_n_0\,
      I3 => \ShiftReg_DP[55]_i_7_n_0\,
      I4 => Count_DP_reg(4),
      I5 => Count_DP_reg(3),
      O => \ShiftReg_DP[55]_i_3_n_0\
    );
\ShiftReg_DP[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_8_n_0\,
      I1 => Count_DP_reg(9),
      I2 => Count_DP_reg(6),
      I3 => Count_DP_reg(7),
      I4 => Count_DP_reg(5),
      I5 => \ShiftReg_DP[55]_i_7_n_0\,
      O => \^count_dp_reg[5]_0\
    );
\ShiftReg_DP[55]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Count_DP_reg(9),
      I1 => Count_DP_reg(6),
      I2 => Count_DP_reg(7),
      I3 => Count_DP_reg(5),
      O => \ShiftReg_DP[55]_i_5_n_0\
    );
\ShiftReg_DP[55]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Count_DP_reg(0),
      I1 => Count_DP_reg(1),
      I2 => Count_DP_reg(8),
      I3 => Count_DP_reg(2),
      O => \ShiftReg_DP[55]_i_6_n_0\
    );
\ShiftReg_DP[55]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Count_DP_reg(11),
      I1 => Count_DP_reg(10),
      I2 => Count_DP_reg(12),
      I3 => Count_DP_reg(13),
      O => \ShiftReg_DP[55]_i_7_n_0\
    );
\ShiftReg_DP[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => Count_DP_reg(2),
      I1 => Count_DP_reg(1),
      I2 => Count_DP_reg(3),
      I3 => Count_DP_reg(0),
      I4 => Count_DP_reg(4),
      I5 => Count_DP_reg(8),
      O => \ShiftReg_DP[55]_i_8_n_0\
    );
\ShiftReg_DP[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[RefrBp_D][5]\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][5]\,
      I2 => \FSM_onehot_State_DP_reg[32]_1\,
      I3 => \BiasConfigReg_D_reg[OffBn_D][5]\,
      I4 => \ShiftReg_DP[15]_i_3_n_0\,
      I5 => \ShiftReg_DP_reg[14]\(4),
      O => \ShiftReg_DP_reg[15]\(5)
    );
\ShiftReg_DP[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(21),
      I5 => \ShiftReg_DP_reg[54]\(4),
      O => D(5)
    );
\ShiftReg_DP[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][6]\,
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][6]\,
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][6]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(5),
      O => \ShiftReg_DP_reg[15]\(6)
    );
\ShiftReg_DP[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(22),
      I5 => \ShiftReg_DP_reg[54]\(5),
      O => D(6)
    );
\ShiftReg_DP[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSN_D][7]\,
      I1 => \BiasConfigReg_D_reg[PrBp_D][7]\,
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][7]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(6),
      O => \ShiftReg_DP_reg[15]\(7)
    );
\ShiftReg_DP[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shiftreg_dp_reg[0]_0\,
      I1 => \FSM_onehot_State_DP_reg[7]\,
      O => \ShiftReg_DP_reg[7]\(0)
    );
\ShiftReg_DP[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(23),
      I5 => \ShiftReg_DP_reg[54]\(6),
      O => D(7)
    );
\ShiftReg_DP[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(14),
      I1 => \^count_dp_reg[5]_0\,
      O => \^shiftreg_dp_reg[0]_0\
    );
\ShiftReg_DP[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][8]\,
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][8]\,
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][8]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(7),
      O => \ShiftReg_DP_reg[15]\(8)
    );
\ShiftReg_DP[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(16),
      I5 => \ShiftReg_DP_reg[54]\(7),
      O => D(8)
    );
\ShiftReg_DP[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ReadoutBufBp_D][9]\,
      I1 => \BiasConfigReg_D_reg[OnBn_D][9]\,
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][9]\,
      I3 => \ShiftReg_DP[15]_i_3_n_0\,
      I4 => \ShiftReg_DP_reg[14]\(8),
      O => \ShiftReg_DP_reg[15]\(9)
    );
\ShiftReg_DP[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F440F0044440000"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(0),
      I2 => \^count_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(17),
      I5 => \ShiftReg_DP_reg[54]\(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DAVIS346SPIConfig is
  port (
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[GlobalShutter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ChipOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]_1\ : out STD_LOGIC;
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]_1\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_1\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_1\ : out STD_LOGIC;
    \ParamOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[5]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[5]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[7]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_1\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DAVIS346SPIConfig : entity is "DAVIS346SPIConfig";
end brd_testAERDVSSM_0_0_DAVIS346SPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DAVIS346SPIConfig is
  signal \BiasOutput_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[aernarow_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[globalshutter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resetcalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resettestpixel_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[selectgraycounter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[typencalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[useaout_s]\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ChipConfigReg_DP_reg[AERnArow_S]\ <= \^chipconfigreg_dp_reg[aernarow_s]\;
  \ChipConfigReg_DP_reg[GlobalShutter_S]\ <= \^chipconfigreg_dp_reg[globalshutter_s]\;
  \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[resetcalibneuron_s]\;
  \ChipConfigReg_DP_reg[ResetTestPixel_S]\ <= \^chipconfigreg_dp_reg[resettestpixel_s]\;
  \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ <= \^chipconfigreg_dp_reg[selectgraycounter_s]\;
  \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[typencalibneuron_s]\;
  \ChipConfigReg_DP_reg[UseAOut_S]\ <= \^chipconfigreg_dp_reg[useaout_s]\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(8 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8]\(8 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(8 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(8 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(8 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8]\(8 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(8 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(8 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(8 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14]\(14 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(14 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]\(15 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(15 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(3 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3]\(3 downto 0) <= \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(3 downto 0);
\BiasConfigReg_DP_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(0)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(1)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(2)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(3)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(4)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(5)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(6)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(7)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(8)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(0)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(1)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(2)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(3)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(4)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(5)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(6)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(7)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(8)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(0)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(1)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(2)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(3)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(4)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(5)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(6)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(7)
    );
\BiasConfigReg_DP_reg[AdcTestVoltage_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(8)
    );
\BiasConfigReg_DP_reg[ApsCas_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(0)
    );
\BiasConfigReg_DP_reg[ApsCas_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(1)
    );
\BiasConfigReg_DP_reg[ApsCas_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(2)
    );
\BiasConfigReg_DP_reg[ApsCas_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(3)
    );
\BiasConfigReg_DP_reg[ApsCas_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(4)
    );
\BiasConfigReg_DP_reg[ApsCas_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(5)
    );
\BiasConfigReg_DP_reg[ApsCas_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(6)
    );
\BiasConfigReg_DP_reg[ApsCas_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(7)
    );
\BiasConfigReg_DP_reg[ApsCas_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(8)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(0)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(1)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(2)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(3)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(4)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(5)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(6)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(7)
    );
\BiasConfigReg_DP_reg[ApsOverflowLevel_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(8)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(0)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(10)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(11)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(12)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(13)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(14)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(1)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(2)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(3)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(4)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(5)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(6)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(7)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(8)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(9)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ColSelLowBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(0),
      Q => \^q\(0)
    );
\BiasConfigReg_DP_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(10),
      Q => \^q\(10)
    );
\BiasConfigReg_DP_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(11),
      Q => \^q\(11)
    );
\BiasConfigReg_DP_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(12),
      Q => \^q\(12)
    );
\BiasConfigReg_DP_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(13),
      Q => \^q\(13)
    );
\BiasConfigReg_DP_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => ConfigParamInput_DO(14),
      Q => \^q\(14)
    );
\BiasConfigReg_DP_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => ConfigParamInput_DO(15),
      Q => \^q\(15)
    );
\BiasConfigReg_DP_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(1),
      Q => \^q\(1)
    );
\BiasConfigReg_DP_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(2),
      Q => \^q\(2)
    );
\BiasConfigReg_DP_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(3),
      Q => \^q\(3)
    );
\BiasConfigReg_DP_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(4),
      Q => \^q\(4)
    );
\BiasConfigReg_DP_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(5),
      Q => \^q\(5)
    );
\BiasConfigReg_DP_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(6),
      Q => \^q\(6)
    );
\BiasConfigReg_DP_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(7),
      Q => \^q\(7)
    );
\BiasConfigReg_DP_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(8),
      Q => \^q\(8)
    );
\BiasConfigReg_DP_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(9),
      Q => \^q\(9)
    );
\BiasConfigReg_DP_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(0)
    );
\BiasConfigReg_DP_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(10)
    );
\BiasConfigReg_DP_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(11)
    );
\BiasConfigReg_DP_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(12)
    );
\BiasConfigReg_DP_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(13)
    );
\BiasConfigReg_DP_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(14)
    );
\BiasConfigReg_DP_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => ConfigParamInput_DO(15),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(15)
    );
\BiasConfigReg_DP_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(1)
    );
\BiasConfigReg_DP_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(2)
    );
\BiasConfigReg_DP_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(3)
    );
\BiasConfigReg_DP_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(4)
    );
\BiasConfigReg_DP_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(5)
    );
\BiasConfigReg_DP_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(6)
    );
\BiasConfigReg_DP_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(7)
    );
\BiasConfigReg_DP_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(8)
    );
\BiasConfigReg_DP_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(9)
    );
\BiasOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[0]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[0]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[0]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[0]_i_1_n_0\
    );
\BiasOutput_DP[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_10_n_0\
    );
\BiasOutput_DP[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(0),
      O => \BiasOutput_DP[0]_i_11_n_0\
    );
\BiasOutput_DP[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[0]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[0]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[0]_i_11_n_0\,
      O => \BiasOutput_DP[0]_i_4_n_0\
    );
\BiasOutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(0),
      O => \BiasOutput_DP[0]_i_5_n_0\
    );
\BiasOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(0),
      O => \BiasOutput_DP[0]_i_6_n_0\
    );
\BiasOutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_7_n_0\
    );
\BiasOutput_DP[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(0),
      O => \BiasOutput_DP[0]_i_8_n_0\
    );
\BiasOutput_DP[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(0),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_9_n_0\
    );
\BiasOutput_DP[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[10]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[10]_i_8_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[10]_i_9_n_0\,
      O => \BiasOutput_DP_reg[10]_0\
    );
\BiasOutput_DP[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(10),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_5_n_0\
    );
\BiasOutput_DP[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(10),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(10),
      O => \BiasOutput_DP[10]_i_6_n_0\
    );
\BiasOutput_DP[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(10),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_7_n_0\
    );
\BiasOutput_DP[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(10),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_8_n_0\
    );
\BiasOutput_DP[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(10),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(10),
      O => \BiasOutput_DP[10]_i_9_n_0\
    );
\BiasOutput_DP[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[11]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[11]_i_8_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[11]_i_9_n_0\,
      O => \BiasOutput_DP_reg[11]_0\
    );
\BiasOutput_DP[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(11),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_5_n_0\
    );
\BiasOutput_DP[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(11),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(11),
      O => \BiasOutput_DP[11]_i_6_n_0\
    );
\BiasOutput_DP[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(11),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_7_n_0\
    );
\BiasOutput_DP[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(11),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_8_n_0\
    );
\BiasOutput_DP[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(11),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(11),
      O => \BiasOutput_DP[11]_i_9_n_0\
    );
\BiasOutput_DP[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[12]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[12]_i_8_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[12]_i_9_n_0\,
      O => \BiasOutput_DP_reg[12]_0\
    );
\BiasOutput_DP[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(12),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_5_n_0\
    );
\BiasOutput_DP[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(12),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(12),
      O => \BiasOutput_DP[12]_i_6_n_0\
    );
\BiasOutput_DP[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(12),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_7_n_0\
    );
\BiasOutput_DP[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(12),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_8_n_0\
    );
\BiasOutput_DP[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(12),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(12),
      O => \BiasOutput_DP[12]_i_9_n_0\
    );
\BiasOutput_DP[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[13]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[13]_i_8_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[13]_i_9_n_0\,
      O => \BiasOutput_DP_reg[13]_0\
    );
\BiasOutput_DP[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(13),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_5_n_0\
    );
\BiasOutput_DP[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(13),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(13),
      O => \BiasOutput_DP[13]_i_6_n_0\
    );
\BiasOutput_DP[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(13),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_7_n_0\
    );
\BiasOutput_DP[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(13),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_8_n_0\
    );
\BiasOutput_DP[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(13),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(13),
      O => \BiasOutput_DP[13]_i_9_n_0\
    );
\BiasOutput_DP[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(14),
      O => \BiasOutput_DP[14]_i_10_n_0\
    );
\BiasOutput_DP[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[14]_i_8_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[14]_i_9_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[14]_i_10_n_0\,
      O => \BiasOutput_DP_reg[14]_0\
    );
\BiasOutput_DP[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(14),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_6_n_0\
    );
\BiasOutput_DP[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(14),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(14),
      O => \BiasOutput_DP[14]_i_7_n_0\
    );
\BiasOutput_DP[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(14),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_8_n_0\
    );
\BiasOutput_DP[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(14),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_9_n_0\
    );
\BiasOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[1]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[1]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[1]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[1]_i_1_n_0\
    );
\BiasOutput_DP[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_10_n_0\
    );
\BiasOutput_DP[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(1),
      O => \BiasOutput_DP[1]_i_11_n_0\
    );
\BiasOutput_DP[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[1]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[1]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[1]_i_11_n_0\,
      O => \BiasOutput_DP[1]_i_4_n_0\
    );
\BiasOutput_DP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(1),
      O => \BiasOutput_DP[1]_i_5_n_0\
    );
\BiasOutput_DP[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(1),
      O => \BiasOutput_DP[1]_i_6_n_0\
    );
\BiasOutput_DP[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_7_n_0\
    );
\BiasOutput_DP[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(1),
      O => \BiasOutput_DP[1]_i_8_n_0\
    );
\BiasOutput_DP[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(1),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_9_n_0\
    );
\BiasOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[2]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[2]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[2]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[2]_i_1_n_0\
    );
\BiasOutput_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_10_n_0\
    );
\BiasOutput_DP[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(2),
      O => \BiasOutput_DP[2]_i_11_n_0\
    );
\BiasOutput_DP[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[2]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[2]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[2]_i_11_n_0\,
      O => \BiasOutput_DP[2]_i_4_n_0\
    );
\BiasOutput_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(2),
      O => \BiasOutput_DP[2]_i_5_n_0\
    );
\BiasOutput_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(2),
      O => \BiasOutput_DP[2]_i_6_n_0\
    );
\BiasOutput_DP[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_7_n_0\
    );
\BiasOutput_DP[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(2),
      O => \BiasOutput_DP[2]_i_8_n_0\
    );
\BiasOutput_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(2),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_9_n_0\
    );
\BiasOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[3]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[3]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[3]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[3]_i_1_n_0\
    );
\BiasOutput_DP[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_10_n_0\
    );
\BiasOutput_DP[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(3),
      O => \BiasOutput_DP[3]_i_11_n_0\
    );
\BiasOutput_DP[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[3]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[3]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[3]_i_11_n_0\,
      O => \BiasOutput_DP[3]_i_4_n_0\
    );
\BiasOutput_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(3),
      O => \BiasOutput_DP[3]_i_5_n_0\
    );
\BiasOutput_DP[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(3),
      O => \BiasOutput_DP[3]_i_6_n_0\
    );
\BiasOutput_DP[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_7_n_0\
    );
\BiasOutput_DP[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(3),
      O => \BiasOutput_DP[3]_i_8_n_0\
    );
\BiasOutput_DP[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(3),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_9_n_0\
    );
\BiasOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[4]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[4]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[4]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[4]_i_1_n_0\
    );
\BiasOutput_DP[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_10_n_0\
    );
\BiasOutput_DP[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(4),
      O => \BiasOutput_DP[4]_i_11_n_0\
    );
\BiasOutput_DP[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[4]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[4]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[4]_i_11_n_0\,
      O => \BiasOutput_DP[4]_i_4_n_0\
    );
\BiasOutput_DP[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(4),
      O => \BiasOutput_DP[4]_i_5_n_0\
    );
\BiasOutput_DP[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(4),
      O => \BiasOutput_DP[4]_i_6_n_0\
    );
\BiasOutput_DP[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_7_n_0\
    );
\BiasOutput_DP[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(4),
      O => \BiasOutput_DP[4]_i_8_n_0\
    );
\BiasOutput_DP[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(4),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_9_n_0\
    );
\BiasOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[5]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[5]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[5]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[5]_i_1_n_0\
    );
\BiasOutput_DP[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_10_n_0\
    );
\BiasOutput_DP[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(5),
      O => \BiasOutput_DP[5]_i_11_n_0\
    );
\BiasOutput_DP[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[5]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[5]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[5]_i_11_n_0\,
      O => \BiasOutput_DP[5]_i_4_n_0\
    );
\BiasOutput_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(5),
      O => \BiasOutput_DP[5]_i_5_n_0\
    );
\BiasOutput_DP[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(5),
      O => \BiasOutput_DP[5]_i_6_n_0\
    );
\BiasOutput_DP[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_7_n_0\
    );
\BiasOutput_DP[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(5),
      O => \BiasOutput_DP[5]_i_8_n_0\
    );
\BiasOutput_DP[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(5),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_9_n_0\
    );
\BiasOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[6]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[6]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[6]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[6]_i_1_n_0\
    );
\BiasOutput_DP[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_10_n_0\
    );
\BiasOutput_DP[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(6),
      O => \BiasOutput_DP[6]_i_11_n_0\
    );
\BiasOutput_DP[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[6]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[6]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[6]_i_11_n_0\,
      O => \BiasOutput_DP[6]_i_4_n_0\
    );
\BiasOutput_DP[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(6),
      O => \BiasOutput_DP[6]_i_5_n_0\
    );
\BiasOutput_DP[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(6),
      O => \BiasOutput_DP[6]_i_6_n_0\
    );
\BiasOutput_DP[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_7_n_0\
    );
\BiasOutput_DP[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(6),
      O => \BiasOutput_DP[6]_i_8_n_0\
    );
\BiasOutput_DP[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(6),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_9_n_0\
    );
\BiasOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[7]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[7]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[7]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[7]_i_1_n_0\
    );
\BiasOutput_DP[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_10_n_0\
    );
\BiasOutput_DP[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(7),
      O => \BiasOutput_DP[7]_i_11_n_0\
    );
\BiasOutput_DP[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[7]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[7]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[7]_i_11_n_0\,
      O => \BiasOutput_DP[7]_i_4_n_0\
    );
\BiasOutput_DP[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(7),
      O => \BiasOutput_DP[7]_i_5_n_0\
    );
\BiasOutput_DP[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(7),
      O => \BiasOutput_DP[7]_i_6_n_0\
    );
\BiasOutput_DP[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_7_n_0\
    );
\BiasOutput_DP[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(7),
      O => \BiasOutput_DP[7]_i_8_n_0\
    );
\BiasOutput_DP[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(7),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_9_n_0\
    );
\BiasOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP_reg[8]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP_reg[8]_i_3_n_0\,
      I3 => \ParamAddressReg_DP_reg[5]_0\,
      I4 => \BiasOutput_DP[8]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \BiasOutput_DP[8]_i_1_n_0\
    );
\BiasOutput_DP[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_10_n_0\
    );
\BiasOutput_DP[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(8),
      O => \BiasOutput_DP[8]_i_11_n_0\
    );
\BiasOutput_DP[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[8]_i_9_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[8]_i_10_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[8]_i_11_n_0\,
      O => \BiasOutput_DP[8]_i_4_n_0\
    );
\BiasOutput_DP[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcreflow_d][8]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adcrefhigh_d][8]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apscas_d][8]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsoverflowlevel_d][8]\(8),
      O => \BiasOutput_DP[8]_i_5_n_0\
    );
\BiasOutput_DP[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adctestvoltage_d][8]\(8),
      O => \BiasOutput_DP[8]_i_6_n_0\
    );
\BiasOutput_DP[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_7_n_0\
    );
\BiasOutput_DP[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(8),
      O => \BiasOutput_DP[8]_i_8_n_0\
    );
\BiasOutput_DP[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(8),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_9_n_0\
    );
\BiasOutput_DP[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \BiasOutput_DP[9]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[5]\,
      I2 => \BiasOutput_DP[9]_i_8_n_0\,
      I3 => \ParamAddressReg_DP_reg[0]\,
      I4 => \BiasOutput_DP[9]_i_9_n_0\,
      O => \BiasOutput_DP_reg[9]_0\
    );
\BiasOutput_DP[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prbp_d][14]\(9),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[pixinvbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[offbn_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[onbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_5_n_0\
    );
\BiasOutput_DP[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[apsrosfbn_d][14]\(9),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[readoutbufbp_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[refrbp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[prsfbp_d][14]\(9),
      O => \BiasOutput_DP[9]_i_6_n_0\
    );
\BiasOutput_DP[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]\(9),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[biasbuffer_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifthrbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_7_n_0\
    );
\BiasOutput_DP[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ifrefrbn_d][14]\(9),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuybp_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepuxbp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[aepdbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_8_n_0\
    );
\BiasOutput_DP[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[lcoltimeoutbn_d][14]\(9),
      I1 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[dacbufbp_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[colsellowbn_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_1\,
      I5 => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[adccompbp_d][14]\(9),
      O => \BiasOutput_DP[9]_i_9_n_0\
    );
\BiasOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[0]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(0)
    );
\BiasOutput_DP_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_5_n_0\,
      I1 => \BiasOutput_DP[0]_i_6_n_0\,
      O => \BiasOutput_DP_reg[0]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_7_n_0\,
      I1 => \BiasOutput_DP[0]_i_8_n_0\,
      O => \BiasOutput_DP_reg[0]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(1),
      Q => \ParamOutput_DP_reg[15]\(10)
    );
\BiasOutput_DP_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[10]_i_5_n_0\,
      I1 => \BiasOutput_DP[10]_i_6_n_0\,
      O => \BiasOutput_DP_reg[10]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(2),
      Q => \ParamOutput_DP_reg[15]\(11)
    );
\BiasOutput_DP_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[11]_i_5_n_0\,
      I1 => \BiasOutput_DP[11]_i_6_n_0\,
      O => \BiasOutput_DP_reg[11]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(3),
      Q => \ParamOutput_DP_reg[15]\(12)
    );
\BiasOutput_DP_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[12]_i_5_n_0\,
      I1 => \BiasOutput_DP[12]_i_6_n_0\,
      O => \BiasOutput_DP_reg[12]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(4),
      Q => \ParamOutput_DP_reg[15]\(13)
    );
\BiasOutput_DP_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[13]_i_5_n_0\,
      I1 => \BiasOutput_DP[13]_i_6_n_0\,
      O => \BiasOutput_DP_reg[13]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(5),
      Q => \ParamOutput_DP_reg[15]\(14)
    );
\BiasOutput_DP_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[14]_i_6_n_0\,
      I1 => \BiasOutput_DP[14]_i_7_n_0\,
      O => \BiasOutput_DP_reg[14]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(6),
      Q => \ParamOutput_DP_reg[15]\(15)
    );
\BiasOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[1]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(1)
    );
\BiasOutput_DP_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_5_n_0\,
      I1 => \BiasOutput_DP[1]_i_6_n_0\,
      O => \BiasOutput_DP_reg[1]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_7_n_0\,
      I1 => \BiasOutput_DP[1]_i_8_n_0\,
      O => \BiasOutput_DP_reg[1]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[2]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(2)
    );
\BiasOutput_DP_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_5_n_0\,
      I1 => \BiasOutput_DP[2]_i_6_n_0\,
      O => \BiasOutput_DP_reg[2]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_7_n_0\,
      I1 => \BiasOutput_DP[2]_i_8_n_0\,
      O => \BiasOutput_DP_reg[2]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[3]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(3)
    );
\BiasOutput_DP_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_5_n_0\,
      I1 => \BiasOutput_DP[3]_i_6_n_0\,
      O => \BiasOutput_DP_reg[3]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_7_n_0\,
      I1 => \BiasOutput_DP[3]_i_8_n_0\,
      O => \BiasOutput_DP_reg[3]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \BiasOutput_DP[4]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(4)
    );
\BiasOutput_DP_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_5_n_0\,
      I1 => \BiasOutput_DP[4]_i_6_n_0\,
      O => \BiasOutput_DP_reg[4]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_7_n_0\,
      I1 => \BiasOutput_DP[4]_i_8_n_0\,
      O => \BiasOutput_DP_reg[4]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \BiasOutput_DP[5]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(5)
    );
\BiasOutput_DP_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_5_n_0\,
      I1 => \BiasOutput_DP[5]_i_6_n_0\,
      O => \BiasOutput_DP_reg[5]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_7_n_0\,
      I1 => \BiasOutput_DP[5]_i_8_n_0\,
      O => \BiasOutput_DP_reg[5]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \BiasOutput_DP[6]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(6)
    );
\BiasOutput_DP_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_5_n_0\,
      I1 => \BiasOutput_DP[6]_i_6_n_0\,
      O => \BiasOutput_DP_reg[6]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_7_n_0\,
      I1 => \BiasOutput_DP[6]_i_8_n_0\,
      O => \BiasOutput_DP_reg[6]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[7]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(7)
    );
\BiasOutput_DP_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_5_n_0\,
      I1 => \BiasOutput_DP[7]_i_6_n_0\,
      O => \BiasOutput_DP_reg[7]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_7_n_0\,
      I1 => \BiasOutput_DP[7]_i_8_n_0\,
      O => \BiasOutput_DP_reg[7]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasOutput_DP[8]_i_1_n_0\,
      Q => \ParamOutput_DP_reg[15]\(8)
    );
\BiasOutput_DP_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_5_n_0\,
      I1 => \BiasOutput_DP[8]_i_6_n_0\,
      O => \BiasOutput_DP_reg[8]_i_2_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_7_n_0\,
      I1 => \BiasOutput_DP[8]_i_8_n_0\,
      O => \BiasOutput_DP_reg[8]_i_3_n_0\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\BiasOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => \ParamOutput_DP_reg[15]\(9)
    );
\BiasOutput_DP_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[9]_i_5_n_0\,
      I1 => \BiasOutput_DP[9]_i_6_n_0\,
      O => \BiasOutput_DP_reg[9]_1\,
      S => \ParamAddressReg_DP_reg[0]\
    );
\ChipConfigReg_DP_reg[AERnArow_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^chipconfigreg_dp_reg[aernarow_s]\
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(3)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_8\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_8\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(3)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_7\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_7\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(3)
    );
\ChipConfigReg_DP_reg[GlobalShutter_S]__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]_4\,
      PRE => AR(0),
      Q => \^chipconfigreg_dp_reg[globalshutter_s]\
    );
\ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]\,
      PRE => AR(0),
      Q => \^chipconfigreg_dp_reg[resetcalibneuron_s]\
    );
\ChipConfigReg_DP_reg[ResetTestPixel_S]__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]_1\,
      PRE => AR(0),
      Q => \^chipconfigreg_dp_reg[resettestpixel_s]\
    );
\ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_5\,
      Q => \^chipconfigreg_dp_reg[selectgraycounter_s]\
    );
\ChipConfigReg_DP_reg[TestADC_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_6\,
      Q => \ChipConfigReg_DP_reg[TestADC_S]\
    );
\ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^chipconfigreg_dp_reg[typencalibneuron_s]\
    );
\ChipConfigReg_DP_reg[UseAOut_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_3\,
      Q => \^chipconfigreg_dp_reg[useaout_s]\
    );
\ChipOutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(0),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(0),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(0),
      O => \ChipOutput_DP[0]_i_5_n_0\
    );
\ChipOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(0),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(0),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(0),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(0),
      O => \ChipOutput_DP[0]_i_6_n_0\
    );
\ChipOutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[useaout_s]\,
      I1 => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      I2 => ConfigParamAddress_DO(0),
      I3 => \^chipconfigreg_dp_reg[aernarow_s]\,
      I4 => ConfigParamAddress_DO(2),
      I5 => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      O => \ChipOutput_DP[0]_i_7_n_0\
    );
\ChipOutput_DP[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      I1 => ConfigParamAddress_DO(0),
      I2 => \^chipconfigreg_dp_reg[globalshutter_s]\,
      I3 => ConfigParamAddress_DO(2),
      I4 => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      O => \ChipOutput_DP[0]_i_8_n_0\
    );
\ChipOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(1),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(1),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(1),
      O => \ChipOutput_DP_reg[1]_0\
    );
\ChipOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(1),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(1),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(1),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(1),
      O => \ChipOutput_DP_reg[1]_1\
    );
\ChipOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(2),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(2),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(2),
      O => \ChipOutput_DP_reg[2]_0\
    );
\ChipOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(2),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(2),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(2),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(2),
      O => \ChipOutput_DP_reg[2]_1\
    );
\ChipOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux1_d][3]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux1_d][3]\(3),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux0_d][3]\(3),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux0_d][3]\(3),
      O => \ChipOutput_DP_reg[3]_0\
    );
\ChipOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[biasmux0_d][3]\(3),
      I1 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux3_d][3]\(3),
      I2 => ConfigParamAddress_DO(0),
      I3 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[analogmux2_d][3]\(3),
      I4 => ConfigParamAddress_DO(2),
      I5 => \^davis346chipbias.timingreg2support.davis346chipconfigreg_d_reg[digitalmux2_d][3]\(3),
      O => \ChipOutput_DP_reg[3]_1\
    );
\ChipOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamAddressReg_DP_reg[4]_2\(0),
      Q => \ParamOutput_DP_reg[3]\(0)
    );
\ChipOutput_DP_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ChipOutput_DP[0]_i_5_n_0\,
      I1 => \ChipOutput_DP[0]_i_6_n_0\,
      O => \ChipOutput_DP_reg[0]_0\,
      S => ConfigParamAddress_DO(1)
    );
\ChipOutput_DP_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ChipOutput_DP[0]_i_7_n_0\,
      I1 => \ChipOutput_DP[0]_i_8_n_0\,
      O => \ChipOutput_DP_reg[0]_1\,
      S => ConfigParamAddress_DO(1)
    );
\ChipOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamAddressReg_DP_reg[4]_2\(1),
      Q => \ParamOutput_DP_reg[3]\(1)
    );
\ChipOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamAddressReg_DP_reg[4]_2\(2),
      Q => \ParamOutput_DP_reg[3]\(2)
    );
\ChipOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamAddressReg_DP_reg[4]_2\(3),
      Q => \ParamOutput_DP_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DFFSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DFFSynchronizer : entity is "DFFSynchronizer";
end brd_testAERDVSSM_0_0_DFFSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DFFSynchronizer is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelect_ABI,
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => SPISlaveSelectSync_SB
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  port (
    SPIClockSync_C : out STD_LOGIC;
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClockEdgeDetectorReg_S : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    SPIMOSISync_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  signal \^spiclocksync_c\ : STD_LOGIC;
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
  SPIClockSync_C <= \^spiclocksync_c\;
\ShiftReg_DP[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\(0),
      I1 => SPIClockEdgeDetectorReg_S,
      I2 => \^spiclocksync_c\,
      I3 => SPISlaveSelectSync_SB,
      I4 => SPIMOSISync_D,
      O => \ShiftReg_DP_reg[0]\(0)
    );
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => SPIClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => \^spiclocksync_c\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  port (
    SPIMOSISync_D : out STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => SPIMOSI_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SPIMOSISync_D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ is
  port (
    SyncInClockSync_CO : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => SyncInClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SyncInClockSync_CO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  port (
    \DVSAERConfig_D[Run_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[WaitOnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[ExternalAERControl_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterBackgroundActivity_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterRefractoryPeriod_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterSkipEvents_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterPolarityFlatten_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterPolaritySuppress_S]\ : out STD_LOGIC;
    \DVSAERConfig_D[FilterPolaritySuppressType_S]\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I144 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ParamOutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_7\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \MultiplexerConfig_D[RunChip_S]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ParamAddressReg_DP_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERSPIConfig : entity is "DVSAERSPIConfig";
end brd_testAERDVSSM_0_0_DVSAERSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  signal \^dvsaerconfig_d[filterbackgroundactivity_s]\ : STD_LOGIC;
  signal \^dvsaerconfig_d[filterpolaritysuppresstype_s]\ : STD_LOGIC;
  signal \^dvsaerconfig_d[run_s]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  \DVSAERConfig_D[FilterBackgroundActivity_S]\ <= \^dvsaerconfig_d[filterbackgroundactivity_s]\;
  \DVSAERConfig_D[FilterPolaritySuppressType_S]\ <= \^dvsaerconfig_d[filterpolaritysuppresstype_s]\;
  \DVSAERConfig_D[Run_S]\ <= \^dvsaerconfig_d[run_s]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\DVSAERConfigReg_DP_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_1\,
      Q => \DVSAERConfig_D[ExternalAERControl_S]\
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(10)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(11)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_14\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(9)
    );
\DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^dvsaerconfig_d[filterbackgroundactivity_s]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_1\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_0\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_3\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^q\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^q\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \^q\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^q\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^q\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^q\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^q\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^q\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_2\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \^q\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_5\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_4\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_7\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_6\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_9\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_8\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_11\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_10\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      D => ConfigParamInput_DO(3),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      D => ConfigParamInput_DO(4),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      D => ConfigParamInput_DO(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_13\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      D => ConfigParamInput_DO(2),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_12\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterPolarityFlatten_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => \ParamInput_DP_reg[0]_5\,
      Q => \DVSAERConfig_D[FilterPolarityFlatten_S]\
    );
\DVSAERConfigReg_DP_reg[FilterPolaritySuppressType_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => \ParamInput_DP_reg[0]_7\,
      Q => \^dvsaerconfig_d[filterpolaritysuppresstype_s]\
    );
\DVSAERConfigReg_DP_reg[FilterPolaritySuppress_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_6\,
      Q => \DVSAERConfig_D[FilterPolaritySuppress_S]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      D => ConfigParamInput_DO(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      D => ConfigParamInput_DO(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      D => ConfigParamInput_DO(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      D => ConfigParamInput_DO(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_18\(0),
      D => ConfigParamInput_DO(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      D => ConfigParamInput_DO(0),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_19\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_16\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_17\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(10)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      D => ConfigParamInput_DO(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(8)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_15\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(9)
    );
\DVSAERConfigReg_DP_reg[FilterRefractoryPeriod_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_3\,
      Q => \DVSAERConfig_D[FilterRefractoryPeriod_S]\
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      D => ConfigParamInput_DO(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(0)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(1)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      D => ConfigParamInput_DO(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__13\(0),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(2)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(3)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(4)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(5)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(6)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_20\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(7)
    );
\DVSAERConfigReg_DP_reg[FilterSkipEvents_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_4\,
      Q => \DVSAERConfig_D[FilterSkipEvents_S]\
    );
\DVSAERConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]\,
      Q => \^dvsaerconfig_d[run_s]\
    );
\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \DVSAERConfig_D[WaitOnTransferStall_S]\
    );
\DVSAEROutput_DP[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AFC0A0"
    )
        port map (
      I0 => \^dvsaerconfig_d[filterbackgroundactivity_s]\,
      I1 => \^dvsaerconfig_d[filterpolaritysuppresstype_s]\,
      I2 => ConfigParamAddress_DO(0),
      I3 => ConfigParamAddress_DO(1),
      I4 => \^q\(0),
      I5 => ConfigParamAddress_DO(2),
      O => \DVSAEROutput_DP_reg[0]_0\
    );
\DVSAEROutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(0),
      Q => \ParamOutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(10),
      Q => \ParamOutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(11),
      Q => \ParamOutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(12),
      Q => \ParamOutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(13),
      Q => \ParamOutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(14),
      Q => \ParamOutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(15),
      Q => \ParamOutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(16),
      Q => \ParamOutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(17),
      Q => \ParamOutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(18),
      Q => \ParamOutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(19),
      Q => \ParamOutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(1),
      Q => \ParamOutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(20),
      Q => \ParamOutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(21),
      Q => \ParamOutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(22),
      Q => \ParamOutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(23),
      Q => \ParamOutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(24),
      Q => \ParamOutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(25),
      Q => \ParamOutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(26),
      Q => \ParamOutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(27),
      Q => \ParamOutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(28),
      Q => \ParamOutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(29),
      Q => \ParamOutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(2),
      Q => \ParamOutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(30),
      Q => \ParamOutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(31),
      Q => \ParamOutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(3),
      Q => \ParamOutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(4),
      Q => \ParamOutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(5),
      Q => \ParamOutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(6),
      Q => \ParamOutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(7),
      Q => \ParamOutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(8),
      Q => \ParamOutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(9),
      Q => \ParamOutput_DP_reg[31]\(9)
    );
\Output_SO[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfig_d[run_s]\,
      I1 => \MultiplexerConfig_D[RunChip_S]\,
      O => I144(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    FifoData_DO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[1]\ : out STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : out STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : out STD_LOGIC;
    \FIFORead_S[Read_S]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : in STD_LOGIC;
    \FIFOState_S[Empty_S]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__3_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFOState_S[AlmostEmpty_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFOReadSideDelay : entity is "FIFOReadSideDelay";
end brd_testAERDVSSM_0_0_FIFOReadSideDelay;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  signal AlmostEmptyReg_S : STD_LOGIC;
  signal EmptyReg_S : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fifodata_do\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FifoData_DO[14]_i_1_n_0\ : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
begin
  FifoData_DO(14 downto 0) <= \^fifodata_do\(14 downto 0);
\FSM_sequential_State_DP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D3FB0023"
    )
        port map (
      I0 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => \FIFOState_S[Empty_S]\,
      I4 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1__1_n_0\
    );
\FSM_sequential_State_DP[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7DC0404"
    )
        port map (
      I0 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => \FIFOState_S[Empty_S]\,
      I4 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1__1_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \FSM_sequential_State_DP[0]_i_1__1_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \FSM_sequential_State_DP[1]_i_1__1_n_0\,
      Q => State_DP(1)
    );
\FifoData_DO[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      O => \FifoData_DO[14]_i_1_n_0\
    );
\FifoData_DO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(0),
      Q => \^fifodata_do\(0)
    );
\FifoData_DO_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(10),
      Q => \^fifodata_do\(10)
    );
\FifoData_DO_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(11),
      Q => \^fifodata_do\(11)
    );
\FifoData_DO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(12),
      Q => \^fifodata_do\(12)
    );
\FifoData_DO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(13),
      Q => \^fifodata_do\(13)
    );
\FifoData_DO_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(1),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(14),
      Q => \^fifodata_do\(14)
    );
\FifoData_DO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(1),
      Q => \^fifodata_do\(1)
    );
\FifoData_DO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(2),
      Q => \^fifodata_do\(2)
    );
\FifoData_DO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(3),
      Q => \^fifodata_do\(3)
    );
\FifoData_DO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(4),
      Q => \^fifodata_do\(4)
    );
\FifoData_DO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(5),
      Q => \^fifodata_do\(5)
    );
\FifoData_DO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(6),
      Q => \^fifodata_do\(6)
    );
\FifoData_DO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(7),
      Q => \^fifodata_do\(7)
    );
\FifoData_DO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(8),
      Q => \^fifodata_do\(8)
    );
\FifoData_DO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg_rep__3_0\(9),
      Q => \^fifodata_do\(9)
    );
\OutFifoControl_SO_reg[AlmostEmpty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => AlmostEmptyReg_S,
      PRE => AR(0),
      Q => \OutFifoControl_SO[AlmostEmpty_S]\
    );
\OutFifoControl_SO_reg[Empty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => EmptyReg_S,
      PRE => AR(0),
      Q => \OutFifoControl_SO[Empty_S]\
    );
\StateTimestampNext_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^fifodata_do\(12),
      I1 => \^fifodata_do\(14),
      I2 => \^fifodata_do\(13),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \State_DP_reg[1]_0\,
      O => D(0)
    );
\State_DP[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^fifodata_do\(13),
      I3 => \^fifodata_do\(14),
      I4 => \^fifodata_do\(12),
      O => \State_DP_reg[1]\
    );
\__0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAFA"
    )
        port map (
      I0 => \FIFOState_S[AlmostEmpty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => \FIFOState_S[Empty_S]\,
      I3 => State_DP(0),
      I4 => State_DP(1),
      O => AlmostEmptyReg_S
    );
\__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088A"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => EmptyReg_S
    );
\__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0445"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => \FIFORead_S[Read_S]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
  port (
    \MultiplexerConfig_D[Run_S]\ : out STD_LOGIC;
    \MultiplexerConfig_D[TimestampRun_S]\ : out STD_LOGIC;
    \MultiplexerConfig_D[TimestampReset_S]\ : out STD_LOGIC;
    \MultiplexerConfig_D[RunChip_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfig_D[DropDVSOnTransferStall_S]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerSPIConfig : entity is "MultiplexerSPIConfig";
end brd_testAERDVSSM_0_0_MultiplexerSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
begin
\MultiplexerConfigReg_DP_reg[DropDVSOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_4\,
      Q => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\
    );
\MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_3\,
      Q => \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\
    );
\MultiplexerConfigReg_DP_reg[RunChip_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \MultiplexerConfig_D[RunChip_S]\
    );
\MultiplexerConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]\,
      Q => \MultiplexerConfig_D[Run_S]\
    );
\MultiplexerConfigReg_DP_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_1\,
      Q => \MultiplexerConfig_D[TimestampReset_S]\
    );
\MultiplexerConfigReg_DP_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \MultiplexerConfig_D[TimestampRun_S]\
    );
\MultiplexerOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(0),
      Q => Q(0)
    );
\MultiplexerOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(10),
      Q => Q(10)
    );
\MultiplexerOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(11),
      Q => Q(11)
    );
\MultiplexerOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(12),
      Q => Q(12)
    );
\MultiplexerOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(13),
      Q => Q(13)
    );
\MultiplexerOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(14),
      Q => Q(14)
    );
\MultiplexerOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(15),
      Q => Q(15)
    );
\MultiplexerOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(16),
      Q => Q(16)
    );
\MultiplexerOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(17),
      Q => Q(17)
    );
\MultiplexerOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(18),
      Q => Q(18)
    );
\MultiplexerOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(19),
      Q => Q(19)
    );
\MultiplexerOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(1),
      Q => Q(1)
    );
\MultiplexerOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(20),
      Q => Q(20)
    );
\MultiplexerOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(21),
      Q => Q(21)
    );
\MultiplexerOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(22),
      Q => Q(22)
    );
\MultiplexerOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(23),
      Q => Q(23)
    );
\MultiplexerOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(24),
      Q => Q(24)
    );
\MultiplexerOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(25),
      Q => Q(25)
    );
\MultiplexerOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(26),
      Q => Q(26)
    );
\MultiplexerOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(27),
      Q => Q(27)
    );
\MultiplexerOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(28),
      Q => Q(28)
    );
\MultiplexerOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(29),
      Q => Q(29)
    );
\MultiplexerOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(2),
      Q => Q(2)
    );
\MultiplexerOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(30),
      Q => Q(30)
    );
\MultiplexerOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => D(31),
      Q => Q(31)
    );
\MultiplexerOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(3),
      Q => Q(3)
    );
\MultiplexerOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q(4)
    );
\MultiplexerOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\MultiplexerOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\MultiplexerOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\MultiplexerOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
\MultiplexerOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MyBlockRAM is
  port (
    p_1_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    State_DP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress2_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress3_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress0_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \Output_SO_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MyBlockRAM : entity is "MyBlockRAM";
end brd_testAERDVSSM_0_0_MyBlockRAM;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MyBlockRAM is
  signal TimestampMapAddress_D : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal TimestampMapEn_S : STD_LOGIC;
  signal ram_reg_0_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_i_18_n_0 : STD_LOGIC;
  signal ram_reg_0_i_19_n_0 : STD_LOGIC;
  signal ram_reg_0_i_20_n_0 : STD_LOGIC;
  signal ram_reg_0_i_21_n_0 : STD_LOGIC;
  signal ram_reg_0_i_22_n_0 : STD_LOGIC;
  signal ram_reg_0_i_23_n_0 : STD_LOGIC;
  signal ram_reg_0_i_24_n_0 : STD_LOGIC;
  signal ram_reg_0_i_25_n_0 : STD_LOGIC;
  signal ram_reg_0_i_26_n_0 : STD_LOGIC;
  signal ram_reg_0_i_27_n_0 : STD_LOGIC;
  signal ram_reg_0_i_28_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 147456;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 147456;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 8191;
  attribute bram_slice_begin of ram_reg_1 : label is 4;
  attribute bram_slice_end of ram_reg_1 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 147456;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 8191;
  attribute bram_slice_begin of ram_reg_2 : label is 8;
  attribute bram_slice_end of ram_reg_2 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 147456;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 8191;
  attribute bram_slice_begin of ram_reg_3 : label is 12;
  attribute bram_slice_end of ram_reg_3 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 147456;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 8191;
  attribute bram_slice_begin of ram_reg_4 : label is 16;
  attribute bram_slice_end of ram_reg_4 : label is 17;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => TimestampMapAddress_D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => LogicClk_CI,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => \Output_SO_reg[17]\(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => p_1_out(3 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => TimestampMapEn_S,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_i_15_n_0,
      WEA(2) => ram_reg_0_i_15_n_0,
      WEA(1) => ram_reg_0_i_15_n_0,
      WEA(0) => ram_reg_0_i_15_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => State_DP(2),
      O => TimestampMapEn_S
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(4),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(4),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_24_n_0,
      O => TimestampMapAddress_D(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(3),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(3),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_25_n_0,
      O => TimestampMapAddress_D(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(2),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(2),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_26_n_0,
      O => TimestampMapAddress_D(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(1),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(1),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_27_n_0,
      O => TimestampMapAddress_D(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(0),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(0),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_28_n_0,
      O => TimestampMapAddress_D(0)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => State_DP(2),
      O => ram_reg_0_i_15_n_0
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(12),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(12),
      O => ram_reg_0_i_16_n_0
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(11),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(11),
      O => ram_reg_0_i_17_n_0
    );
ram_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA0F0000CA0000"
    )
        port map (
      I0 => Q(10),
      I1 => \LookupAddress2_DP_reg[12]\(10),
      I2 => State_DP(0),
      I3 => State_DP(2),
      I4 => State_DP(1),
      I5 => \LookupAddress3_DP_reg[12]\(10),
      O => ram_reg_0_i_18_n_0
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(9),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(9),
      O => ram_reg_0_i_19_n_0
    );
ram_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(12),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(12),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_16_n_0,
      O => TimestampMapAddress_D(12)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(8),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(8),
      O => ram_reg_0_i_20_n_0
    );
ram_reg_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(7),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(7),
      O => ram_reg_0_i_21_n_0
    );
ram_reg_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(6),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(6),
      O => ram_reg_0_i_22_n_0
    );
ram_reg_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(5),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(5),
      O => ram_reg_0_i_23_n_0
    );
ram_reg_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(4),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(4),
      O => ram_reg_0_i_24_n_0
    );
ram_reg_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(3),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(3),
      O => ram_reg_0_i_25_n_0
    );
ram_reg_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(2),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(2),
      O => ram_reg_0_i_26_n_0
    );
ram_reg_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(1),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(1),
      O => ram_reg_0_i_27_n_0
    );
ram_reg_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \LookupAddress3_DP_reg[12]\(0),
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \LookupAddress0_DP_reg[12]\(0),
      O => ram_reg_0_i_28_n_0
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(11),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(11),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_17_n_0,
      O => TimestampMapAddress_D(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => \LookupAddress0_DP_reg[12]\(10),
      I4 => ram_reg_0_i_18_n_0,
      O => TimestampMapAddress_D(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(9),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(9),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_19_n_0,
      O => TimestampMapAddress_D(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(8),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(8),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_20_n_0,
      O => TimestampMapAddress_D(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(7),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(7),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_21_n_0,
      O => TimestampMapAddress_D(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(6),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(6),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_22_n_0,
      O => TimestampMapAddress_D(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => State_DP(1),
      I1 => Q(5),
      I2 => State_DP(0),
      I3 => \LookupAddress2_DP_reg[12]\(5),
      I4 => State_DP(2),
      I5 => ram_reg_0_i_23_n_0,
      O => TimestampMapAddress_D(5)
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => TimestampMapAddress_D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => LogicClk_CI,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => \Output_SO_reg[17]\(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => p_1_out(7 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => TimestampMapEn_S,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_i_15_n_0,
      WEA(2) => ram_reg_0_i_15_n_0,
      WEA(1) => ram_reg_0_i_15_n_0,
      WEA(0) => ram_reg_0_i_15_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => TimestampMapAddress_D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => LogicClk_CI,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => \Output_SO_reg[17]\(11 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => p_1_out(11 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => TimestampMapEn_S,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_i_15_n_0,
      WEA(2) => ram_reg_0_i_15_n_0,
      WEA(1) => ram_reg_0_i_15_n_0,
      WEA(0) => ram_reg_0_i_15_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => TimestampMapAddress_D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => LogicClk_CI,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => \Output_SO_reg[17]\(15 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => p_1_out(15 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => TimestampMapEn_S,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_i_15_n_0,
      WEA(2) => ram_reg_0_i_15_n_0,
      WEA(1) => ram_reg_0_i_15_n_0,
      WEA(0) => ram_reg_0_i_15_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 1) => TimestampMapAddress_D(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => LogicClk_CI,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => \Output_SO_reg[17]\(17 downto 16),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => p_1_out(17 downto 16),
      DOBDO(15 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => TimestampMapEn_S,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_0_i_15_n_0,
      WEA(0) => ram_reg_0_i_15_n_0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_PulseDetector is
  port (
    TimestampResetExternalDetected_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    State_DN10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_PulseDetector : entity is "PulseDetector";
end brd_testAERDVSSM_0_0_PulseDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_PulseDetector is
  signal Count_DN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Count_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_sequential_State_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal PulseDetected_S : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
begin
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => Count_DP(1),
      O => PulseDetected_S
    );
\Count_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => Count_DP(0),
      I3 => State_DN10_out,
      I4 => Count_DP(1),
      O => Count_DN(0)
    );
\Count_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => Count_DP(0),
      I3 => State_DN10_out,
      I4 => Count_DP(1),
      O => Count_DN(1)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Count_DN(0),
      Q => Count_DP(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Count_DN(1),
      Q => Count_DP(1)
    );
\FSM_sequential_State_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9F91010"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DN10_out,
      I3 => Count_DP(1),
      I4 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1_n_0\
    );
\FSM_sequential_State_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E9E92000"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DN10_out,
      I3 => Count_DP(1),
      I4 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \FSM_sequential_State_DP[0]_i_1_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \FSM_sequential_State_DP[1]_i_1_n_0\,
      Q => State_DP(1)
    );
PulseDetectedBuffer_S_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => PulseDetected_S,
      Q => TimestampResetExternalDetected_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ResetSynchronizer is
  port (
    SyncReset_RO : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ShiftReg_DP_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Count_DP_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Count_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_DP_reg[SSN_D][15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_DP_reg[IFRefrBn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ColSelLowBn_D][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PrBp_D][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[DiffBn_D][12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcRefLow_D][8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_D_reg[PrBp_D][7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \PreviousData_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \PreviousData_DP_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PreviousData_DP_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PreviousData_DP_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ResetSynchronizer : entity is "ResetSynchronizer";
end brd_testAERDVSSM_0_0_ResetSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ResetSynchronizer is
  signal SyncSignalDemetFF_S : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg_rep : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__0\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__1\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__10\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__11\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__12\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__13\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__14\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__15\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__16\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__17\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__18\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__19\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__2\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__20\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__21\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__22\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__23\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__24\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__25\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__26\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__27\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__28\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__29\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__3\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__30\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__31\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__32\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__33\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__34\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__35\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__36\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__37\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__4\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__5\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__6\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__7\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__8\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__9\ : label is "SyncSignalSyncFF_S_reg";
begin
SyncSignalDemetFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => '0',
      PRE => Reset_RI,
      Q => SyncSignalDemetFF_S
    );
SyncSignalSyncFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => SyncReset_RO
    );
SyncSignalSyncFF_S_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(0)
    );
\SyncSignalSyncFF_S_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[23]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]_2\(0)
    );
\SyncSignalSyncFF_S_reg_rep__11\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[SSN_D][15]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__12\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[SSN_D][15]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__13\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \SyncSignalSyncFF_S_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__14\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][7]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__15\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]_2\(1)
    );
\SyncSignalSyncFF_S_reg_rep__16\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__17\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__18\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[IFRefrBn_D][8]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__19\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[ColSelLowBn_D][9]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__20\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[ReadoutBufBp_D][10]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__21\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[PrBp_D][10]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__22\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[DiffBn_D][12]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__23\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[AdcRefLow_D][8]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__24\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[AdcRefLow_D][8]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__25\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[PrBp_D][7]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__26\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[PrBp_D][7]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__27\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__28\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__29\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[15]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[14]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__30\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[13]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__31\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[13]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__32\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[25]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__33\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[8]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__34\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[2]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__35\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__36\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__37\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]_3\(0)
    );
\SyncSignalSyncFF_S_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]_0\
    );
\SyncSignalSyncFF_S_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[0]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Output_SO_reg[0]_1\(0)
    );
\SyncSignalSyncFF_S_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[7]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[23]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ShiftRegister is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ShiftRegister : entity is "ShiftRegister";
end brd_testAERDVSSM_0_0_ShiftRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ShiftRegister is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \ShiftReg_DP[7]_i_1_n_0\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\ShiftReg_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(0),
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(1),
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(2),
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(3),
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(4),
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(5),
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000400FF"
    )
        port map (
      I0 => SPIClockEdgeDetectorReg_S_reg,
      I1 => SPIClockSync_C,
      I2 => SPISlaveSelectSync_SB,
      I3 => State_DP(0),
      I4 => \State_DP_reg[0]\,
      O => \ShiftReg_DP[7]_i_1_n_0\
    );
\ShiftReg_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \State_DP_reg[0]\,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(6),
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \State_DP_reg[0]_0\(0),
      Q => \^q\(0)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(1),
      Q => \^q\(1)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(2),
      Q => \^q\(2)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(3),
      Q => \^q\(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(4),
      Q => \^q\(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(5),
      Q => \^q\(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(6),
      Q => \^q\(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => ShiftReg_DN(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ShiftRegister_35 is
  port (
    \ShiftReg_DP_reg[1]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_4\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[35]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ShiftRegister_35 : entity is "ShiftRegister";
end brd_testAERDVSSM_0_0_ShiftRegister_35;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ShiftRegister_35 is
  signal \^fsm_onehot_state_dp_reg[5]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[5]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[5]_1\ : STD_LOGIC;
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \ShiftReg_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_1\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_2\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[1]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[2]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[3]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[3]_1\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[4]_0\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ChipBiasAddrSelect_SBO_i_10 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ChipBiasLatch_SBO_i_5 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ShiftReg_DP[1]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ShiftReg_DP[4]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ShiftReg_DP[4]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ShiftReg_DP[7]_i_2__0\ : label is "soft_lutpair2";
begin
  \FSM_onehot_State_DP_reg[5]\ <= \^fsm_onehot_state_dp_reg[5]\;
  \FSM_onehot_State_DP_reg[5]_0\ <= \^fsm_onehot_state_dp_reg[5]_0\;
  \FSM_onehot_State_DP_reg[5]_1\ <= \^fsm_onehot_state_dp_reg[5]_1\;
  \ShiftReg_DP_reg[0]_1\ <= \^shiftreg_dp_reg[0]_1\;
  \ShiftReg_DP_reg[0]_2\ <= \^shiftreg_dp_reg[0]_2\;
  \ShiftReg_DP_reg[1]_0\ <= \^shiftreg_dp_reg[1]_0\;
  \ShiftReg_DP_reg[2]_0\ <= \^shiftreg_dp_reg[2]_0\;
  \ShiftReg_DP_reg[3]_0\ <= \^shiftreg_dp_reg[3]_0\;
  \ShiftReg_DP_reg[3]_1\ <= \^shiftreg_dp_reg[3]_1\;
  \ShiftReg_DP_reg[4]_0\ <= \^shiftreg_dp_reg[4]_0\;
ChipBiasAddrSelect_SBO_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(8),
      I2 => \out\(6),
      I3 => \out\(9),
      O => \^shiftreg_dp_reg[0]_2\
    );
ChipBiasLatch_SBO_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => \out\(10),
      O => \^shiftreg_dp_reg[2]_0\
    );
\FSM_onehot_State_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \^fsm_onehot_state_dp_reg[5]_0\,
      I3 => \out\(14),
      I4 => \out\(15),
      I5 => \^fsm_onehot_state_dp_reg[5]_1\,
      O => \^fsm_onehot_state_dp_reg[5]\
    );
\FSM_onehot_State_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(16),
      I2 => \out\(18),
      I3 => \out\(20),
      I4 => \out\(19),
      I5 => \out\(21),
      O => \^fsm_onehot_state_dp_reg[5]_0\
    );
\FSM_onehot_State_DP[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(27),
      I1 => \out\(22),
      I2 => \out\(23),
      I3 => \out\(24),
      I4 => \out\(25),
      I5 => \out\(26),
      O => \^fsm_onehot_state_dp_reg[5]_1\
    );
\ShiftReg_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(19),
      I2 => \out\(24),
      I3 => \out\(7),
      I4 => \out\(15),
      I5 => \out\(3),
      O => \ShiftReg_DP_reg[0]_3\
    );
\ShiftReg_DP[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(26),
      I2 => \out\(17),
      I3 => \out\(21),
      O => \ShiftReg_DP_reg[0]_4\
    );
\ShiftReg_DP[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[0]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      I2 => \ShiftReg_DP[1]_i_2_n_0\,
      I3 => \ShiftReg_DP[1]_i_3_n_0\,
      I4 => \^shiftreg_dp_reg[1]_0\,
      I5 => \ShiftReg_DP[1]_i_5_n_0\,
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(7),
      O => \ShiftReg_DP[1]_i_2_n_0\
    );
\ShiftReg_DP[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(11),
      O => \ShiftReg_DP[1]_i_3_n_0\
    );
\ShiftReg_DP[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(2),
      O => \^shiftreg_dp_reg[1]_0\
    );
\ShiftReg_DP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(24),
      I1 => \out\(25),
      I2 => \out\(16),
      I3 => \out\(15),
      I4 => \out\(20),
      I5 => \out\(19),
      O => \ShiftReg_DP[1]_i_5_n_0\
    );
\ShiftReg_DP[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[1]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      I2 => \out\(17),
      I3 => \out\(16),
      I4 => \out\(18),
      I5 => \ShiftReg_DP[2]_i_2_n_0\,
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shiftreg_dp_reg[2]_0\,
      I1 => \out\(15),
      I2 => \out\(0),
      I3 => \out\(23),
      O => \ShiftReg_DP[2]_i_2_n_0\
    );
\ShiftReg_DP[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[2]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      I2 => \^shiftreg_dp_reg[3]_0\,
      I3 => \^shiftreg_dp_reg[3]_1\,
      I4 => \ShiftReg_DP[3]_i_4_n_0\,
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(19),
      I1 => \out\(20),
      I2 => \out\(21),
      I3 => \out\(22),
      O => \^shiftreg_dp_reg[3]_0\
    );
\ShiftReg_DP[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(16),
      I2 => \out\(17),
      I3 => \out\(18),
      O => \^shiftreg_dp_reg[3]_1\
    );
\ShiftReg_DP[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => \out\(6),
      O => \ShiftReg_DP[3]_i_4_n_0\
    );
\ShiftReg_DP[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[3]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      I2 => \^shiftreg_dp_reg[4]_0\,
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^shiftreg_dp_reg[2]_0\,
      I1 => \out\(3),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(6),
      I5 => \ShiftReg_DP[4]_i_3_n_0\,
      O => \^shiftreg_dp_reg[4]_0\
    );
\ShiftReg_DP[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(12),
      I2 => \out\(13),
      I3 => \out\(14),
      O => \ShiftReg_DP[4]_i_3_n_0\
    );
\ShiftReg_DP[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[4]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[6]\,
      I1 => \FSM_onehot_State_DP_reg[35]\,
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^shiftreg_dp_reg[0]_1\,
      I1 => \^fsm_onehot_state_dp_reg[5]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(3),
      I5 => \out\(2),
      O => \ShiftReg_DP_reg[0]_0\
    );
\ShiftReg_DP[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^shiftreg_dp_reg[0]_2\,
      I1 => \out\(11),
      I2 => \out\(10),
      I3 => \out\(5),
      I4 => \out\(4),
      O => \^shiftreg_dp_reg[0]_1\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => D(0),
      Q => \ShiftReg_DP_reg_n_0_[0]\
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => ShiftReg_DN(1),
      Q => \ShiftReg_DP_reg_n_0_[1]\
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ShiftReg_DN(2),
      Q => \ShiftReg_DP_reg_n_0_[2]\
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ShiftReg_DN(3),
      Q => \ShiftReg_DP_reg_n_0_[3]\
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => ShiftReg_DN(4),
      Q => \ShiftReg_DP_reg_n_0_[4]\
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ShiftReg_DN(5),
      Q => \ShiftReg_DP_reg_n_0_[5]\
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => ShiftReg_DN(6),
      Q => \ShiftReg_DP_reg_n_0_[6]\
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => ShiftReg_DN(7),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  port (
    SPIMISOReg_DZ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SPIMISOReg_DZ0 : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  signal SPIMISO_DZO_i_2_n_0 : STD_LOGIC;
  signal SPIOutputContent_D : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ShiftReg_DP[31]_i_1_n_0\ : STD_LOGIC;
begin
SPIMISO_DZO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SPIMISO_DZO_i_2_n_0,
      I1 => SPIMISOReg_DZ0,
      O => SPIMISOReg_DZ
    );
SPIMISO_DZO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State_DP(0),
      I1 => SPIOutputContent_D(31),
      O => SPIMISO_DZO_i_2_n_0
    );
\ShiftReg_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002FF"
    )
        port map (
      I0 => SPIClockEdgeDetectorReg_S_reg,
      I1 => SPIClockSync_C,
      I2 => SPISlaveSelectSync_SB,
      I3 => State_DP(0),
      I4 => \State_DP_reg[0]\,
      O => \ShiftReg_DP[31]_i_1_n_0\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(0),
      Q => Q(0)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(10),
      Q => Q(10)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(11),
      Q => Q(11)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(12),
      Q => Q(12)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(13),
      Q => Q(13)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(14),
      Q => Q(14)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(15),
      Q => Q(15)
    );
\ShiftReg_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(16),
      Q => Q(16)
    );
\ShiftReg_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(17),
      Q => Q(17)
    );
\ShiftReg_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(18),
      Q => Q(18)
    );
\ShiftReg_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(19),
      Q => Q(19)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(1),
      Q => Q(1)
    );
\ShiftReg_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(20),
      Q => Q(20)
    );
\ShiftReg_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(21),
      Q => Q(21)
    );
\ShiftReg_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(22),
      Q => Q(22)
    );
\ShiftReg_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => D(23),
      Q => Q(23)
    );
\ShiftReg_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(24),
      Q => Q(24)
    );
\ShiftReg_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(25),
      Q => Q(25)
    );
\ShiftReg_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(26),
      Q => Q(26)
    );
\ShiftReg_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(27),
      Q => Q(27)
    );
\ShiftReg_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(28),
      Q => Q(28)
    );
\ShiftReg_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(29),
      Q => Q(29)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(2),
      Q => Q(2)
    );
\ShiftReg_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(30),
      Q => Q(30)
    );
\ShiftReg_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => D(31),
      Q => SPIOutputContent_D(31)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(3),
      Q => Q(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(4),
      Q => Q(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(5),
      Q => Q(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(6),
      Q => Q(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(7),
      Q => Q(7)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(8),
      Q => Q(8)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ is
  port (
    \ShiftReg_DP_reg[14]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[14]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[14]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[14]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[13]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[13]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[13]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[13]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[12]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[12]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[12]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[12]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[11]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[11]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[11]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[10]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[10]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[10]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[9]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[9]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[9]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[8]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[8]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[8]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[7]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[7]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[7]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[6]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[6]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[6]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[5]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[5]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[5]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[5]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[1]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[1]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[1]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[1]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_3\ : out STD_LOGIC;
    ChipBiasBitIn_DO_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[OnBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[OffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PixInvBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PadFollBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[DiffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[ApsCas_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[AdcRefHigh_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[AdcRefLow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[RefrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PrSFBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ColSelLowBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AdcCompBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[DACBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ApsROSFBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[BiasBuffer_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[IFThrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPdBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPuXBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[IFRefrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPuYBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[SSP_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[SSN_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ is
  signal \ShiftReg_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_9_n_0\ : STD_LOGIC;
begin
\ShiftReg_DP[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(0),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(0),
      I4 => \ShiftReg_DP[0]_i_14_n_0\,
      O => \ShiftReg_DP[0]_i_10_n_0\
    );
\ShiftReg_DP[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(0),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(0),
      I3 => \out\(8),
      O => \ShiftReg_DP[0]_i_11_n_0\
    );
\ShiftReg_DP[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(0),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(0),
      I4 => \ShiftReg_DP[0]_i_15_n_0\,
      O => \ShiftReg_DP[0]_i_12_n_0\
    );
\ShiftReg_DP[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(0),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(0),
      I3 => \out\(21),
      O => \ShiftReg_DP[0]_i_13_n_0\
    );
\ShiftReg_DP[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(0),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(0),
      I3 => \out\(5),
      O => \ShiftReg_DP[0]_i_14_n_0\
    );
\ShiftReg_DP[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(0),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(0),
      I3 => \out\(13),
      O => \ShiftReg_DP[0]_i_15_n_0\
    );
\ShiftReg_DP[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(0),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(0),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[0]_i_7_n_0\,
      O => \ShiftReg_DP_reg[0]_1\
    );
\ShiftReg_DP[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(0),
      I2 => \out\(26),
      I3 => \BiasConfigReg_D_reg[ApsCas_D][8]\(0),
      I4 => \ShiftReg_DP[0]_i_8_n_0\,
      O => \ShiftReg_DP_reg[0]_0\
    );
\ShiftReg_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000151515"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(0),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(0),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[0]_i_10_n_0\,
      O => \ShiftReg_DP_reg[0]_3\
    );
\ShiftReg_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(0),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(0),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[0]_i_12_n_0\,
      O => \ShiftReg_DP_reg[0]_2\
    );
\ShiftReg_DP[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(0),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(0),
      I3 => \out\(16),
      O => \ShiftReg_DP[0]_i_6_n_0\
    );
\ShiftReg_DP[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(22),
      I1 => Q(0),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(0),
      I4 => \ShiftReg_DP[0]_i_13_n_0\,
      O => \ShiftReg_DP[0]_i_7_n_0\
    );
\ShiftReg_DP[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(0),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(0),
      I3 => \out\(24),
      O => \ShiftReg_DP[0]_i_8_n_0\
    );
\ShiftReg_DP[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(0),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(0),
      I3 => \out\(0),
      O => \ShiftReg_DP[0]_i_9_n_0\
    );
\ShiftReg_DP[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(2),
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(10),
      I2 => \out\(5),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(10),
      I4 => \ShiftReg_DP[10]_i_12_n_0\,
      O => \ShiftReg_DP[10]_i_10_n_0\
    );
\ShiftReg_DP[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(10),
      I1 => \out\(3),
      I2 => \BiasConfigReg_D_reg[RefrBp_D][14]\(10),
      I3 => \out\(14),
      O => \ShiftReg_DP[10]_i_11_n_0\
    );
\ShiftReg_DP[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(10),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(10),
      I3 => \out\(9),
      O => \ShiftReg_DP[10]_i_12_n_0\
    );
\ShiftReg_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_5_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(10),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(10),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[10]_i_6_n_0\,
      O => \ShiftReg_DP_reg[10]_2\
    );
\ShiftReg_DP[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_7_n_0\,
      I1 => \ShiftReg_DP[10]_i_8_n_0\,
      I2 => Q(10),
      I3 => \out\(22),
      I4 => \BiasConfigReg_D_reg[SSN_D][14]\(10),
      I5 => \out\(0),
      O => \ShiftReg_DP_reg[10]_0\
    );
\ShiftReg_DP[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(10),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(10),
      I4 => \out\(8),
      I5 => \ShiftReg_DP[10]_i_10_n_0\,
      O => \ShiftReg_DP_reg[10]_1\
    );
\ShiftReg_DP[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(10),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(10),
      I3 => \out\(13),
      O => \ShiftReg_DP[10]_i_5_n_0\
    );
\ShiftReg_DP[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(10),
      I2 => \out\(12),
      I3 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(10),
      I4 => \ShiftReg_DP[10]_i_11_n_0\,
      O => \ShiftReg_DP[10]_i_6_n_0\
    );
\ShiftReg_DP[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(10),
      I1 => \out\(20),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[SSP_D][14]\(10),
      I4 => \out\(15),
      I5 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(10),
      O => \ShiftReg_DP[10]_i_7_n_0\
    );
\ShiftReg_DP[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OnBn_D][14]\(10),
      I1 => \out\(19),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(10),
      I3 => \out\(16),
      O => \ShiftReg_DP[10]_i_8_n_0\
    );
\ShiftReg_DP[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(10),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(10),
      I3 => \out\(4),
      O => \ShiftReg_DP[10]_i_9_n_0\
    );
\ShiftReg_DP[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(16),
      I1 => \BiasConfigReg_D_reg[PrBp_D][14]\(11),
      I2 => \out\(21),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(11),
      I4 => \ShiftReg_DP[11]_i_12_n_0\,
      O => \ShiftReg_DP[11]_i_10_n_0\
    );
\ShiftReg_DP[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(11),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(11),
      I3 => \out\(6),
      O => \ShiftReg_DP[11]_i_11_n_0\
    );
\ShiftReg_DP[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(11),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(11),
      I3 => \out\(10),
      O => \ShiftReg_DP[11]_i_12_n_0\
    );
\ShiftReg_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_5_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(11),
      I2 => \out\(13),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(11),
      I4 => \out\(7),
      I5 => \ShiftReg_DP[11]_i_6_n_0\,
      O => \ShiftReg_DP_reg[11]_2\
    );
\ShiftReg_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_7_n_0\,
      I1 => \ShiftReg_DP[11]_i_8_n_0\,
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(11),
      I3 => \out\(19),
      I4 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(11),
      I5 => \out\(4),
      O => \ShiftReg_DP_reg[11]_0\
    );
\ShiftReg_DP[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(11),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(11),
      I4 => \out\(9),
      I5 => \ShiftReg_DP[11]_i_10_n_0\,
      O => \ShiftReg_DP_reg[11]_1\
    );
\ShiftReg_DP[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSN_D][14]\(11),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(11),
      I3 => \out\(11),
      O => \ShiftReg_DP[11]_i_5_n_0\
    );
\ShiftReg_DP[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(8),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(11),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(11),
      I4 => \ShiftReg_DP[11]_i_11_n_0\,
      O => \ShiftReg_DP[11]_i_6_n_0\
    );
\ShiftReg_DP[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \out\(22),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(11),
      I4 => \out\(18),
      I5 => \BiasConfigReg_D_reg[OffBn_D][14]\(11),
      O => \ShiftReg_DP[11]_i_7_n_0\
    );
\ShiftReg_DP[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(11),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(11),
      I3 => \out\(2),
      O => \ShiftReg_DP[11]_i_8_n_0\
    );
\ShiftReg_DP[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(11),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[SSP_D][14]\(11),
      I3 => \out\(1),
      O => \ShiftReg_DP[11]_i_9_n_0\
    );
\ShiftReg_DP[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(8),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8),
      I3 => \out\(25),
      O => \ShiftReg_DP[12]_i_10_n_0\
    );
\ShiftReg_DP[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(14),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(14),
      I3 => \out\(16),
      O => \ShiftReg_DP[12]_i_11_n_0\
    );
\ShiftReg_DP[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(22),
      I1 => Q(14),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(8),
      I4 => \ShiftReg_DP[12]_i_15_n_0\,
      O => \ShiftReg_DP[12]_i_12_n_0\
    );
\ShiftReg_DP[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(14),
      I3 => \out\(9),
      O => \ShiftReg_DP[12]_i_13_n_0\
    );
\ShiftReg_DP[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(14),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(14),
      I3 => \out\(4),
      O => \ShiftReg_DP[12]_i_14_n_0\
    );
\ShiftReg_DP[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(14),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(14),
      I3 => \out\(21),
      O => \ShiftReg_DP[12]_i_15_n_0\
    );
\ShiftReg_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(14),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(14),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[12]_i_7_n_0\,
      O => \ShiftReg_DP_reg[12]_2\
    );
\ShiftReg_DP[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(14),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(14),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[12]_i_9_n_0\,
      O => \ShiftReg_DP_reg[12]_3\
    );
\ShiftReg_DP[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[ApsCas_D][8]\(8),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(8),
      I4 => \ShiftReg_DP[12]_i_10_n_0\,
      O => \ShiftReg_DP_reg[12]_0\
    );
\ShiftReg_DP[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(14),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(14),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[12]_i_12_n_0\,
      O => \ShiftReg_DP_reg[12]_1\
    );
\ShiftReg_DP[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14),
      I3 => \out\(13),
      O => \ShiftReg_DP[12]_i_6_n_0\
    );
\ShiftReg_DP[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(11),
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(14),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_13_n_0\,
      O => \ShiftReg_DP[12]_i_7_n_0\
    );
\ShiftReg_DP[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(12),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(12),
      I3 => \out\(0),
      O => \ShiftReg_DP[12]_i_8_n_0\
    );
\ShiftReg_DP[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(14),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_14_n_0\,
      O => \ShiftReg_DP[12]_i_9_n_0\
    );
\ShiftReg_DP[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(7),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(7),
      I3 => \out\(24),
      O => \ShiftReg_DP[13]_i_10_n_0\
    );
\ShiftReg_DP[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(13),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(13),
      I3 => \out\(16),
      O => \ShiftReg_DP[13]_i_11_n_0\
    );
\ShiftReg_DP[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(7),
      I2 => \out\(22),
      I3 => Q(13),
      I4 => \ShiftReg_DP[13]_i_15_n_0\,
      O => \ShiftReg_DP[13]_i_12_n_0\
    );
\ShiftReg_DP[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(13),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(13),
      I3 => \out\(9),
      O => \ShiftReg_DP[13]_i_13_n_0\
    );
\ShiftReg_DP[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(13),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(13),
      I3 => \out\(4),
      O => \ShiftReg_DP[13]_i_14_n_0\
    );
\ShiftReg_DP[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(13),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(13),
      I3 => \out\(21),
      O => \ShiftReg_DP[13]_i_15_n_0\
    );
\ShiftReg_DP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(13),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(13),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[13]_i_7_n_0\,
      O => \ShiftReg_DP_reg[13]_2\
    );
\ShiftReg_DP[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(13),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(13),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[13]_i_9_n_0\,
      O => \ShiftReg_DP_reg[13]_3\
    );
\ShiftReg_DP[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[ApsCas_D][8]\(7),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(7),
      I4 => \ShiftReg_DP[13]_i_10_n_0\,
      O => \ShiftReg_DP_reg[13]_0\
    );
\ShiftReg_DP[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(13),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(13),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[13]_i_12_n_0\,
      O => \ShiftReg_DP_reg[13]_1\
    );
\ShiftReg_DP[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(13),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(13),
      I3 => \out\(13),
      O => \ShiftReg_DP[13]_i_6_n_0\
    );
\ShiftReg_DP[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(11),
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(13),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_13_n_0\,
      O => \ShiftReg_DP[13]_i_7_n_0\
    );
\ShiftReg_DP[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(13),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(13),
      I3 => \out\(0),
      O => \ShiftReg_DP[13]_i_8_n_0\
    );
\ShiftReg_DP[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(13),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_14_n_0\,
      O => \ShiftReg_DP[13]_i_9_n_0\
    );
\ShiftReg_DP[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(12),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(12),
      I3 => \out\(20),
      O => \ShiftReg_DP[14]_i_10_n_0\
    );
\ShiftReg_DP[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(12),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_15_n_0\,
      O => \ShiftReg_DP[14]_i_11_n_0\
    );
\ShiftReg_DP[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(6),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(6),
      I3 => \out\(24),
      O => \ShiftReg_DP[14]_i_12_n_0\
    );
\ShiftReg_DP[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(12),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(12),
      I3 => \out\(9),
      O => \ShiftReg_DP[14]_i_13_n_0\
    );
\ShiftReg_DP[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(12),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(12),
      I3 => \out\(5),
      O => \ShiftReg_DP[14]_i_14_n_0\
    );
\ShiftReg_DP[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(12),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(12),
      I3 => \out\(16),
      O => \ShiftReg_DP[14]_i_15_n_0\
    );
\ShiftReg_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(12),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(12),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[14]_i_7_n_0\,
      O => \ShiftReg_DP_reg[14]_2\
    );
\ShiftReg_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(12),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(12),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[14]_i_9_n_0\,
      O => \ShiftReg_DP_reg[14]_3\
    );
\ShiftReg_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_10_n_0\,
      I1 => Q(12),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(6),
      I4 => \out\(23),
      I5 => \ShiftReg_DP[14]_i_11_n_0\,
      O => \ShiftReg_DP_reg[14]_0\
    );
\ShiftReg_DP[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(27),
      I1 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(6),
      I2 => \out\(26),
      I3 => \BiasConfigReg_D_reg[ApsCas_D][8]\(6),
      I4 => \ShiftReg_DP[14]_i_12_n_0\,
      O => \ShiftReg_DP_reg[14]_1\
    );
\ShiftReg_DP[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(12),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(12),
      I3 => \out\(12),
      O => \ShiftReg_DP[14]_i_6_n_0\
    );
\ShiftReg_DP[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(10),
      I1 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(12),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_13_n_0\,
      O => \ShiftReg_DP[14]_i_7_n_0\
    );
\ShiftReg_DP[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(14),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(14),
      I3 => \out\(0),
      O => \ShiftReg_DP[14]_i_8_n_0\
    );
\ShiftReg_DP[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(12),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_14_n_0\,
      O => \ShiftReg_DP[14]_i_9_n_0\
    );
\ShiftReg_DP[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(1),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(1),
      I3 => \out\(25),
      O => \ShiftReg_DP[1]_i_10_n_0\
    );
\ShiftReg_DP[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(1),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(1),
      I3 => \out\(17),
      O => \ShiftReg_DP[1]_i_11_n_0\
    );
\ShiftReg_DP[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(1),
      I2 => \out\(22),
      I3 => Q(1),
      I4 => \ShiftReg_DP[1]_i_15_n_0\,
      O => \ShiftReg_DP[1]_i_12_n_0\
    );
\ShiftReg_DP[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(1),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(1),
      I3 => \out\(8),
      O => \ShiftReg_DP[1]_i_13_n_0\
    );
\ShiftReg_DP[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(1),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(1),
      I3 => \out\(5),
      O => \ShiftReg_DP[1]_i_14_n_0\
    );
\ShiftReg_DP[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(1),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(1),
      I3 => \out\(20),
      O => \ShiftReg_DP[1]_i_15_n_0\
    );
\ShiftReg_DP[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(1),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(1),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[1]_i_7_n_0\,
      O => \ShiftReg_DP_reg[1]_2\
    );
\ShiftReg_DP[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(1),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(1),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[1]_i_9_n_0\,
      O => \ShiftReg_DP_reg[1]_3\
    );
\ShiftReg_DP[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(1),
      I2 => \out\(26),
      I3 => \BiasConfigReg_D_reg[ApsCas_D][8]\(1),
      I4 => \ShiftReg_DP[1]_i_10_n_0\,
      O => \ShiftReg_DP_reg[1]_0\
    );
\ShiftReg_DP[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(1),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(1),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[1]_i_12_n_0\,
      O => \ShiftReg_DP_reg[1]_1\
    );
\ShiftReg_DP[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(1),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(1),
      I3 => \out\(13),
      O => \ShiftReg_DP[1]_i_6_n_0\
    );
\ShiftReg_DP[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(11),
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(1),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_13_n_0\,
      O => \ShiftReg_DP[1]_i_7_n_0\
    );
\ShiftReg_DP[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(1),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(1),
      I3 => \out\(0),
      O => \ShiftReg_DP[1]_i_8_n_0\
    );
\ShiftReg_DP[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(1),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_14_n_0\,
      O => \ShiftReg_DP[1]_i_9_n_0\
    );
\ShiftReg_DP[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(2),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(2),
      I3 => \out\(20),
      O => \ShiftReg_DP[2]_i_10_n_0\
    );
\ShiftReg_DP[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(17),
      I1 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(2),
      I2 => \out\(16),
      I3 => \BiasConfigReg_D_reg[PrBp_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_15_n_0\,
      O => \ShiftReg_DP[2]_i_11_n_0\
    );
\ShiftReg_DP[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(2),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(2),
      I3 => \out\(25),
      O => \ShiftReg_DP[2]_i_12_n_0\
    );
\ShiftReg_DP[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(2),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(2),
      I3 => \out\(13),
      O => \ShiftReg_DP[2]_i_13_n_0\
    );
\ShiftReg_DP[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(2),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(2),
      I3 => \out\(5),
      O => \ShiftReg_DP[2]_i_14_n_0\
    );
\ShiftReg_DP[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OnBn_D][14]\(2),
      I1 => \out\(19),
      I2 => \BiasConfigReg_D_reg[OffBn_D][14]\(2),
      I3 => \out\(18),
      O => \ShiftReg_DP[2]_i_15_n_0\
    );
\ShiftReg_DP[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(2),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(2),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[2]_i_7_n_0\,
      O => \ShiftReg_DP_reg[2]_2\
    );
\ShiftReg_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(2),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(2),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[2]_i_9_n_0\,
      O => \ShiftReg_DP_reg[2]_3\
    );
\ShiftReg_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(2),
      I2 => \out\(23),
      I3 => Q(2),
      I4 => \out\(22),
      I5 => \ShiftReg_DP[2]_i_11_n_0\,
      O => \ShiftReg_DP_reg[2]_0\
    );
\ShiftReg_DP[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[ApsCas_D][8]\(2),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(2),
      I4 => \ShiftReg_DP[2]_i_12_n_0\,
      O => \ShiftReg_DP_reg[2]_1\
    );
\ShiftReg_DP[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(2),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(2),
      I3 => \out\(8),
      O => \ShiftReg_DP[2]_i_6_n_0\
    );
\ShiftReg_DP[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(2),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_13_n_0\,
      O => \ShiftReg_DP[2]_i_7_n_0\
    );
\ShiftReg_DP[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(2),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(2),
      I3 => \out\(0),
      O => \ShiftReg_DP[2]_i_8_n_0\
    );
\ShiftReg_DP[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(2),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_14_n_0\,
      O => \ShiftReg_DP[2]_i_9_n_0\
    );
\ShiftReg_DP[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(3),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(3),
      I3 => \out\(25),
      O => \ShiftReg_DP[3]_i_10_n_0\
    );
\ShiftReg_DP[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(3),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(3),
      I3 => \out\(16),
      O => \ShiftReg_DP[3]_i_11_n_0\
    );
\ShiftReg_DP[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(3),
      I2 => \out\(22),
      I3 => Q(3),
      I4 => \ShiftReg_DP[3]_i_15_n_0\,
      O => \ShiftReg_DP[3]_i_12_n_0\
    );
\ShiftReg_DP[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(3),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(3),
      I3 => \out\(8),
      O => \ShiftReg_DP[3]_i_13_n_0\
    );
\ShiftReg_DP[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(3),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(3),
      I3 => \out\(5),
      O => \ShiftReg_DP[3]_i_14_n_0\
    );
\ShiftReg_DP[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(3),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(3),
      I3 => \out\(21),
      O => \ShiftReg_DP[3]_i_15_n_0\
    );
\ShiftReg_DP[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(3),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(3),
      I4 => \out\(14),
      I5 => \ShiftReg_DP[3]_i_7_n_0\,
      O => \ShiftReg_DP_reg[3]_2\
    );
\ShiftReg_DP[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(3),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(3),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[3]_i_9_n_0\,
      O => \ShiftReg_DP_reg[3]_3\
    );
\ShiftReg_DP[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[ApsCas_D][8]\(3),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(3),
      I4 => \ShiftReg_DP[3]_i_10_n_0\,
      O => \ShiftReg_DP_reg[3]_0\
    );
\ShiftReg_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(3),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(3),
      I4 => \out\(18),
      I5 => \ShiftReg_DP[3]_i_12_n_0\,
      O => \ShiftReg_DP_reg[3]_1\
    );
\ShiftReg_DP[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(3),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(3),
      I3 => \out\(12),
      O => \ShiftReg_DP[3]_i_6_n_0\
    );
\ShiftReg_DP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(10),
      I1 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(3),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_13_n_0\,
      O => \ShiftReg_DP[3]_i_7_n_0\
    );
\ShiftReg_DP[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(3),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(3),
      I3 => \out\(0),
      O => \ShiftReg_DP[3]_i_8_n_0\
    );
\ShiftReg_DP[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(3),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_14_n_0\,
      O => \ShiftReg_DP[3]_i_9_n_0\
    );
\ShiftReg_DP[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(4),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(4),
      I3 => \out\(20),
      O => \ShiftReg_DP[4]_i_10_n_0\
    );
\ShiftReg_DP[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(4),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_15_n_0\,
      O => \ShiftReg_DP[4]_i_11_n_0\
    );
\ShiftReg_DP[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(4),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(4),
      I3 => \out\(24),
      O => \ShiftReg_DP[4]_i_12_n_0\
    );
\ShiftReg_DP[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(4),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(4),
      I3 => \out\(9),
      O => \ShiftReg_DP[4]_i_13_n_0\
    );
\ShiftReg_DP[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(4),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(4),
      I3 => \out\(5),
      O => \ShiftReg_DP[4]_i_14_n_0\
    );
\ShiftReg_DP[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(4),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(4),
      I3 => \out\(16),
      O => \ShiftReg_DP[4]_i_15_n_0\
    );
\ShiftReg_DP[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(4),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(4),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[4]_i_7_n_0\,
      O => \ShiftReg_DP_reg[4]_2\
    );
\ShiftReg_DP[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(4),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(4),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[4]_i_9_n_0\,
      O => \ShiftReg_DP_reg[4]_3\
    );
\ShiftReg_DP[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_10_n_0\,
      I1 => Q(4),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(4),
      I4 => \out\(23),
      I5 => \ShiftReg_DP[4]_i_11_n_0\,
      O => \ShiftReg_DP_reg[4]_0\
    );
\ShiftReg_DP[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(4),
      I2 => \out\(26),
      I3 => \BiasConfigReg_D_reg[ApsCas_D][8]\(4),
      I4 => \ShiftReg_DP[4]_i_12_n_0\,
      O => \ShiftReg_DP_reg[4]_1\
    );
\ShiftReg_DP[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(4),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(4),
      I3 => \out\(12),
      O => \ShiftReg_DP[4]_i_6_n_0\
    );
\ShiftReg_DP[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(10),
      I1 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(4),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_13_n_0\,
      O => \ShiftReg_DP[4]_i_7_n_0\
    );
\ShiftReg_DP[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(4),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(4),
      I3 => \out\(0),
      O => \ShiftReg_DP[4]_i_8_n_0\
    );
\ShiftReg_DP[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(4),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_14_n_0\,
      O => \ShiftReg_DP[4]_i_9_n_0\
    );
\ShiftReg_DP[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(5),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(5),
      I3 => \out\(24),
      O => \ShiftReg_DP[5]_i_10_n_0\
    );
\ShiftReg_DP[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(5),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(5),
      I3 => \out\(16),
      O => \ShiftReg_DP[5]_i_11_n_0\
    );
\ShiftReg_DP[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(5),
      I2 => \out\(22),
      I3 => Q(5),
      I4 => \ShiftReg_DP[5]_i_15_n_0\,
      O => \ShiftReg_DP[5]_i_12_n_0\
    );
\ShiftReg_DP[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(5),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(5),
      I3 => \out\(9),
      O => \ShiftReg_DP[5]_i_13_n_0\
    );
\ShiftReg_DP[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(5),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(5),
      I3 => \out\(4),
      O => \ShiftReg_DP[5]_i_14_n_0\
    );
\ShiftReg_DP[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(5),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(5),
      I3 => \out\(21),
      O => \ShiftReg_DP[5]_i_15_n_0\
    );
\ShiftReg_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_6_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(5),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(5),
      I4 => \out\(15),
      I5 => \ShiftReg_DP[5]_i_7_n_0\,
      O => \ShiftReg_DP_reg[5]_2\
    );
\ShiftReg_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_8_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(5),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(5),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[5]_i_9_n_0\,
      O => \ShiftReg_DP_reg[5]_3\
    );
\ShiftReg_DP[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[ApsCas_D][8]\(5),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(5),
      I4 => \ShiftReg_DP[5]_i_10_n_0\,
      O => \ShiftReg_DP_reg[5]_0\
    );
\ShiftReg_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(5),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(5),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[5]_i_12_n_0\,
      O => \ShiftReg_DP_reg[5]_1\
    );
\ShiftReg_DP[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(5),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(5),
      I3 => \out\(13),
      O => \ShiftReg_DP[5]_i_6_n_0\
    );
\ShiftReg_DP[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(11),
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(5),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_13_n_0\,
      O => \ShiftReg_DP[5]_i_7_n_0\
    );
\ShiftReg_DP[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][14]\(5),
      I1 => \out\(1),
      I2 => \BiasConfigReg_D_reg[SSN_D][14]\(5),
      I3 => \out\(0),
      O => \ShiftReg_DP[5]_i_8_n_0\
    );
\ShiftReg_DP[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(5),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_14_n_0\,
      O => \ShiftReg_DP[5]_i_9_n_0\
    );
\ShiftReg_DP[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(2),
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(6),
      I2 => \out\(5),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(6),
      I4 => \ShiftReg_DP[6]_i_12_n_0\,
      O => \ShiftReg_DP[6]_i_10_n_0\
    );
\ShiftReg_DP[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(6),
      I1 => \out\(3),
      I2 => \BiasConfigReg_D_reg[RefrBp_D][14]\(6),
      I3 => \out\(14),
      O => \ShiftReg_DP[6]_i_11_n_0\
    );
\ShiftReg_DP[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(6),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(6),
      I3 => \out\(9),
      O => \ShiftReg_DP[6]_i_12_n_0\
    );
\ShiftReg_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_5_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(6),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(6),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[6]_i_6_n_0\,
      O => \ShiftReg_DP_reg[6]_2\
    );
\ShiftReg_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_7_n_0\,
      I1 => \ShiftReg_DP[6]_i_8_n_0\,
      I2 => Q(6),
      I3 => \out\(22),
      I4 => \BiasConfigReg_D_reg[SSN_D][14]\(6),
      I5 => \out\(0),
      O => \ShiftReg_DP_reg[6]_0\
    );
\ShiftReg_DP[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(6),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(6),
      I4 => \out\(8),
      I5 => \ShiftReg_DP[6]_i_10_n_0\,
      O => \ShiftReg_DP_reg[6]_1\
    );
\ShiftReg_DP[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(6),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(6),
      I3 => \out\(13),
      O => \ShiftReg_DP[6]_i_5_n_0\
    );
\ShiftReg_DP[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(6),
      I2 => \out\(12),
      I3 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(6),
      I4 => \ShiftReg_DP[6]_i_11_n_0\,
      O => \ShiftReg_DP[6]_i_6_n_0\
    );
\ShiftReg_DP[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(6),
      I1 => \out\(20),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[SSP_D][14]\(6),
      I4 => \out\(15),
      I5 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(6),
      O => \ShiftReg_DP[6]_i_7_n_0\
    );
\ShiftReg_DP[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OnBn_D][14]\(6),
      I1 => \out\(19),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(6),
      I3 => \out\(16),
      O => \ShiftReg_DP[6]_i_8_n_0\
    );
\ShiftReg_DP[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(6),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(6),
      I3 => \out\(4),
      O => \ShiftReg_DP[6]_i_9_n_0\
    );
\ShiftReg_DP[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(18),
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(7),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(7),
      I4 => \ShiftReg_DP[7]_i_12_n_0\,
      O => \ShiftReg_DP[7]_i_10_n_0\
    );
\ShiftReg_DP[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(7),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(7),
      I3 => \out\(12),
      O => \ShiftReg_DP[7]_i_11_n_0\
    );
\ShiftReg_DP[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(7),
      I1 => \out\(3),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(7),
      I3 => \out\(9),
      O => \ShiftReg_DP[7]_i_12_n_0\
    );
\ShiftReg_DP[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_5__0_n_0\,
      I1 => \BiasConfigReg_D_reg[SSN_D][14]\(7),
      I2 => \out\(0),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(7),
      I4 => \out\(5),
      I5 => \ShiftReg_DP[7]_i_6_n_0\,
      O => \ShiftReg_DP_reg[7]_2\
    );
\ShiftReg_DP[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_7_n_0\,
      I1 => \ShiftReg_DP[7]_i_8_n_0\,
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(7),
      I3 => \out\(16),
      I4 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(7),
      I5 => \out\(10),
      O => \ShiftReg_DP_reg[7]_0\
    );
\ShiftReg_DP[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(7),
      I2 => \out\(13),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(7),
      I4 => \out\(14),
      I5 => \ShiftReg_DP[7]_i_10_n_0\,
      O => \ShiftReg_DP_reg[7]_1\
    );
\ShiftReg_DP[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(7),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[SSP_D][14]\(7),
      I3 => \out\(1),
      O => \ShiftReg_DP[7]_i_5__0_n_0\
    );
\ShiftReg_DP[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(7),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(7),
      I4 => \ShiftReg_DP[7]_i_11_n_0\,
      O => \ShiftReg_DP[7]_i_6_n_0\
    );
\ShiftReg_DP[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(7),
      I1 => \out\(7),
      I2 => \out\(8),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(7),
      I4 => \out\(21),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(7),
      O => \ShiftReg_DP[7]_i_7_n_0\
    );
\ShiftReg_DP[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(7),
      I1 => \out\(22),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(7),
      I3 => \out\(15),
      O => \ShiftReg_DP[7]_i_8_n_0\
    );
\ShiftReg_DP[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(7),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(7),
      I3 => \out\(2),
      O => \ShiftReg_DP[7]_i_9_n_0\
    );
\ShiftReg_DP[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(2),
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(8),
      I2 => \out\(5),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(8),
      I4 => \ShiftReg_DP[8]_i_12_n_0\,
      O => \ShiftReg_DP[8]_i_10_n_0\
    );
\ShiftReg_DP[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(8),
      I1 => \out\(3),
      I2 => \BiasConfigReg_D_reg[RefrBp_D][14]\(8),
      I3 => \out\(14),
      O => \ShiftReg_DP[8]_i_11_n_0\
    );
\ShiftReg_DP[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(8),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(8),
      I3 => \out\(9),
      O => \ShiftReg_DP[8]_i_12_n_0\
    );
\ShiftReg_DP[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_5_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(8),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(8),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[8]_i_6_n_0\,
      O => \ShiftReg_DP_reg[8]_2\
    );
\ShiftReg_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_7_n_0\,
      I1 => \ShiftReg_DP[8]_i_8_n_0\,
      I2 => Q(8),
      I3 => \out\(22),
      I4 => \BiasConfigReg_D_reg[SSN_D][14]\(8),
      I5 => \out\(0),
      O => \ShiftReg_DP_reg[8]_0\
    );
\ShiftReg_DP[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(8),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(8),
      I4 => \out\(8),
      I5 => \ShiftReg_DP[8]_i_10_n_0\,
      O => \ShiftReg_DP_reg[8]_1\
    );
\ShiftReg_DP[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(8),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(8),
      I3 => \out\(13),
      O => \ShiftReg_DP[8]_i_5_n_0\
    );
\ShiftReg_DP[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(8),
      I2 => \out\(12),
      I3 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(8),
      I4 => \ShiftReg_DP[8]_i_11_n_0\,
      O => \ShiftReg_DP[8]_i_6_n_0\
    );
\ShiftReg_DP[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(8),
      I1 => \out\(20),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[SSP_D][14]\(8),
      I4 => \out\(15),
      I5 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(8),
      O => \ShiftReg_DP[8]_i_7_n_0\
    );
\ShiftReg_DP[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OnBn_D][14]\(8),
      I1 => \out\(19),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(8),
      I3 => \out\(16),
      O => \ShiftReg_DP[8]_i_8_n_0\
    );
\ShiftReg_DP[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(8),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(8),
      I3 => \out\(4),
      O => \ShiftReg_DP[8]_i_9_n_0\
    );
\ShiftReg_DP[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(16),
      I1 => \BiasConfigReg_D_reg[PrBp_D][14]\(9),
      I2 => \out\(21),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(9),
      I4 => \ShiftReg_DP[9]_i_12_n_0\,
      O => \ShiftReg_DP[9]_i_10_n_0\
    );
\ShiftReg_DP[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(9),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(9),
      I3 => \out\(6),
      O => \ShiftReg_DP[9]_i_11_n_0\
    );
\ShiftReg_DP[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(9),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(9),
      I3 => \out\(10),
      O => \ShiftReg_DP[9]_i_12_n_0\
    );
\ShiftReg_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_5_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(9),
      I2 => \out\(13),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(9),
      I4 => \out\(7),
      I5 => \ShiftReg_DP[9]_i_6_n_0\,
      O => \ShiftReg_DP_reg[9]_2\
    );
\ShiftReg_DP[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_7_n_0\,
      I1 => \ShiftReg_DP[9]_i_8_n_0\,
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(9),
      I3 => \out\(19),
      I4 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(9),
      I5 => \out\(4),
      O => \ShiftReg_DP_reg[9]_0\
    );
\ShiftReg_DP[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(9),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(9),
      I4 => \out\(9),
      I5 => \ShiftReg_DP[9]_i_10_n_0\,
      O => \ShiftReg_DP_reg[9]_1\
    );
\ShiftReg_DP[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSN_D][14]\(9),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(9),
      I3 => \out\(11),
      O => \ShiftReg_DP[9]_i_5_n_0\
    );
\ShiftReg_DP[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(8),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(9),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(9),
      I4 => \ShiftReg_DP[9]_i_11_n_0\,
      O => \ShiftReg_DP[9]_i_6_n_0\
    );
\ShiftReg_DP[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(9),
      I1 => \out\(22),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(9),
      I4 => \out\(18),
      I5 => \BiasConfigReg_D_reg[OffBn_D][14]\(9),
      O => \ShiftReg_DP[9]_i_7_n_0\
    );
\ShiftReg_DP[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(9),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(9),
      I3 => \out\(2),
      O => \ShiftReg_DP[9]_i_8_n_0\
    );
\ShiftReg_DP[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(9),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[SSP_D][14]\(9),
      I3 => \out\(1),
      O => \ShiftReg_DP[9]_i_9_n_0\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(0),
      Q => ChipBiasBitIn_DO_reg(0)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(10),
      Q => ChipBiasBitIn_DO_reg(10)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(11),
      Q => ChipBiasBitIn_DO_reg(11)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(12),
      Q => ChipBiasBitIn_DO_reg(12)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(13),
      Q => ChipBiasBitIn_DO_reg(13)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(14),
      Q => ChipBiasBitIn_DO_reg(14)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(15),
      Q => ChipBiasBitIn_DO_reg(15)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(1),
      Q => ChipBiasBitIn_DO_reg(1)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(2),
      Q => ChipBiasBitIn_DO_reg(2)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(3),
      Q => ChipBiasBitIn_DO_reg(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(4),
      Q => ChipBiasBitIn_DO_reg(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(5),
      Q => ChipBiasBitIn_DO_reg(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(6),
      Q => ChipBiasBitIn_DO_reg(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(7),
      Q => ChipBiasBitIn_DO_reg(7)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(8),
      Q => ChipBiasBitIn_DO_reg(8)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(9),
      Q => ChipBiasBitIn_DO_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ is
  port (
    ChipBiasBitInReg_D : out STD_LOGIC;
    \ShiftReg_DP_reg[55]_0\ : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ is
  signal ChipSROutput_D : STD_LOGIC_VECTOR ( 55 to 55 );
begin
ChipBiasBitIn_DO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ChipSROutput_D(55),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(2),
      I5 => \ShiftReg_DP_reg[15]_0\(0),
      O => ChipBiasBitInReg_D
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(0),
      Q => \ShiftReg_DP_reg[55]_0\(0)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(10),
      Q => \ShiftReg_DP_reg[55]_0\(10)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(11),
      Q => \ShiftReg_DP_reg[55]_0\(11)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(12),
      Q => \ShiftReg_DP_reg[55]_0\(12)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(13),
      Q => \ShiftReg_DP_reg[55]_0\(13)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(14),
      Q => \ShiftReg_DP_reg[55]_0\(14)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(15),
      Q => \ShiftReg_DP_reg[55]_0\(15)
    );
\ShiftReg_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(16),
      Q => \ShiftReg_DP_reg[55]_0\(16)
    );
\ShiftReg_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(17),
      Q => \ShiftReg_DP_reg[55]_0\(17)
    );
\ShiftReg_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(18),
      Q => \ShiftReg_DP_reg[55]_0\(18)
    );
\ShiftReg_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(19),
      Q => \ShiftReg_DP_reg[55]_0\(19)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(1),
      Q => \ShiftReg_DP_reg[55]_0\(1)
    );
\ShiftReg_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(20),
      Q => \ShiftReg_DP_reg[55]_0\(20)
    );
\ShiftReg_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(21),
      Q => \ShiftReg_DP_reg[55]_0\(21)
    );
\ShiftReg_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(22),
      Q => \ShiftReg_DP_reg[55]_0\(22)
    );
\ShiftReg_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(23),
      Q => \ShiftReg_DP_reg[55]_0\(23)
    );
\ShiftReg_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(24),
      Q => \ShiftReg_DP_reg[55]_0\(24)
    );
\ShiftReg_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(25),
      Q => \ShiftReg_DP_reg[55]_0\(25)
    );
\ShiftReg_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(26),
      Q => \ShiftReg_DP_reg[55]_0\(26)
    );
\ShiftReg_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(27),
      Q => \ShiftReg_DP_reg[55]_0\(27)
    );
\ShiftReg_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(28),
      Q => \ShiftReg_DP_reg[55]_0\(28)
    );
\ShiftReg_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(29),
      Q => \ShiftReg_DP_reg[55]_0\(29)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(2),
      Q => \ShiftReg_DP_reg[55]_0\(2)
    );
\ShiftReg_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(30),
      Q => \ShiftReg_DP_reg[55]_0\(30)
    );
\ShiftReg_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(31),
      Q => \ShiftReg_DP_reg[55]_0\(31)
    );
\ShiftReg_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(32),
      Q => \ShiftReg_DP_reg[55]_0\(32)
    );
\ShiftReg_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(33),
      Q => \ShiftReg_DP_reg[55]_0\(33)
    );
\ShiftReg_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(34),
      Q => \ShiftReg_DP_reg[55]_0\(34)
    );
\ShiftReg_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(35),
      Q => \ShiftReg_DP_reg[55]_0\(35)
    );
\ShiftReg_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(36),
      Q => \ShiftReg_DP_reg[55]_0\(36)
    );
\ShiftReg_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(37),
      Q => \ShiftReg_DP_reg[55]_0\(37)
    );
\ShiftReg_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(38),
      Q => \ShiftReg_DP_reg[55]_0\(38)
    );
\ShiftReg_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(39),
      Q => \ShiftReg_DP_reg[55]_0\(39)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(3),
      Q => \ShiftReg_DP_reg[55]_0\(3)
    );
\ShiftReg_DP_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(40),
      Q => \ShiftReg_DP_reg[55]_0\(40)
    );
\ShiftReg_DP_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(41),
      Q => \ShiftReg_DP_reg[55]_0\(41)
    );
\ShiftReg_DP_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(42),
      Q => \ShiftReg_DP_reg[55]_0\(42)
    );
\ShiftReg_DP_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(43),
      Q => \ShiftReg_DP_reg[55]_0\(43)
    );
\ShiftReg_DP_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(44),
      Q => \ShiftReg_DP_reg[55]_0\(44)
    );
\ShiftReg_DP_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(45),
      Q => \ShiftReg_DP_reg[55]_0\(45)
    );
\ShiftReg_DP_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(46),
      Q => \ShiftReg_DP_reg[55]_0\(46)
    );
\ShiftReg_DP_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(47),
      Q => \ShiftReg_DP_reg[55]_0\(47)
    );
\ShiftReg_DP_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(48),
      Q => \ShiftReg_DP_reg[55]_0\(48)
    );
\ShiftReg_DP_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(49),
      Q => \ShiftReg_DP_reg[55]_0\(49)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(4),
      Q => \ShiftReg_DP_reg[55]_0\(4)
    );
\ShiftReg_DP_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(50),
      Q => \ShiftReg_DP_reg[55]_0\(50)
    );
\ShiftReg_DP_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(51),
      Q => \ShiftReg_DP_reg[55]_0\(51)
    );
\ShiftReg_DP_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(52),
      Q => \ShiftReg_DP_reg[55]_0\(52)
    );
\ShiftReg_DP_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(53),
      Q => \ShiftReg_DP_reg[55]_0\(53)
    );
\ShiftReg_DP_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(54),
      Q => \ShiftReg_DP_reg[55]_0\(54)
    );
\ShiftReg_DP_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(55),
      Q => ChipSROutput_D(55)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(5),
      Q => \ShiftReg_DP_reg[55]_0\(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(6),
      Q => \ShiftReg_DP_reg[55]_0\(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(7),
      Q => \ShiftReg_DP_reg[55]_0\(7)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(8),
      Q => \ShiftReg_DP_reg[55]_0\(8)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => D(9),
      Q => \ShiftReg_DP_reg[55]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister is
  port (
    ChipBiasEnable_SO : out STD_LOGIC;
    I144 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => I144(0),
      Q => ChipBiasEnable_SO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
  port (
    O147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DeviceIsMaster_SO : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => DeviceIsMaster_SO,
      Q => O147(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_0\ is
  port (
    Output_SO : out STD_LOGIC;
    O147 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_0\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_0\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => O147(0),
      Q => Output_SO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
  port (
    DVSEventOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => DVSEventOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ is
  port (
    PixelFilterOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => PixelFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_14\ is
  port (
    PolarityFilterOutValidReg_S : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_14\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_14\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_14\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Output_SO_reg[0]_0\(0),
      Q => PolarityFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_17\ is
  port (
    ROIFilterOutValidReg_S : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]\ : in STD_LOGIC;
    \Output_SO_reg[6]_0\ : in STD_LOGIC;
    \Output_SO_reg[6]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_17\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_17\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_17\ is
  signal \^roifilteroutvalidreg_s\ : STD_LOGIC;
begin
  ROIFilterOutValidReg_S <= \^roifilteroutvalidreg_s\;
\Output_SO[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => \^roifilteroutvalidreg_s\,
      I1 => Q(0),
      I2 => \Output_SO_reg[6]\,
      I3 => \Output_SO_reg[6]_0\,
      I4 => \Output_SO_reg[6]_1\,
      I5 => \Output_SO_reg[6]_2\,
      O => \Output_SO_reg[0]_0\(0)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => E(0),
      Q => \^roifilteroutvalidreg_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_19\ is
  port (
    \FifoControl_SI[WriteSide][Write_S]\ : out STD_LOGIC;
    RowOnlyFilterInValidReg_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SkipFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_19\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_19\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_19\ is
  signal RowOnlyFilterOutValidReg_S : STD_LOGIC;
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => RowOnlyFilterInValidReg_S,
      Q => RowOnlyFilterOutValidReg_S
    );
\bl.fifo_18_inst_bl.fifo_18_bl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => RowOnlyFilterOutValidReg_S,
      I1 => Q(0),
      I2 => SkipFilterOutValidReg_S,
      I3 => \Output_SO_reg[13]\(0),
      O => \FifoControl_SI[WriteSide][Write_S]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_21\ is
  port (
    SkipFilterOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_21\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_21\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_21\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => SkipFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_23\ is
  port (
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_23\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_23\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_23\ is
  signal \^output_so_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal StatisticsEventsColumn_SP : STD_LOGIC;
begin
  \Output_SO_reg[0]_0\(0) <= \^output_so_reg[0]_0\(0);
\Count_DP[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsColumn_SP,
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP_reg[39]\
    );
\Output_SO[13]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(0),
      O => \^output_so_reg[0]_0\(0)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \^output_so_reg[0]_0\(0),
      Q => StatisticsEventsColumn_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_25\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]\ : in STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_25\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_25\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_25\ is
  signal \Output_SO[0]_i_2__2_n_0\ : STD_LOGIC;
  signal StatisticsEventsDropped_SN : STD_LOGIC;
  signal StatisticsEventsDropped_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsDropped_SP,
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP_reg[39]\
    );
\Output_SO[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \Output_SO[0]_i_2__2_n_0\,
      I1 => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]\,
      I2 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I3 => \out\(1),
      I4 => DVSAERReq_ABI,
      I5 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => StatisticsEventsDropped_SN
    );
\Output_SO[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      O => \Output_SO[0]_i_2__2_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => StatisticsEventsDropped_SN,
      Q => StatisticsEventsDropped_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_27\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_27\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_27\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_27\ is
  signal \Output_SO[0]_i_1__11_n_0\ : STD_LOGIC;
  signal StatisticsEventsRow_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsRow_SP,
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP_reg[39]\
    );
\Output_SO[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => \Output_SO[0]_i_1__11_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => \Output_SO[0]_i_1__11_n_0\,
      Q => StatisticsEventsRow_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_29\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    StatisticsFilteredBackgroundActivity_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_29\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_29\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_29\ is
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
begin
\Count_DP[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[0]\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP_reg[39]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => StatisticsFilteredBackgroundActivity_SN,
      Q => \Output_SO_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_3\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]\ : in STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_3\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_3\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_3\ is
  signal StatisticsDVSDropped_SN : STD_LOGIC;
  signal StatisticsDVSDropped_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsDVSDropped_SP,
      I1 => \MultiplexerConfigReg_D_reg[Run_S]\,
      O => \Count_DP_reg[39]\
    );
\Output_SO[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Q(3),
      I1 => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]\,
      I2 => Q(2),
      I3 => \OutFifoControl_SO[Empty_S]\,
      I4 => Q(0),
      I5 => Q(1),
      O => StatisticsDVSDropped_SN
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => StatisticsDVSDropped_SN,
      Q => StatisticsDVSDropped_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_31\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    StatisticsFilteredRefractoryPeriod_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_31\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_31\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_31\ is
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
begin
\Count_DP[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[0]\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP_reg[39]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => StatisticsFilteredRefractoryPeriod_SN,
      Q => \Output_SO_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_33\ is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[0]_1\ : out STD_LOGIC;
    \Output_SO_reg[0]_2\ : out STD_LOGIC;
    \Output_SO_reg[0]_3\ : out STD_LOGIC;
    StatisticsFilteredPixels_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \Output_SO_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_33\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_33\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_33\ is
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
begin
\Count_DP[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[0]\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \Count_DP_reg[39]\
    );
\Output_SO[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Output_SO_reg[6]_6\(0),
      I1 => \Output_SO_reg[6]_7\(0),
      I2 => \Output_SO_reg[6]_8\(0),
      I3 => \Output_SO_reg[6]_9\(0),
      O => \Output_SO_reg[0]_2\
    );
\Output_SO[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Output_SO_reg[6]_10\(0),
      I1 => \Output_SO_reg[6]_11\(0),
      I2 => \Output_SO_reg[6]_12\(0),
      I3 => \Output_SO_reg[6]_13\(0),
      O => \Output_SO_reg[0]_3\
    );
\Output_SO[13]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Output_SO_reg[6]\(0),
      I1 => \Output_SO_reg[6]_0\(0),
      I2 => CO(0),
      I3 => \Output_SO_reg[6]_1\(0),
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Output_SO_reg[6]_2\(0),
      I1 => \Output_SO_reg[6]_3\(0),
      I2 => \Output_SO_reg[6]_4\(0),
      I3 => \Output_SO_reg[6]_5\(0),
      O => \Output_SO_reg[0]_1\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => StatisticsFilteredPixels_SN,
      Q => \Output_SO_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_5\ is
  port (
    TimestampOverflowBufferOverflow_S : out STD_LOGIC;
    BooleanToStdLogic : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TimestampOverflow_S : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_5\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_5\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_5\ is
  signal \^booleantostdlogic\ : STD_LOGIC;
  signal \Output_SO[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_4__0_n_0\ : STD_LOGIC;
  signal Overflow_S : STD_LOGIC;
begin
  BooleanToStdLogic <= \^booleantostdlogic\;
\Output_SO[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000000"
    )
        port map (
      I0 => \^booleantostdlogic\,
      I1 => \State_DP_reg[3]\(1),
      I2 => \State_DP_reg[3]\(0),
      I3 => \State_DP_reg[3]\(3),
      I4 => \State_DP_reg[3]\(2),
      I5 => TimestampOverflow_S,
      O => Overflow_S
    );
\Output_SO[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Output_SO[0]_i_3__0_n_0\,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(9),
      I4 => Q(8),
      I5 => \Output_SO[0]_i_4__0_n_0\,
      O => \^booleantostdlogic\
    );
\Output_SO[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => \Output_SO[0]_i_3__0_n_0\
    );
\Output_SO[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \Output_SO[0]_i_4__0_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Overflow_S,
      Q => TimestampOverflowBufferOverflow_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_6\ is
  port (
    \Count_DP_reg[11]\ : out STD_LOGIC;
    BooleanToStdLogic : out STD_LOGIC;
    TimestampResetBufferClear_S : out STD_LOGIC;
    \AERSMOutFifoData_DO[1]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[2]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[3]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[4]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[5]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[6]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[7]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[8]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[9]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[10]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[11]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[12]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_D_reg[TimestampRun_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SN0 : in STD_LOGIC;
    HighestTimestampSent_SP_reg_0 : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_6\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_6\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_6\ is
  signal \^booleantostdlogic\ : STD_LOGIC;
  signal \^count_dp_reg[11]\ : STD_LOGIC;
  signal HighestTimestampSent_SP_i_2_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_5_n_0 : STD_LOGIC;
  signal \Output_SO[0]_i_5_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_6_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_7_n_0\ : STD_LOGIC;
  signal Overflow_S : STD_LOGIC;
  signal \^timestampresetbufferclear_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[14]_INST_0_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of HighestTimestampSent_SP_i_5 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_3\ : label is "soft_lutpair67";
begin
  BooleanToStdLogic <= \^booleantostdlogic\;
  \Count_DP_reg[11]\ <= \^count_dp_reg[11]\;
  TimestampResetBufferClear_S <= \^timestampresetbufferclear_s\;
\AERSMOutFifoData_DO[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(9),
      O => \AERSMOutFifoData_DO[10]\
    );
\AERSMOutFifoData_DO[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(10),
      O => \AERSMOutFifoData_DO[11]\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^count_dp_reg[11]\,
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(2),
      I4 => \State_DP_reg[3]\(1),
      O => \AERSMOutFifoData_DO[12]\
    );
\AERSMOutFifoData_DO[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(0),
      O => \AERSMOutFifoData_DO[1]\
    );
\AERSMOutFifoData_DO[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(1),
      O => \AERSMOutFifoData_DO[2]\
    );
\AERSMOutFifoData_DO[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(2),
      O => \AERSMOutFifoData_DO[3]\
    );
\AERSMOutFifoData_DO[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(3),
      O => \AERSMOutFifoData_DO[4]\
    );
\AERSMOutFifoData_DO[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(4),
      O => \AERSMOutFifoData_DO[5]\
    );
\AERSMOutFifoData_DO[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(5),
      O => \AERSMOutFifoData_DO[6]\
    );
\AERSMOutFifoData_DO[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(6),
      O => \AERSMOutFifoData_DO[7]\
    );
\AERSMOutFifoData_DO[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(7),
      O => \AERSMOutFifoData_DO[8]\
    );
\AERSMOutFifoData_DO[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \^count_dp_reg[11]\,
      I5 => \Count_DP_reg[11]_0\(8),
      O => \AERSMOutFifoData_DO[9]\
    );
\Count_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0006"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(2),
      I4 => \^count_dp_reg[11]\,
      O => E(0)
    );
HighestTimestampSent_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => HighestTimestampSent_SP_i_2_n_0,
      I1 => HighestTimestampSent_SP_reg_0,
      I2 => \State_DP_reg[3]\(0),
      I3 => \State_DP_reg[2]\,
      I4 => HighestTimestampSent_SP_i_5_n_0,
      I5 => HighestTimestampSent_SP,
      O => HighestTimestampSent_SP_reg
    );
HighestTimestampSent_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => HighestTimestampSent_SN0,
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(1),
      I3 => \^count_dp_reg[11]\,
      O => HighestTimestampSent_SP_i_2_n_0
    );
HighestTimestampSent_SP_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \State_DP_reg[3]\(0),
      I1 => \State_DP_reg[3]\(1),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(2),
      I4 => \^count_dp_reg[11]\,
      O => HighestTimestampSent_SP_i_5_n_0
    );
\Output_SO[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^booleantostdlogic\,
      I1 => \MultiplexerConfigReg_D_reg[TimestampRun_S]\,
      I2 => \^timestampresetbufferclear_s\,
      I3 => \SyncSignalSyncFF_S_reg[0]\,
      O => Overflow_S
    );
\Output_SO[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Output_SO[0]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \Output_SO[0]_i_6_n_0\,
      I5 => \Output_SO[0]_i_7_n_0\,
      O => \^booleantostdlogic\
    );
\Output_SO[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \State_DP_reg[3]\(1),
      I1 => \State_DP_reg[3]\(0),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(2),
      O => \^timestampresetbufferclear_s\
    );
\Output_SO[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \Output_SO[0]_i_5_n_0\
    );
\Output_SO[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(7),
      O => \Output_SO[0]_i_6_n_0\
    );
\Output_SO[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(12),
      I3 => Q(11),
      O => \Output_SO[0]_i_7_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Overflow_S,
      Q => \^count_dp_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ is
  port (
    BARefrFilterOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => E(0),
      Q => BARefrFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  signal Output_SO : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Output_SO[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Output_SO[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Output_SO[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Output_SO[8]_i_1\ : label is "soft_lutpair47";
begin
\Output_SO[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(1),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(0),
      O => D(0)
    );
\Output_SO[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => Output_SO(0),
      O => D(9)
    );
\Output_SO[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(2),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(1),
      O => D(1)
    );
\Output_SO[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(2),
      O => D(2)
    );
\Output_SO[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(4),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(3),
      O => D(3)
    );
\Output_SO[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(5),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(4),
      O => D(4)
    );
\Output_SO[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(6),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(5),
      O => D(5)
    );
\Output_SO[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(7),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(6),
      O => D(6)
    );
\Output_SO[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(8),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(7),
      O => D(7)
    );
\Output_SO[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => Output_SO(9),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Output_SO(8),
      O => D(8)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(0),
      Q => Output_SO(0)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(1),
      Q => Output_SO(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(2),
      Q => Output_SO(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(3),
      Q => Output_SO(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(4),
      Q => Output_SO(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(5),
      Q => Output_SO(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(6),
      Q => Output_SO(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(7),
      Q => Output_SO(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(8),
      Q => Output_SO(8)
    );
\Output_SO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => DVSAERData_AI(9),
      Q => Output_SO(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\ : in STD_LOGIC;
    BARefrFilterOutValidReg_S : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Count_DP[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\,
      I2 => BARefrFilterOutValidReg_S,
      O => E(0)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(1),
      D => \Output_SO_reg[13]_0\(10),
      Q => \^q\(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[2]\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_11\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \LookupAddress2_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LookupValid2_DP_reg : out STD_LOGIC;
    LookupValid2_DP_reg_0 : out STD_LOGIC;
    LookupValid2_DP_reg_1 : out STD_LOGIC;
    LookupValid3_DP_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LookupAddress2_DP_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LookupValid3_DP_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LookupValid2_DP_reg_2 : out STD_LOGIC;
    \LookupAddress2_DP_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LastRowAddress_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LastRowAddress_DP_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \LastRowAddress_DP_reg[0]\ : in STD_LOGIC;
    IsCornerUpLeft_S : in STD_LOGIC;
    \LastRowAddress_DP_reg[6]_0\ : in STD_LOGIC;
    \Output_SO_reg[1]_0\ : in STD_LOGIC;
    \LastRowAddress_DP_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LastRowAddress_DP_reg[6]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_11\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_11\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_11\ is
  signal \LookupAddress1_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal LookupValid2_DP_i_12_n_0 : STD_LOGIC;
  signal LookupValid2_DP_i_5_n_0 : STD_LOGIC;
  signal \^lookupvalid2_dp_reg_0\ : STD_LOGIC;
  signal \^lookupvalid2_dp_reg_1\ : STD_LOGIC;
  signal \^lookupvalid2_dp_reg_2\ : STD_LOGIC;
  signal LookupValid3_DP_i_3_n_0 : STD_LOGIC;
  signal \^lookupvalid3_dp_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LookupAddress1_DP[1]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of LookupValid2_DP_i_10 : label is "soft_lutpair51";
begin
  LookupValid2_DP_reg_0 <= \^lookupvalid2_dp_reg_0\;
  LookupValid2_DP_reg_1 <= \^lookupvalid2_dp_reg_1\;
  LookupValid2_DP_reg_2 <= \^lookupvalid2_dp_reg_2\;
  LookupValid3_DP_reg <= \^lookupvalid3_dp_reg\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\LookupAddress1_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF035757CF035757"
    )
        port map (
      I0 => \LookupAddress1_DP[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \Output_SO_reg[1]_0\,
      I3 => \LastRowAddress_DP_reg[5]\(0),
      I4 => \LastRowAddress_DP_reg[0]\,
      I5 => \^q\(1),
      O => D(0)
    );
\LookupAddress1_DP[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"900F9FFF"
    )
        port map (
      I0 => \LastRowAddress_DP_reg[6]\(1),
      I1 => \LastRowAddress_DP_reg[6]\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => O(0),
      O => \LookupAddress1_DP[1]_i_2_n_0\
    );
LookupValid2_DP_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^lookupvalid2_dp_reg_2\
    );
LookupValid2_DP_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => LookupValid2_DP_i_12_n_0
    );
LookupValid2_DP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F800F0F8F8"
    )
        port map (
      I0 => \^lookupvalid2_dp_reg_0\,
      I1 => \LastRowAddress_DP_reg[0]\,
      I2 => LookupValid2_DP_i_5_n_0,
      I3 => IsCornerUpLeft_S,
      I4 => \LastRowAddress_DP_reg[6]_0\,
      I5 => \^lookupvalid2_dp_reg_1\,
      O => LookupValid2_DP_reg
    );
LookupValid2_DP_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3005"
    )
        port map (
      I0 => \^lookupvalid2_dp_reg_1\,
      I1 => \^lookupvalid3_dp_reg\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \^lookupvalid2_dp_reg_0\
    );
LookupValid2_DP_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050503050500"
    )
        port map (
      I0 => \^lookupvalid2_dp_reg_1\,
      I1 => \^lookupvalid3_dp_reg\,
      I2 => \LastRowAddress_DP_reg[6]_1\,
      I3 => \LastRowAddress_DP_reg[1]\(1),
      I4 => \LastRowAddress_DP_reg[1]\(0),
      I5 => \^lookupvalid2_dp_reg_2\,
      O => LookupValid2_DP_i_5_n_0
    );
LookupValid2_DP_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => LookupValid2_DP_i_12_n_0,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \^lookupvalid2_dp_reg_1\
    );
LookupValid3_DP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004C0043FF7FFF7"
    )
        port map (
      I0 => \LastRowAddress_DP_reg[6]_0\,
      I1 => \LastRowAddress_DP_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^lookupvalid3_dp_reg\,
      I5 => LookupValid3_DP_i_3_n_0,
      O => LookupValid3_DP_reg_0
    );
LookupValid3_DP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      I3 => \^q\(2),
      I4 => \^q\(8),
      I5 => LookupValid2_DP_i_12_n_0,
      O => \^lookupvalid3_dp_reg\
    );
LookupValid3_DP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^lookupvalid2_dp_reg_1\,
      I1 => \LastRowAddress_DP_reg[6]_1\,
      I2 => \LastRowAddress_DP_reg[1]\(1),
      I3 => \LastRowAddress_DP_reg[1]\(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => LookupValid3_DP_i_3_n_0
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => \Output_SO_reg[13]_0\(10),
      Q => \^q\(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(8),
      Q => \^q\(8)
    );
\i___1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA6955995599559"
    )
        port map (
      I0 => \LastRowAddress_DP_reg[6]\(6),
      I1 => \LastRowAddress_DP_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \LastRowAddress_DP_reg[6]\(4),
      I5 => \LastRowAddress_DP_reg[6]\(5),
      O => \LookupAddress2_DP_reg[7]\(0)
    );
\i___1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778777778878888"
    )
        port map (
      I0 => \LastRowAddress_DP_reg[6]\(5),
      I1 => \LastRowAddress_DP_reg[6]\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \LastRowAddress_DP_reg[0]\,
      I5 => \LastRowAddress_DP_reg[6]\(6),
      O => \LookupAddress2_DP_reg[7]_0\(0)
    );
\i___1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB2AA22AA22AA2"
    )
        port map (
      I0 => \LastRowAddress_DP_reg[6]\(6),
      I1 => \LastRowAddress_DP_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \LastRowAddress_DP_reg[6]\(4),
      I5 => \LastRowAddress_DP_reg[6]\(5),
      O => \LookupAddress2_DP_reg[11]\(0)
    );
\i___1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \LastRowAddress_DP_reg[1]\(0),
      I3 => \LastRowAddress_DP_reg[1]\(1),
      O => DI(0)
    );
\i___1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \LastRowAddress_DP_reg[1]\(0),
      I3 => \LastRowAddress_DP_reg[1]\(1),
      I4 => \LastRowAddress_DP_reg[6]\(3),
      O => S(1)
    );
\i___1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \LastRowAddress_DP_reg[1]\(0),
      I3 => \LastRowAddress_DP_reg[1]\(1),
      I4 => \LastRowAddress_DP_reg[6]\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_13\ is
  port (
    \Output_SO_reg[13]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : out STD_LOGIC;
    \Output_SO_reg[3]_0\ : out STD_LOGIC;
    \Output_SO_reg[4]_0\ : out STD_LOGIC;
    \Output_SO_reg[5]_0\ : out STD_LOGIC;
    \Output_SO_reg[6]_0\ : out STD_LOGIC;
    \Output_SO_reg[7]_0\ : out STD_LOGIC;
    \Output_SO_reg[8]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PolarityFilterOutValidReg_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[0]_2\ : in STD_LOGIC;
    \Output_SO_reg[1]_1\ : in STD_LOGIC;
    \Output_SO_reg[2]_1\ : in STD_LOGIC;
    \Output_SO_reg[3]_1\ : in STD_LOGIC;
    \Output_SO_reg[4]_1\ : in STD_LOGIC;
    \Output_SO_reg[5]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_1\ : in STD_LOGIC;
    \Output_SO_reg[7]_1\ : in STD_LOGIC;
    \Output_SO_reg[8]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_13\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_13\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_13\ is
  signal BOOL123_in : STD_LOGIC;
  signal BOOL125_in : STD_LOGIC;
  signal \Output_SO[13]_i_10_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_11_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_18_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_19_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_20_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_21_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_22__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_23__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_24__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_25__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_26__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_27__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_28__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_29__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_30__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_31__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_32__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_33__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_7_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_8_n_0\ : STD_LOGIC;
  signal \^output_so_reg[13]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Output_SO_reg[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9__0_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9__0_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9__0_n_3\ : STD_LOGIC;
  signal \NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Output_SO[6]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Output_SO[7]_i_1__1\ : label is "soft_lutpair55";
begin
  \Output_SO_reg[13]_0\(10 downto 0) <= \^output_so_reg[13]_0\(10 downto 0);
\Output_SO[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[0]_2\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(0),
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => \^output_so_reg[13]_0\(8),
      O => \Output_SO[13]_i_10_n_0\
    );
\Output_SO[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(8),
      I1 => Q(8),
      O => \Output_SO[13]_i_11_n_0\
    );
\Output_SO[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(7),
      I3 => \^output_so_reg[13]_0\(7),
      O => \Output_SO[13]_i_18_n_0\
    );
\Output_SO[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(4),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(4),
      I2 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(5),
      I3 => \^output_so_reg[13]_0\(5),
      O => \Output_SO[13]_i_19_n_0\
    );
\Output_SO[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222222222"
    )
        port map (
      I0 => PolarityFilterOutValidReg_S,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => BOOL125_in,
      I3 => BOOL123_in,
      I4 => CO(0),
      I5 => \Output_SO_reg[8]_1\(0),
      O => E(0)
    );
\Output_SO[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(2),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(2),
      I2 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(3),
      I3 => \^output_so_reg[13]_0\(3),
      O => \Output_SO[13]_i_20_n_0\
    );
\Output_SO[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(1),
      I3 => \^output_so_reg[13]_0\(1),
      O => \Output_SO[13]_i_21_n_0\
    );
\Output_SO[13]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(6),
      I2 => \^output_so_reg[13]_0\(7),
      I3 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(7),
      O => \Output_SO[13]_i_22__0_n_0\
    );
\Output_SO[13]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(4),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(4),
      I2 => \^output_so_reg[13]_0\(5),
      I3 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(5),
      O => \Output_SO[13]_i_23__0_n_0\
    );
\Output_SO[13]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(2),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(2),
      I2 => \^output_so_reg[13]_0\(3),
      I3 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(3),
      O => \Output_SO[13]_i_24__0_n_0\
    );
\Output_SO[13]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(0),
      I2 => \^output_so_reg[13]_0\(1),
      I3 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(1),
      O => \Output_SO[13]_i_25__0_n_0\
    );
\Output_SO[13]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => \^output_so_reg[13]_0\(6),
      I2 => \^output_so_reg[13]_0\(7),
      I3 => Q(7),
      O => \Output_SO[13]_i_26__0_n_0\
    );
\Output_SO[13]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => \^output_so_reg[13]_0\(4),
      I2 => \^output_so_reg[13]_0\(5),
      I3 => Q(5),
      O => \Output_SO[13]_i_27__0_n_0\
    );
\Output_SO[13]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_so_reg[13]_0\(2),
      I2 => \^output_so_reg[13]_0\(3),
      I3 => Q(3),
      O => \Output_SO[13]_i_28__0_n_0\
    );
\Output_SO[13]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => \^output_so_reg[13]_0\(0),
      I2 => \^output_so_reg[13]_0\(1),
      I3 => Q(1),
      O => \Output_SO[13]_i_29__0_n_0\
    );
\Output_SO[13]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \^output_so_reg[13]_0\(6),
      I2 => Q(7),
      I3 => \^output_so_reg[13]_0\(7),
      O => \Output_SO[13]_i_30__0_n_0\
    );
\Output_SO[13]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \^output_so_reg[13]_0\(4),
      I2 => Q(5),
      I3 => \^output_so_reg[13]_0\(5),
      O => \Output_SO[13]_i_31__0_n_0\
    );
\Output_SO[13]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_so_reg[13]_0\(2),
      I2 => Q(3),
      I3 => \^output_so_reg[13]_0\(3),
      O => \Output_SO[13]_i_32__0_n_0\
    );
\Output_SO[13]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \^output_so_reg[13]_0\(0),
      I2 => Q(1),
      I3 => \^output_so_reg[13]_0\(1),
      O => \Output_SO[13]_i_33__0_n_0\
    );
\Output_SO[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_so_reg[13]_0\(8),
      I1 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(8),
      O => \Output_SO[13]_i_7_n_0\
    );
\Output_SO[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(8),
      I1 => \^output_so_reg[13]_0\(8),
      O => \Output_SO[13]_i_8_n_0\
    );
\Output_SO[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[1]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(1),
      O => \Output_SO_reg[1]_0\
    );
\Output_SO[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[2]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(2),
      O => \Output_SO_reg[2]_0\
    );
\Output_SO[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[3]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(3),
      O => \Output_SO_reg[3]_0\
    );
\Output_SO[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[4]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(4),
      O => \Output_SO_reg[4]_0\
    );
\Output_SO[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[5]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(5),
      O => \Output_SO_reg[5]_0\
    );
\Output_SO[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[6]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(6),
      O => \Output_SO_reg[6]_0\
    );
\Output_SO[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[7]_1\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(7),
      O => \Output_SO_reg[7]_0\
    );
\Output_SO[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[8]_2\,
      I1 => \^output_so_reg[13]_0\(10),
      I2 => \^output_so_reg[13]_0\(8),
      O => \Output_SO_reg[8]_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(0),
      Q => \^output_so_reg[13]_0\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(0),
      D => D(9),
      Q => \^output_so_reg[13]_0\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(10),
      Q => \^output_so_reg[13]_0\(10)
    );
\Output_SO_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_6__0_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL125_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO[13]_i_7_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO[13]_i_8_n_0\
    );
\Output_SO_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_9__0_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL123_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO[13]_i_10_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO[13]_i_11_n_0\
    );
\Output_SO_reg[13]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_6__0_n_0\,
      CO(2) => \Output_SO_reg[13]_i_6__0_n_1\,
      CO(1) => \Output_SO_reg[13]_i_6__0_n_2\,
      CO(0) => \Output_SO_reg[13]_i_6__0_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_18_n_0\,
      DI(2) => \Output_SO[13]_i_19_n_0\,
      DI(1) => \Output_SO[13]_i_20_n_0\,
      DI(0) => \Output_SO[13]_i_21_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_22__0_n_0\,
      S(2) => \Output_SO[13]_i_23__0_n_0\,
      S(1) => \Output_SO[13]_i_24__0_n_0\,
      S(0) => \Output_SO[13]_i_25__0_n_0\
    );
\Output_SO_reg[13]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_9__0_n_0\,
      CO(2) => \Output_SO_reg[13]_i_9__0_n_1\,
      CO(1) => \Output_SO_reg[13]_i_9__0_n_2\,
      CO(0) => \Output_SO_reg[13]_i_9__0_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_26__0_n_0\,
      DI(2) => \Output_SO[13]_i_27__0_n_0\,
      DI(1) => \Output_SO[13]_i_28__0_n_0\,
      DI(0) => \Output_SO[13]_i_29__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_30__0_n_0\,
      S(2) => \Output_SO[13]_i_31__0_n_0\,
      S(1) => \Output_SO[13]_i_32__0_n_0\,
      S(0) => \Output_SO[13]_i_33__0_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(1),
      Q => \^output_so_reg[13]_0\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(2),
      Q => \^output_so_reg[13]_0\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(3),
      Q => \^output_so_reg[13]_0\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(4),
      Q => \^output_so_reg[13]_0\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(5),
      Q => \^output_so_reg[13]_0\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(6),
      Q => \^output_so_reg[13]_0\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(7),
      Q => \^output_so_reg[13]_0\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\(0),
      CLR => AR(1),
      D => D(8),
      Q => \^output_so_reg[13]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    StatisticsFilteredPixels_SN : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : out STD_LOGIC;
    \Output_SO_reg[3]_0\ : out STD_LOGIC;
    \Output_SO_reg[4]_0\ : out STD_LOGIC;
    \Output_SO_reg[5]_0\ : out STD_LOGIC;
    \Output_SO_reg[6]_0\ : out STD_LOGIC;
    \Output_SO_reg[7]_0\ : out STD_LOGIC;
    \Output_SO_reg[8]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Output_SO_reg[6]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_2\ : in STD_LOGIC;
    \Output_SO_reg[6]_3\ : in STD_LOGIC;
    \Output_SO_reg[6]_4\ : in STD_LOGIC;
    ROIFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[0]_8\ : in STD_LOGIC;
    \Output_SO_reg[1]_1\ : in STD_LOGIC;
    \Output_SO_reg[2]_1\ : in STD_LOGIC;
    \Output_SO_reg[3]_1\ : in STD_LOGIC;
    \Output_SO_reg[4]_1\ : in STD_LOGIC;
    \Output_SO_reg[5]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_5\ : in STD_LOGIC;
    \Output_SO_reg[7]_1\ : in STD_LOGIC;
    \Output_SO_reg[8]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_15\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_15\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_15\ is
  signal \Output_SO[13]_i_25_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_26_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_27_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_31_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_32_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_33_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_37_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_38_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_39_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_43_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_44_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_45_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_49_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_50_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_51_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_55_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_56_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_57_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_61_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_62_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_63_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_67_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_68_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_69_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_17_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_17_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_19_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_19_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_21_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_21_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Output_SO[6]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Output_SO[7]_i_1__0\ : label is "soft_lutpair59";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \Output_SO_reg[6]_1\,
      I1 => \Output_SO_reg[6]_2\,
      I2 => \Output_SO_reg[6]_3\,
      I3 => \Output_SO_reg[6]_4\,
      I4 => \^q\(10),
      I5 => ROIFilterOutValidReg_S,
      O => StatisticsFilteredPixels_SN
    );
\Output_SO[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[0]_8\,
      I1 => \^q\(10),
      I2 => \^q\(0),
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_25_n_0\
    );
\Output_SO[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_26_n_0\
    );
\Output_SO[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_27_n_0\
    );
\Output_SO[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_31_n_0\
    );
\Output_SO[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_32_n_0\
    );
\Output_SO[13]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_33_n_0\
    );
\Output_SO[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_37_n_0\
    );
\Output_SO[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_38_n_0\
    );
\Output_SO[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_39_n_0\
    );
\Output_SO[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_43_n_0\
    );
\Output_SO[13]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_44_n_0\
    );
\Output_SO[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_45_n_0\
    );
\Output_SO[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_49_n_0\
    );
\Output_SO[13]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_50_n_0\
    );
\Output_SO[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_51_n_0\
    );
\Output_SO[13]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_55_n_0\
    );
\Output_SO[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_56_n_0\
    );
\Output_SO[13]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_57_n_0\
    );
\Output_SO[13]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_61_n_0\
    );
\Output_SO[13]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_62_n_0\
    );
\Output_SO[13]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_63_n_0\
    );
\Output_SO[13]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(8),
      I3 => \^q\(8),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(7),
      I5 => \^q\(7),
      O => \Output_SO[13]_i_67_n_0\
    );
\Output_SO[13]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(4),
      I5 => \^q\(4),
      O => \Output_SO[13]_i_68_n_0\
    );
\Output_SO[13]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(2),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(1),
      I5 => \^q\(1),
      O => \Output_SO[13]_i_69_n_0\
    );
\Output_SO[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[1]_1\,
      I1 => \^q\(10),
      I2 => \^q\(1),
      O => \Output_SO_reg[1]_0\
    );
\Output_SO[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[2]_1\,
      I1 => \^q\(10),
      I2 => \^q\(2),
      O => \Output_SO_reg[2]_0\
    );
\Output_SO[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[3]_1\,
      I1 => \^q\(10),
      I2 => \^q\(3),
      O => \Output_SO_reg[3]_0\
    );
\Output_SO[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[4]_1\,
      I1 => \^q\(10),
      I2 => \^q\(4),
      O => \Output_SO_reg[4]_0\
    );
\Output_SO[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[5]_1\,
      I1 => \^q\(10),
      I2 => \^q\(5),
      O => \Output_SO_reg[5]_0\
    );
\Output_SO[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[6]_5\,
      I1 => \^q\(10),
      I2 => \^q\(6),
      O => \Output_SO_reg[6]_0\
    );
\Output_SO[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[7]_1\,
      I1 => \^q\(10),
      I2 => \^q\(7),
      O => \Output_SO_reg[7]_0\
    );
\Output_SO[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Output_SO_reg[8]_1\,
      I1 => \^q\(10),
      I2 => \^q\(8),
      O => \Output_SO_reg[8]_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(10),
      Q => \^q\(10)
    );
\Output_SO_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_7\(0),
      CO(1) => \Output_SO_reg[13]_i_11_n_2\,
      CO(0) => \Output_SO_reg[13]_i_11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_37_n_0\,
      S(1) => \Output_SO[13]_i_38_n_0\,
      S(0) => \Output_SO[13]_i_39_n_0\
    );
\Output_SO_reg[13]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_6\(0),
      CO(1) => \Output_SO_reg[13]_i_13_n_2\,
      CO(0) => \Output_SO_reg[13]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_43_n_0\,
      S(1) => \Output_SO[13]_i_44_n_0\,
      S(0) => \Output_SO[13]_i_45_n_0\
    );
\Output_SO_reg[13]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_15_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_1\(0),
      CO(1) => \Output_SO_reg[13]_i_15_n_2\,
      CO(0) => \Output_SO_reg[13]_i_15_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_49_n_0\,
      S(1) => \Output_SO[13]_i_50_n_0\,
      S(0) => \Output_SO[13]_i_51_n_0\
    );
\Output_SO_reg[13]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_17_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \Output_SO_reg[13]_i_17_n_2\,
      CO(0) => \Output_SO_reg[13]_i_17_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_55_n_0\,
      S(1) => \Output_SO[13]_i_56_n_0\,
      S(0) => \Output_SO[13]_i_57_n_0\
    );
\Output_SO_reg[13]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_19_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_3\(0),
      CO(1) => \Output_SO_reg[13]_i_19_n_2\,
      CO(0) => \Output_SO_reg[13]_i_19_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_61_n_0\,
      S(1) => \Output_SO[13]_i_62_n_0\,
      S(0) => \Output_SO[13]_i_63_n_0\
    );
\Output_SO_reg[13]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_21_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_2\(0),
      CO(1) => \Output_SO_reg[13]_i_21_n_2\,
      CO(0) => \Output_SO_reg[13]_i_21_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_67_n_0\,
      S(1) => \Output_SO[13]_i_68_n_0\,
      S(0) => \Output_SO[13]_i_69_n_0\
    );
\Output_SO_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_5\(0),
      CO(1) => \Output_SO_reg[13]_i_7_n_2\,
      CO(0) => \Output_SO_reg[13]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_25_n_0\,
      S(1) => \Output_SO[13]_i_26_n_0\,
      S(0) => \Output_SO[13]_i_27_n_0\
    );
\Output_SO_reg[13]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_4\(0),
      CO(1) => \Output_SO_reg[13]_i_9_n_2\,
      CO(0) => \Output_SO_reg[13]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_31_n_0\,
      S(1) => \Output_SO[13]_i_32_n_0\,
      S(0) => \Output_SO[13]_i_33_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(1),
      D => D(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_18\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_18\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_18\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(0),
      Q => Q(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(9),
      Q => Q(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(10),
      Q => Q(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \Output_SO_reg[13]_0\(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_20\ is
  port (
    RowOnlyFilterInValidReg_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SkipFilterOutValidReg_S : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_20\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_20\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => SkipFilterOutValidReg_S,
      O => RowOnlyFilterInValidReg_S
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => \^q\(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_9\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_State_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSEventOutValidReg_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_9\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_9\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_9\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_in : STD_LOGIC;
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  E(0) <= \^e\(0);
\Output_SO[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]\,
      I1 => \^d\(10),
      I2 => p_2_in,
      O => \^d\(9)
    );
\Output_SO[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      O => \^e\(0)
    );
\Output_SO[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAA2A"
    )
        port map (
      I0 => DVSEventOutValidReg_S,
      I1 => \^d\(10),
      I2 => \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]\,
      I3 => p_2_in,
      I4 => \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]\,
      O => \Output_SO_reg[0]_0\(0)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(0),
      Q => \^d\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(9),
      Q => p_2_in
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(10),
      Q => \^d\(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(1),
      Q => \^d\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(2),
      Q => \^d\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(3),
      Q => \^d\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(4),
      Q => \^d\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(5),
      Q => \^d\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(6),
      Q => \^d\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(7),
      Q => \^d\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^e\(0),
      CLR => AR(0),
      D => \FSM_sequential_State_DP_reg[1]\(8),
      Q => \^d\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3\ is
  port (
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : out STD_LOGIC;
    \Output_SO_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[3]_0\ : out STD_LOGIC;
    \Output_SO_reg[5]_0\ : out STD_LOGIC;
    \Output_SO_reg[4]_0\ : out STD_LOGIC;
    \Output_SO_reg[6]_0\ : out STD_LOGIC;
    \Output_SO_reg[8]_0\ : out STD_LOGIC;
    \Output_SO_reg[7]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ROIFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[8]_1\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[7]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_1\ : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC;
    \Output_SO_reg[5]_1\ : in STD_LOGIC;
    \Output_SO_reg[4]_1\ : in STD_LOGIC;
    \Output_SO_reg[3]_1\ : in STD_LOGIC;
    \Output_SO_reg[2]_1\ : in STD_LOGIC;
    \Output_SO_reg[1]_1\ : in STD_LOGIC;
    \Output_SO_reg[0]_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3\ is
  signal \Output_SO[13]_i_22_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_23_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_24_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_28_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_29_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_30_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_34_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_35_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_36_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_40_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_41_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_42_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_46_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_47_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_48_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_52_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_53_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_54_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_58_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_59_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_60_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_64_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_65_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_66_n_0\ : STD_LOGIC;
  signal \^output_so_reg[0]_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_14_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_14_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_18_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_18_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_20_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_20_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \^output_so_reg[1]_0\ : STD_LOGIC;
  signal \^output_so_reg[2]_0\ : STD_LOGIC;
  signal \^output_so_reg[3]_0\ : STD_LOGIC;
  signal \^output_so_reg[4]_0\ : STD_LOGIC;
  signal \^output_so_reg[5]_0\ : STD_LOGIC;
  signal \^output_so_reg[6]_0\ : STD_LOGIC;
  signal \^output_so_reg[7]_0\ : STD_LOGIC;
  signal \^output_so_reg[8]_0\ : STD_LOGIC;
  signal \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \Output_SO_reg[0]_0\ <= \^output_so_reg[0]_0\;
  \Output_SO_reg[1]_0\ <= \^output_so_reg[1]_0\;
  \Output_SO_reg[2]_0\ <= \^output_so_reg[2]_0\;
  \Output_SO_reg[3]_0\ <= \^output_so_reg[3]_0\;
  \Output_SO_reg[4]_0\ <= \^output_so_reg[4]_0\;
  \Output_SO_reg[5]_0\ <= \^output_so_reg[5]_0\;
  \Output_SO_reg[6]_0\ <= \^output_so_reg[6]_0\;
  \Output_SO_reg[7]_0\ <= \^output_so_reg[7]_0\;
  \Output_SO_reg[8]_0\ <= \^output_so_reg[8]_0\;
\Output_SO[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_22_n_0\
    );
\Output_SO[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_23_n_0\
    );
\Output_SO[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_24_n_0\
    );
\Output_SO[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_28_n_0\
    );
\Output_SO[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_29_n_0\
    );
\Output_SO[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_30_n_0\
    );
\Output_SO[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_34_n_0\
    );
\Output_SO[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_35_n_0\
    );
\Output_SO[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_36_n_0\
    );
\Output_SO[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_40_n_0\
    );
\Output_SO[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_41_n_0\
    );
\Output_SO[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_42_n_0\
    );
\Output_SO[13]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_46_n_0\
    );
\Output_SO[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_47_n_0\
    );
\Output_SO[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_48_n_0\
    );
\Output_SO[13]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => Q(6),
      I2 => Q(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => Q(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_52_n_0\
    );
\Output_SO[13]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => Q(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_53_n_0\
    );
\Output_SO[13]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => Q(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_54_n_0\
    );
\Output_SO[13]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_58_n_0\
    );
\Output_SO[13]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_59_n_0\
    );
\Output_SO[13]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_60_n_0\
    );
\Output_SO[13]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(6),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(8),
      I3 => \^output_so_reg[8]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(7),
      I5 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_64_n_0\
    );
\Output_SO[13]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[3]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(4),
      I5 => \^output_so_reg[4]_0\,
      O => \Output_SO[13]_i_65_n_0\
    );
\Output_SO[13]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^output_so_reg[0]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(0),
      I2 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(2),
      I3 => \^output_so_reg[2]_0\,
      I4 => \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(1),
      I5 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_66_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[0]_8\,
      Q => \^output_so_reg[0]_0\
    );
\Output_SO_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_7\(0),
      CO(1) => \Output_SO_reg[13]_i_10_n_2\,
      CO(0) => \Output_SO_reg[13]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_34_n_0\,
      S(1) => \Output_SO[13]_i_35_n_0\,
      S(0) => \Output_SO[13]_i_36_n_0\
    );
\Output_SO_reg[13]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_6\(0),
      CO(1) => \Output_SO_reg[13]_i_12_n_2\,
      CO(0) => \Output_SO_reg[13]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_40_n_0\,
      S(1) => \Output_SO[13]_i_41_n_0\,
      S(0) => \Output_SO[13]_i_42_n_0\
    );
\Output_SO_reg[13]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_1\(0),
      CO(1) => \Output_SO_reg[13]_i_14_n_2\,
      CO(0) => \Output_SO_reg[13]_i_14_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_46_n_0\,
      S(1) => \Output_SO[13]_i_47_n_0\,
      S(0) => \Output_SO[13]_i_48_n_0\
    );
\Output_SO_reg[13]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_16_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \Output_SO_reg[13]_i_16_n_2\,
      CO(0) => \Output_SO_reg[13]_i_16_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_52_n_0\,
      S(1) => \Output_SO[13]_i_53_n_0\,
      S(0) => \Output_SO[13]_i_54_n_0\
    );
\Output_SO_reg[13]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_18_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_3\(0),
      CO(1) => \Output_SO_reg[13]_i_18_n_2\,
      CO(0) => \Output_SO_reg[13]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_58_n_0\,
      S(1) => \Output_SO[13]_i_59_n_0\,
      S(0) => \Output_SO[13]_i_60_n_0\
    );
\Output_SO_reg[13]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_2\(0),
      CO(1) => \Output_SO_reg[13]_i_20_n_2\,
      CO(0) => \Output_SO_reg[13]_i_20_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_64_n_0\,
      S(1) => \Output_SO[13]_i_65_n_0\,
      S(0) => \Output_SO[13]_i_66_n_0\
    );
\Output_SO_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_5\(0),
      CO(1) => \Output_SO_reg[13]_i_6_n_2\,
      CO(0) => \Output_SO_reg[13]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_22_n_0\,
      S(1) => \Output_SO[13]_i_23_n_0\,
      S(0) => \Output_SO[13]_i_24_n_0\
    );
\Output_SO_reg[13]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[0]_4\(0),
      CO(1) => \Output_SO_reg[13]_i_8_n_2\,
      CO(0) => \Output_SO_reg[13]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_28_n_0\,
      S(1) => \Output_SO[13]_i_29_n_0\,
      S(0) => \Output_SO[13]_i_30_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[1]_1\,
      Q => \^output_so_reg[1]_0\
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[2]_1\,
      Q => \^output_so_reg[2]_0\
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[3]_1\,
      Q => \^output_so_reg[3]_0\
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[4]_1\,
      Q => \^output_so_reg[4]_0\
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[5]_1\,
      Q => \^output_so_reg[5]_0\
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => SyncReset_RO,
      D => \Output_SO_reg[6]_1\,
      Q => \^output_so_reg[6]_0\
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[7]_1\,
      Q => \^output_so_reg[7]_0\
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ROIFilterOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \Output_SO_reg[8]_1\,
      Q => \^output_so_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3_16\ is
  port (
    \Output_SO_reg[8]_0\ : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC;
    \Output_SO_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : out STD_LOGIC;
    \Output_SO_reg[3]_0\ : out STD_LOGIC;
    \Output_SO_reg[4]_0\ : out STD_LOGIC;
    \Output_SO_reg[5]_0\ : out STD_LOGIC;
    \Output_SO_reg[6]_0\ : out STD_LOGIC;
    \Output_SO_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PolarityFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[8]_1\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[7]_1\ : in STD_LOGIC;
    \Output_SO_reg[6]_1\ : in STD_LOGIC;
    \Output_SO_reg[5]_1\ : in STD_LOGIC;
    \Output_SO_reg[4]_1\ : in STD_LOGIC;
    \Output_SO_reg[3]_1\ : in STD_LOGIC;
    \Output_SO_reg[2]_1\ : in STD_LOGIC;
    \Output_SO_reg[1]_1\ : in STD_LOGIC;
    \Output_SO_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3_16\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3_16\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized3_16\ is
  signal \Output_SO[13]_i_13_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_14_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_16_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_17_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_34__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_35__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_36__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_37__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_38__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_39__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_40__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_41__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_42__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_43__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_44__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_45__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_46__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_47__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_48__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_49__0_n_0\ : STD_LOGIC;
  signal \^output_so_reg[0]_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12__0_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12__0_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12__0_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15__0_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15__0_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15__0_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_15__0_n_3\ : STD_LOGIC;
  signal \^output_so_reg[1]_0\ : STD_LOGIC;
  signal \^output_so_reg[2]_0\ : STD_LOGIC;
  signal \^output_so_reg[3]_0\ : STD_LOGIC;
  signal \^output_so_reg[4]_0\ : STD_LOGIC;
  signal \^output_so_reg[5]_0\ : STD_LOGIC;
  signal \^output_so_reg[6]_0\ : STD_LOGIC;
  signal \^output_so_reg[7]_0\ : STD_LOGIC;
  signal \^output_so_reg[8]_0\ : STD_LOGIC;
  signal \NLW_Output_SO_reg[13]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_15__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \Output_SO_reg[0]_1\ <= \^output_so_reg[0]_1\;
  \Output_SO_reg[1]_0\ <= \^output_so_reg[1]_0\;
  \Output_SO_reg[2]_0\ <= \^output_so_reg[2]_0\;
  \Output_SO_reg[3]_0\ <= \^output_so_reg[3]_0\;
  \Output_SO_reg[4]_0\ <= \^output_so_reg[4]_0\;
  \Output_SO_reg[5]_0\ <= \^output_so_reg[5]_0\;
  \Output_SO_reg[6]_0\ <= \^output_so_reg[6]_0\;
  \Output_SO_reg[7]_0\ <= \^output_so_reg[7]_0\;
  \Output_SO_reg[8]_0\ <= \^output_so_reg[8]_0\;
\Output_SO[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(8),
      I1 => \^output_so_reg[8]_0\,
      O => \Output_SO[13]_i_13_n_0\
    );
\Output_SO[13]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^output_so_reg[8]_0\,
      I1 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(8),
      O => \Output_SO[13]_i_14_n_0\
    );
\Output_SO[13]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_so_reg[8]_0\,
      I1 => Q(8),
      O => \Output_SO[13]_i_16_n_0\
    );
\Output_SO[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \^output_so_reg[8]_0\,
      O => \Output_SO[13]_i_17_n_0\
    );
\Output_SO[13]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(6),
      I1 => \^output_so_reg[6]_0\,
      I2 => \^output_so_reg[7]_0\,
      I3 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(7),
      O => \Output_SO[13]_i_34__0_n_0\
    );
\Output_SO[13]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(4),
      I1 => \^output_so_reg[4]_0\,
      I2 => \^output_so_reg[5]_0\,
      I3 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(5),
      O => \Output_SO[13]_i_35__0_n_0\
    );
\Output_SO[13]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(2),
      I1 => \^output_so_reg[2]_0\,
      I2 => \^output_so_reg[3]_0\,
      I3 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(3),
      O => \Output_SO[13]_i_36__0_n_0\
    );
\Output_SO[13]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(0),
      I1 => \^output_so_reg[0]_1\,
      I2 => \^output_so_reg[1]_0\,
      I3 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(1),
      O => \Output_SO[13]_i_37__0_n_0\
    );
\Output_SO[13]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(6),
      I1 => \^output_so_reg[6]_0\,
      I2 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(7),
      I3 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_38__0_n_0\
    );
\Output_SO[13]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(4),
      I1 => \^output_so_reg[4]_0\,
      I2 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(5),
      I3 => \^output_so_reg[5]_0\,
      O => \Output_SO[13]_i_39__0_n_0\
    );
\Output_SO[13]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(2),
      I1 => \^output_so_reg[2]_0\,
      I2 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(3),
      I3 => \^output_so_reg[3]_0\,
      O => \Output_SO[13]_i_40__0_n_0\
    );
\Output_SO[13]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(0),
      I1 => \^output_so_reg[0]_1\,
      I2 => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(1),
      I3 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_41__0_n_0\
    );
\Output_SO[13]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^output_so_reg[7]_0\,
      O => \Output_SO[13]_i_42__0_n_0\
    );
\Output_SO[13]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[4]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^output_so_reg[5]_0\,
      O => \Output_SO[13]_i_43__0_n_0\
    );
\Output_SO[13]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[2]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^output_so_reg[3]_0\,
      O => \Output_SO[13]_i_44__0_n_0\
    );
\Output_SO[13]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^output_so_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^output_so_reg[1]_0\,
      O => \Output_SO[13]_i_45__0_n_0\
    );
\Output_SO[13]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[6]_0\,
      I1 => Q(6),
      I2 => \^output_so_reg[7]_0\,
      I3 => Q(7),
      O => \Output_SO[13]_i_46__0_n_0\
    );
\Output_SO[13]_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[4]_0\,
      I1 => Q(4),
      I2 => \^output_so_reg[5]_0\,
      I3 => Q(5),
      O => \Output_SO[13]_i_47__0_n_0\
    );
\Output_SO[13]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[2]_0\,
      I1 => Q(2),
      I2 => \^output_so_reg[3]_0\,
      I3 => Q(3),
      O => \Output_SO[13]_i_48__0_n_0\
    );
\Output_SO[13]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^output_so_reg[0]_1\,
      I1 => Q(0),
      I2 => \^output_so_reg[1]_0\,
      I3 => Q(1),
      O => \Output_SO[13]_i_49__0_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[0]_2\,
      Q => \^output_so_reg[0]_1\
    );
\Output_SO_reg[13]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_12__0_n_0\,
      CO(2) => \Output_SO_reg[13]_i_12__0_n_1\,
      CO(1) => \Output_SO_reg[13]_i_12__0_n_2\,
      CO(0) => \Output_SO_reg[13]_i_12__0_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_34__0_n_0\,
      DI(2) => \Output_SO[13]_i_35__0_n_0\,
      DI(1) => \Output_SO[13]_i_36__0_n_0\,
      DI(0) => \Output_SO[13]_i_37__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_38__0_n_0\,
      S(2) => \Output_SO[13]_i_39__0_n_0\,
      S(1) => \Output_SO[13]_i_40__0_n_0\,
      S(0) => \Output_SO[13]_i_41__0_n_0\
    );
\Output_SO_reg[13]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_15__0_n_0\,
      CO(2) => \Output_SO_reg[13]_i_15__0_n_1\,
      CO(1) => \Output_SO_reg[13]_i_15__0_n_2\,
      CO(0) => \Output_SO_reg[13]_i_15__0_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_42__0_n_0\,
      DI(2) => \Output_SO[13]_i_43__0_n_0\,
      DI(1) => \Output_SO[13]_i_44__0_n_0\,
      DI(0) => \Output_SO[13]_i_45__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_15__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_46__0_n_0\,
      S(2) => \Output_SO[13]_i_47__0_n_0\,
      S(1) => \Output_SO[13]_i_48__0_n_0\,
      S(0) => \Output_SO[13]_i_49__0_n_0\
    );
\Output_SO_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_12__0_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO[13]_i_13_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO[13]_i_14_n_0\
    );
\Output_SO_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_15__0_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Output_SO_reg[0]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO[13]_i_16_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO[13]_i_17_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[1]_1\,
      Q => \^output_so_reg[1]_0\
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[2]_1\,
      Q => \^output_so_reg[2]_0\
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[3]_1\,
      Q => \^output_so_reg[3]_0\
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[4]_1\,
      Q => \^output_so_reg[4]_0\
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[5]_1\,
      Q => \^output_so_reg[5]_0\
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[6]_1\,
      Q => \^output_so_reg[6]_0\
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[7]_1\,
      Q => \^output_so_reg[7]_0\
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => PolarityFilterOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[8]_1\,
      Q => \^output_so_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(0),
      Q => Q(0)
    );
\Output_SO_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(10),
      Q => Q(10)
    );
\Output_SO_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(11),
      Q => Q(11)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(12),
      Q => Q(12)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(13),
      Q => Q(13)
    );
\Output_SO_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(14),
      Q => Q(14)
    );
\Output_SO_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(15),
      Q => Q(15)
    );
\Output_SO_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(16),
      Q => Q(16)
    );
\Output_SO_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(17),
      Q => Q(17)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(8),
      Q => Q(8)
    );
\Output_SO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4_34\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \State_DP_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[17]_1\ : out STD_LOGIC;
    \State_DP_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \State_DP_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[17]_2\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    State_DP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    LookupValid3_DP_reg : in STD_LOGIC;
    \Output_SO_reg[13]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ : in STD_LOGIC;
    \State_DP_reg[1]_8\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PixelFilterOutValidReg_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    LookupResult_D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4_34\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4_34\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized4_34\ is
  signal \Output_SO[13]_i_2_n_0\ : STD_LOGIC;
  signal \^output_so_reg[17]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^output_so_reg[17]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  \Output_SO_reg[17]_0\(0) <= \^output_so_reg[17]_0\(0);
  \Output_SO_reg[17]_1\ <= \^output_so_reg[17]_1\;
  Q(17 downto 0) <= \^q\(17 downto 0);
\BOOL_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LookupResult_D(15),
      I1 => LookupResult_D(14),
      O => \State_DP_reg[1]_5\(3)
    );
\BOOL_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LookupResult_D(13),
      I1 => LookupResult_D(12),
      O => \State_DP_reg[1]_5\(2)
    );
\BOOL_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(11),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(11),
      I2 => LookupResult_D(10),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(10),
      O => \State_DP_reg[1]_5\(1)
    );
\BOOL_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(9),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(9),
      I2 => LookupResult_D(8),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(8),
      O => \State_DP_reg[1]_5\(0)
    );
\BOOL_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(14),
      I1 => LookupResult_D(15),
      O => \State_DP_reg[1]_4\(3)
    );
\BOOL_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(12),
      I1 => LookupResult_D(13),
      O => \State_DP_reg[1]_4\(2)
    );
\BOOL_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(11),
      I1 => LookupResult_D(11),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(10),
      I3 => LookupResult_D(10),
      O => \State_DP_reg[1]_4\(1)
    );
\BOOL_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(9),
      I1 => LookupResult_D(9),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(8),
      I3 => LookupResult_D(8),
      O => \State_DP_reg[1]_4\(0)
    );
\BOOL_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LookupResult_D(17),
      I1 => LookupResult_D(16),
      O => \State_DP_reg[1]_6\(0)
    );
\BOOL_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(16),
      I1 => LookupResult_D(17),
      O => \State_DP_reg[1]_7\(0)
    );
BOOL_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(7),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(7),
      I2 => LookupResult_D(6),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(6),
      O => DI(3)
    );
BOOL_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(5),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(5),
      I2 => LookupResult_D(4),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(4),
      O => DI(2)
    );
BOOL_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(3),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(3),
      I2 => LookupResult_D(2),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(2),
      O => DI(1)
    );
BOOL_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => LookupResult_D(1),
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(1),
      I2 => LookupResult_D(0),
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(0),
      O => DI(0)
    );
BOOL_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(7),
      I1 => LookupResult_D(7),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(6),
      I3 => LookupResult_D(6),
      O => \State_DP_reg[1]_3\(3)
    );
BOOL_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(5),
      I1 => LookupResult_D(5),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(4),
      I3 => LookupResult_D(4),
      O => \State_DP_reg[1]_3\(2)
    );
BOOL_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(3),
      I1 => LookupResult_D(3),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(2),
      I3 => LookupResult_D(2),
      O => \State_DP_reg[1]_3\(1)
    );
BOOL_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(1),
      I1 => LookupResult_D(1),
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(0),
      I3 => LookupResult_D(0),
      O => \State_DP_reg[1]_3\(0)
    );
\LookupResult_D_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Output_SO_reg[17]_2\(7),
      O => \State_DP_reg[1]_1\(3)
    );
\LookupResult_D_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Output_SO_reg[17]_2\(6),
      O => \State_DP_reg[1]_1\(2)
    );
\LookupResult_D_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \Output_SO_reg[17]_2\(5),
      O => \State_DP_reg[1]_1\(1)
    );
\LookupResult_D_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \Output_SO_reg[17]_2\(4),
      O => \State_DP_reg[1]_1\(0)
    );
\LookupResult_D_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \Output_SO_reg[17]_2\(11),
      O => \State_DP_reg[1]_0\(3)
    );
\LookupResult_D_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \Output_SO_reg[17]_2\(10),
      O => \State_DP_reg[1]_0\(2)
    );
\LookupResult_D_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Output_SO_reg[17]_2\(9),
      O => \State_DP_reg[1]_0\(1)
    );
\LookupResult_D_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Output_SO_reg[17]_2\(8),
      O => \State_DP_reg[1]_0\(0)
    );
\LookupResult_D_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Output_SO_reg[17]_2\(15),
      O => \State_DP_reg[1]\(3)
    );
\LookupResult_D_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Output_SO_reg[17]_2\(14),
      O => \State_DP_reg[1]\(2)
    );
\LookupResult_D_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \Output_SO_reg[17]_2\(13),
      O => \State_DP_reg[1]\(1)
    );
\LookupResult_D_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \Output_SO_reg[17]_2\(12),
      O => \State_DP_reg[1]\(0)
    );
\LookupResult_D_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \Output_SO_reg[17]_2\(17),
      O => S(1)
    );
\LookupResult_D_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \Output_SO_reg[17]_2\(16),
      O => S(0)
    );
LookupResult_D_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Output_SO_reg[17]_2\(3),
      O => \State_DP_reg[1]_2\(3)
    );
LookupResult_D_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Output_SO_reg[17]_2\(2),
      O => \State_DP_reg[1]_2\(2)
    );
LookupResult_D_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \Output_SO_reg[17]_2\(1),
      O => \State_DP_reg[1]_2\(1)
    );
LookupResult_D_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Output_SO_reg[17]_2\(0),
      O => \State_DP_reg[1]_2\(0)
    );
\Output_SO[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABFAABFAABF"
    )
        port map (
      I0 => \Output_SO_reg[13]_0\,
      I1 => CO(0),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I3 => \State_DP_reg[1]_8\,
      I4 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I5 => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(0),
      O => \Output_SO[13]_i_2_n_0\
    );
\Output_SO[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^output_so_reg[17]_1\,
      I1 => \Output_SO_reg[13]_1\(0),
      I2 => PixelFilterOutValidReg_S,
      I3 => State_DP(1),
      I4 => State_DP(0),
      I5 => State_DP(2),
      O => \^output_so_reg[17]_0\(0)
    );
\Output_SO[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I1 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      O => \^output_so_reg[17]_1\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(0),
      Q => \^q\(0)
    );
\Output_SO_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(10),
      Q => \^q\(10)
    );
\Output_SO_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(11),
      Q => \^q\(11)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(12),
      Q => \^q\(12)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(13),
      Q => \^q\(13)
    );
\Output_SO_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Output_SO[13]_i_2_n_0\,
      I1 => LookupValid3_DP_reg,
      O => E(0),
      S => State_DP(2)
    );
\Output_SO_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(14),
      Q => \^q\(14)
    );
\Output_SO_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(15),
      Q => \^q\(15)
    );
\Output_SO_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(16),
      Q => \^q\(16)
    );
\Output_SO_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(17),
      Q => \^q\(17)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(8),
      Q => \^q\(8)
    );
\Output_SO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \^output_so_reg[17]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => D(9),
      Q => \^q\(9)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(11),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(10),
      I3 => LookupResult_D(10),
      O => \Output_SO_reg[0]_4\(1)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(9),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(9),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(8),
      I3 => LookupResult_D(8),
      O => \Output_SO_reg[0]_4\(0)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(14),
      I1 => LookupResult_D(15),
      O => \Output_SO_reg[0]_0\(3)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(12),
      I1 => LookupResult_D(13),
      O => \Output_SO_reg[0]_0\(2)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11),
      I1 => LookupResult_D(11),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(10),
      I3 => LookupResult_D(10),
      O => \Output_SO_reg[0]_0\(1)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(9),
      I1 => LookupResult_D(9),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(8),
      I3 => LookupResult_D(8),
      O => \Output_SO_reg[0]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LookupResult_D(16),
      I1 => LookupResult_D(17),
      O => \Output_SO_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(7),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(7),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(6),
      I3 => LookupResult_D(6),
      O => \Output_SO_reg[0]_3\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(5),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(5),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(4),
      I3 => LookupResult_D(4),
      O => \Output_SO_reg[0]_3\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(3),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(3),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(2),
      I3 => LookupResult_D(2),
      O => \Output_SO_reg[0]_3\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => LookupResult_D(1),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(1),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(0),
      I3 => LookupResult_D(0),
      O => \Output_SO_reg[0]_3\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(7),
      I1 => LookupResult_D(7),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(6),
      I3 => LookupResult_D(6),
      O => \Output_SO_reg[0]_2\(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(5),
      I1 => LookupResult_D(5),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(4),
      I3 => LookupResult_D(4),
      O => \Output_SO_reg[0]_2\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(3),
      I1 => LookupResult_D(3),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(2),
      I3 => LookupResult_D(2),
      O => \Output_SO_reg[0]_2\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(1),
      I1 => LookupResult_D(1),
      I2 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(0),
      I3 => LookupResult_D(0),
      O => \Output_SO_reg[0]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_TimestampSynchronizer is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    I145 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[14]_0\ : out STD_LOGIC;
    Memory_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    TimestampResetExternalDetected_S : in STD_LOGIC;
    SyncInClockSync_CO : in STD_LOGIC;
    \MultiplexerConfigReg_D_reg[TimestampRun_S]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TimestampOverflowBufferOverflow_S : in STD_LOGIC;
    TimestampResetBufferClear_S : in STD_LOGIC;
    TimestampResetBuffer_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_TimestampSynchronizer : entity is "TimestampSynchronizer";
end brd_testAERDVSSM_0_0_TimestampSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_TimestampSynchronizer is
  signal Confirm_DN : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Confirm_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Confirm_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_6_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^count_dp_reg[14]_0\ : STD_LOGIC;
  signal \Counter_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_4_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_5_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \Counter_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[12]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[13]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[14]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[9]\ : STD_LOGIC;
  signal DeviceIsMasterReg_S : STD_LOGIC;
  signal Divider_DN : STD_LOGIC;
  signal Divider_DP : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Divider_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal Memory_SP_i_2_n_0 : STD_LOGIC;
  signal Memory_SP_i_3_n_0 : STD_LOGIC;
  signal Memory_SP_i_4_n_0 : STD_LOGIC;
  signal \Output_SO[0]_i_8_n_0\ : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal SyncOutClockReg_C : STD_LOGIC;
  signal SyncOutClock_CO_i_2_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_3_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_4_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_5_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Confirm_DP[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Confirm_DP[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Confirm_DP[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Confirm_DP[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Confirm_DP[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Confirm_DP[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Confirm_DP[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Confirm_DP[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Confirm_DP[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Confirm_DP[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Confirm_DP[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Confirm_DP[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Counter_DP[14]_i_8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Counter_DP[14]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Divider_DP[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Divider_DP[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Divider_DP[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Divider_DP[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Divider_DP[4]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Divider_DP[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_11\ : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of SyncOutClock_CO_i_5 : label is "soft_lutpair77";
begin
  \Count_DP_reg[14]_0\ <= \^count_dp_reg[14]_0\;
\Confirm_DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => Confirm_DP(0),
      O => Confirm_DN(0)
    );
\Confirm_DP[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[12]_i_3_n_6\,
      O => Confirm_DN(10)
    );
\Confirm_DP[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[12]_i_3_n_5\,
      O => Confirm_DN(11)
    );
\Confirm_DP[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[12]_i_3_n_4\,
      O => Confirm_DN(12)
    );
\Confirm_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => SyncInClockSync_CO,
      I1 => \Confirm_DP[12]_i_4_n_0\,
      I2 => State_DP(0),
      I3 => State_DP(2),
      I4 => State_DP(1),
      I5 => TimestampResetExternalDetected_S,
      O => \Confirm_DP[12]_i_2_n_0\
    );
\Confirm_DP[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Confirm_DP[12]_i_5_n_0\,
      I1 => Confirm_DP(6),
      I2 => Confirm_DP(2),
      I3 => Confirm_DP(11),
      I4 => Confirm_DP(4),
      I5 => \Confirm_DP[12]_i_6_n_0\,
      O => \Confirm_DP[12]_i_4_n_0\
    );
\Confirm_DP[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Confirm_DP(5),
      I1 => Confirm_DP(1),
      I2 => Confirm_DP(8),
      I3 => Confirm_DP(9),
      O => \Confirm_DP[12]_i_5_n_0\
    );
\Confirm_DP[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => Confirm_DP(7),
      I1 => Confirm_DP(12),
      I2 => Confirm_DP(0),
      I3 => Confirm_DP(3),
      I4 => Confirm_DP(10),
      O => \Confirm_DP[12]_i_6_n_0\
    );
\Confirm_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[4]_i_2_n_7\,
      O => Confirm_DN(1)
    );
\Confirm_DP[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[4]_i_2_n_6\,
      O => Confirm_DN(2)
    );
\Confirm_DP[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[4]_i_2_n_5\,
      O => Confirm_DN(3)
    );
\Confirm_DP[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[4]_i_2_n_4\,
      O => Confirm_DN(4)
    );
\Confirm_DP[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[8]_i_2_n_7\,
      O => Confirm_DN(5)
    );
\Confirm_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[8]_i_2_n_6\,
      O => Confirm_DN(6)
    );
\Confirm_DP[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[8]_i_2_n_5\,
      O => Confirm_DN(7)
    );
\Confirm_DP[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[8]_i_2_n_4\,
      O => Confirm_DN(8)
    );
\Confirm_DP[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => \Confirm_DP_reg[12]_i_3_n_7\,
      O => Confirm_DN(9)
    );
\Confirm_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(0),
      Q => Confirm_DP(0)
    );
\Confirm_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(10),
      Q => Confirm_DP(10)
    );
\Confirm_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(11),
      Q => Confirm_DP(11)
    );
\Confirm_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(12),
      Q => Confirm_DP(12)
    );
\Confirm_DP_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(3) => \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \Confirm_DP_reg[12]_i_3_n_1\,
      CO(1) => \Confirm_DP_reg[12]_i_3_n_2\,
      CO(0) => \Confirm_DP_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[12]_i_3_n_4\,
      O(2) => \Confirm_DP_reg[12]_i_3_n_5\,
      O(1) => \Confirm_DP_reg[12]_i_3_n_6\,
      O(0) => \Confirm_DP_reg[12]_i_3_n_7\,
      S(3 downto 0) => Confirm_DP(12 downto 9)
    );
\Confirm_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(1),
      Q => Confirm_DP(1)
    );
\Confirm_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(2),
      Q => Confirm_DP(2)
    );
\Confirm_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(3),
      Q => Confirm_DP(3)
    );
\Confirm_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(4),
      Q => Confirm_DP(4)
    );
\Confirm_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[4]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[4]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[4]_i_2_n_3\,
      CYINIT => Confirm_DP(0),
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[4]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[4]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[4]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[4]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(4 downto 1)
    );
\Confirm_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(5),
      Q => Confirm_DP(5)
    );
\Confirm_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(6),
      Q => Confirm_DP(6)
    );
\Confirm_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(7),
      Q => Confirm_DP(7)
    );
\Confirm_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(8),
      Q => Confirm_DP(8)
    );
\Confirm_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(3) => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[8]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[8]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[8]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[8]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[8]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[8]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(8 downto 5)
    );
\Confirm_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => Confirm_DN(9),
      Q => Confirm_DP(9)
    );
\Count_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => \MultiplexerConfigReg_D_reg[TimestampRun_S]\,
      I1 => \^count_dp_reg[14]_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \Count_DP_reg[14]\(0)
    );
\Counter_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP_reg_n_0_[0]\,
      O => \Counter_DP[0]_i_1_n_0\
    );
\Counter_DP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__1_n_6\,
      O => \Counter_DP[10]_i_1_n_0\
    );
\Counter_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__1_n_5\,
      O => \Counter_DP[11]_i_1_n_0\
    );
\Counter_DP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__1_n_4\,
      O => \Counter_DP[12]_i_1_n_0\
    );
\Counter_DP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__2_n_7\,
      O => \Counter_DP[13]_i_1_n_0\
    );
\Counter_DP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__2_n_6\,
      O => \Counter_DP[14]_i_1_n_0\
    );
\Counter_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC008F800000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(1),
      I3 => \Counter_DP[14]_i_4_n_0\,
      I4 => State_DP(0),
      I5 => State_DP(2),
      O => \Counter_DP[14]_i_2_n_0\
    );
\Counter_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0CFCAC0C0C0C0"
    )
        port map (
      I0 => \Confirm_DP[12]_i_4_n_0\,
      I1 => \Counter_DP[14]_i_5_n_0\,
      I2 => State_DP(1),
      I3 => SyncInClockSync_CO,
      I4 => TimestampResetExternalDetected_S,
      I5 => \Counter_DP[14]_i_6_n_0\,
      O => \Counter_DP[14]_i_3_n_0\
    );
\Counter_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I1 => \Counter_DP_reg_n_0_[14]\,
      I2 => \Counter_DP_reg_n_0_[4]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_13_n_0\,
      O => \Counter_DP[14]_i_4_n_0\
    );
\Counter_DP[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[6]\,
      I1 => \Counter_DP_reg_n_0_[13]\,
      I2 => \Counter_DP_reg_n_0_[4]\,
      I3 => \Counter_DP[14]_i_7_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      I5 => \Counter_DP_reg_n_0_[2]\,
      O => \Counter_DP[14]_i_5_n_0\
    );
\Counter_DP[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \Counter_DP[14]_i_8_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I2 => \Counter_DP_reg_n_0_[14]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => \Counter_DP_reg_n_0_[8]\,
      I5 => \Counter_DP[14]_i_9_n_0\,
      O => \Counter_DP[14]_i_6_n_0\
    );
\Counter_DP[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[8]\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      I2 => \Counter_DP_reg_n_0_[10]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => \Counter_DP_reg_n_0_[1]\,
      I5 => \Counter_DP_reg_n_0_[0]\,
      O => \Counter_DP[14]_i_7_n_0\
    );
\Counter_DP[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[13]\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      I2 => \Counter_DP_reg_n_0_[10]\,
      I3 => \Counter_DP_reg_n_0_[3]\,
      O => \Counter_DP[14]_i_8_n_0\
    );
\Counter_DP[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[12]\,
      I1 => \Counter_DP_reg_n_0_[1]\,
      I2 => \Counter_DP_reg_n_0_[0]\,
      I3 => \Counter_DP_reg_n_0_[2]\,
      O => \Counter_DP[14]_i_9_n_0\
    );
\Counter_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => plusOp_carry_n_7,
      O => \Counter_DP[1]_i_1_n_0\
    );
\Counter_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => plusOp_carry_n_6,
      O => \Counter_DP[2]_i_1_n_0\
    );
\Counter_DP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => plusOp_carry_n_5,
      O => \Counter_DP[3]_i_1_n_0\
    );
\Counter_DP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => plusOp_carry_n_4,
      O => \Counter_DP[4]_i_1_n_0\
    );
\Counter_DP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__0_n_7\,
      O => \Counter_DP[5]_i_1_n_0\
    );
\Counter_DP[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__0_n_6\,
      O => \Counter_DP[6]_i_1_n_0\
    );
\Counter_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__0_n_5\,
      O => \Counter_DP[7]_i_1_n_0\
    );
\Counter_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__0_n_4\,
      O => \Counter_DP[8]_i_1_n_0\
    );
\Counter_DP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \plusOp_carry__1_n_7\,
      O => \Counter_DP[9]_i_1_n_0\
    );
\Counter_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[0]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[0]\
    );
\Counter_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[10]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[10]\
    );
\Counter_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[11]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[11]\
    );
\Counter_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[12]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[12]\
    );
\Counter_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[13]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[13]\
    );
\Counter_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[14]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[14]\
    );
\Counter_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[1]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[1]\
    );
\Counter_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[2]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[2]\
    );
\Counter_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[3]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[3]\
    );
\Counter_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[4]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[4]\
    );
\Counter_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[5]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[5]\
    );
\Counter_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[6]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[6]\
    );
\Counter_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[7]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[7]\
    );
\Counter_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[8]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[8]\
    );
\Counter_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Counter_DP[9]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[9]\
    );
DeviceIsMaster_SO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(1),
      O => DeviceIsMasterReg_S
    );
DeviceIsMaster_SO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => DeviceIsMasterReg_S,
      PRE => AR(0),
      Q => I145(0)
    );
\Divider_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => Divider_DP(0),
      I2 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[0]_i_1_n_0\
    );
\Divider_DP[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => Divider_DP(0),
      I2 => Divider_DP(1),
      O => \Divider_DP[1]_i_1_n_0\
    );
\Divider_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAA8000"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => \Divider_DP[2]_i_2_n_0\,
      I2 => Divider_DP(1),
      I3 => Divider_DP(0),
      I4 => Divider_DP(2),
      O => \Divider_DP[2]_i_1_n_0\
    );
\Divider_DP[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => Divider_DP(4),
      I1 => Divider_DP(6),
      I2 => Divider_DP(3),
      I3 => Divider_DP(5),
      I4 => Divider_DP(1),
      O => \Divider_DP[2]_i_2_n_0\
    );
\Divider_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00800000000000"
    )
        port map (
      I0 => Divider_DP(0),
      I1 => Divider_DP(1),
      I2 => Divider_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => Divider_DP(3),
      I5 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[3]_i_1_n_0\
    );
\Divider_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => \Divider_DP[4]_i_2_n_0\,
      I2 => Divider_DP(4),
      I3 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[4]_i_1_n_0\
    );
\Divider_DP[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Divider_DP(2),
      I1 => Divider_DP(1),
      I2 => Divider_DP(0),
      I3 => Divider_DP(3),
      O => \Divider_DP[4]_i_2_n_0\
    );
\Divider_DP[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => data0(5),
      I2 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[5]_i_1_n_0\
    );
\Divider_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => Divider_DP(0),
      I1 => Divider_DP(1),
      I2 => Divider_DP(2),
      I3 => Divider_DP(3),
      I4 => Divider_DP(5),
      I5 => Divider_DP(4),
      O => data0(5)
    );
\Divider_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(2),
      O => Divider_DN
    );
\Divider_DP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0280000"
    )
        port map (
      I0 => \Counter_DP[14]_i_3_n_0\,
      I1 => Divider_DP(4),
      I2 => Divider_DP(6),
      I3 => \Divider_DP[6]_i_3_n_0\,
      I4 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[6]_i_2_n_0\
    );
\Divider_DP[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Divider_DP(3),
      I1 => Divider_DP(0),
      I2 => Divider_DP(1),
      I3 => Divider_DP(2),
      I4 => Divider_DP(5),
      O => \Divider_DP[6]_i_3_n_0\
    );
\Divider_DP[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \Divider_DP[2]_i_2_n_0\,
      I1 => Divider_DP(1),
      I2 => Divider_DP(0),
      I3 => Divider_DP(2),
      O => \Divider_DP[6]_i_4_n_0\
    );
\Divider_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[0]_i_1_n_0\,
      Q => Divider_DP(0)
    );
\Divider_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[1]_i_1_n_0\,
      Q => Divider_DP(1)
    );
\Divider_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[2]_i_1_n_0\,
      Q => Divider_DP(2)
    );
\Divider_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[3]_i_1_n_0\,
      Q => Divider_DP(3)
    );
\Divider_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[4]_i_1_n_0\,
      Q => Divider_DP(4)
    );
\Divider_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[5]_i_1_n_0\,
      Q => Divider_DP(5)
    );
\Divider_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Divider_DP[6]_i_2_n_0\,
      Q => Divider_DP(6)
    );
\FSM_sequential_State_DP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
        port map (
      I0 => \FSM_sequential_State_DP[0]_i_2_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I5 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1__0_n_0\
    );
\FSM_sequential_State_DP[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(0),
      I2 => TimestampResetExternalDetected_S,
      I3 => State_DP(1),
      O => \FSM_sequential_State_DP[0]_i_2_n_0\
    );
\FSM_sequential_State_DP[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
        port map (
      I0 => \State_DN__0\(1),
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I5 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1__0_n_0\
    );
\FSM_sequential_State_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00300A0F003F"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(2),
      I3 => State_DP(0),
      I4 => State_DP(1),
      I5 => TimestampResetExternalDetected_S,
      O => \State_DN__0\(1)
    );
\FSM_sequential_State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
        port map (
      I0 => \State_DN__0\(2),
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I5 => State_DP(2),
      O => \FSM_sequential_State_DP[2]_i_1_n_0\
    );
\FSM_sequential_State_DP[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[5]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      I2 => \Counter_DP_reg_n_0_[9]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      I4 => \Counter_DP_reg_n_0_[11]\,
      O => \FSM_sequential_State_DP[2]_i_10_n_0\
    );
\FSM_sequential_State_DP[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[2]\,
      I1 => \Counter_DP_reg_n_0_[0]\,
      I2 => \Counter_DP_reg_n_0_[1]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => \Counter_DP_reg_n_0_[13]\,
      O => \FSM_sequential_State_DP[2]_i_11_n_0\
    );
\FSM_sequential_State_DP[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[9]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      I2 => \Counter_DP_reg_n_0_[6]\,
      I3 => \Counter_DP_reg_n_0_[5]\,
      O => \FSM_sequential_State_DP[2]_i_12_n_0\
    );
\FSM_sequential_State_DP[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[10]\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      I2 => \Counter_DP_reg_n_0_[8]\,
      O => \FSM_sequential_State_DP[2]_i_13_n_0\
    );
\FSM_sequential_State_DP[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[2]\,
      I1 => \Counter_DP_reg_n_0_[6]\,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \Counter_DP_reg_n_0_[13]\,
      I5 => \Counter_DP_reg_n_0_[4]\,
      O => \FSM_sequential_State_DP[2]_i_14_n_0\
    );
\FSM_sequential_State_DP[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Confirm_DP(7),
      I1 => Confirm_DP(6),
      I2 => Confirm_DP(4),
      I3 => Confirm_DP(5),
      O => \FSM_sequential_State_DP[2]_i_15_n_0\
    );
\FSM_sequential_State_DP[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Confirm_DP(9),
      I1 => Confirm_DP(8),
      I2 => Confirm_DP(10),
      I3 => Confirm_DP(11),
      I4 => SyncInClockSync_CO,
      I5 => Confirm_DP(12),
      O => \FSM_sequential_State_DP[2]_i_16_n_0\
    );
\FSM_sequential_State_DP[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      O => \State_DN__0\(2)
    );
\FSM_sequential_State_DP[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I1 => SyncInClockSync_CO,
      O => \FSM_sequential_State_DP[2]_i_3_n_0\
    );
\FSM_sequential_State_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAABBBA"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      I1 => State_DP(1),
      I2 => \FSM_sequential_State_DP[2]_i_9_n_0\,
      I3 => TimestampResetExternalDetected_S,
      I4 => State_DP(0),
      I5 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      O => \FSM_sequential_State_DP[2]_i_4_n_0\
    );
\FSM_sequential_State_DP[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => SyncInClockSync_CO,
      I3 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      O => \FSM_sequential_State_DP[2]_i_5_n_0\
    );
\FSM_sequential_State_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      I1 => \Counter_DP_reg_n_0_[10]\,
      I2 => SyncOutClock_CO_i_5_n_0,
      I3 => \Counter_DP_reg_n_0_[6]\,
      I4 => \Counter_DP_reg_n_0_[8]\,
      I5 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      O => \FSM_sequential_State_DP[2]_i_6_n_0\
    );
\FSM_sequential_State_DP[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      I2 => \Counter_DP_reg_n_0_[11]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      I4 => \FSM_sequential_State_DP[2]_i_13_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      O => \FSM_sequential_State_DP[2]_i_7_n_0\
    );
\FSM_sequential_State_DP[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_13_n_0\,
      I1 => \Counter_DP_reg_n_0_[12]\,
      I2 => \Counter_DP_reg_n_0_[1]\,
      I3 => \Counter_DP_reg_n_0_[0]\,
      I4 => \FSM_sequential_State_DP[2]_i_14_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      O => \FSM_sequential_State_DP[2]_i_8_n_0\
    );
\FSM_sequential_State_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_15_n_0\,
      I1 => Confirm_DP(1),
      I2 => Confirm_DP(0),
      I3 => Confirm_DP(3),
      I4 => Confirm_DP(2),
      I5 => \FSM_sequential_State_DP[2]_i_16_n_0\,
      O => \FSM_sequential_State_DP[2]_i_9_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \FSM_sequential_State_DP[0]_i_1__0_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \FSM_sequential_State_DP[1]_i_1__0_n_0\,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \FSM_sequential_State_DP[2]_i_1_n_0\,
      Q => State_DP(2)
    );
Memory_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Memory_SP_i_2_n_0,
      I1 => Memory_SP_i_3_n_0,
      I2 => Memory_SP_i_4_n_0,
      I3 => TimestampOverflowBufferOverflow_S,
      I4 => TimestampResetBufferClear_S,
      I5 => TimestampResetBuffer_S,
      O => Memory_SP_reg
    );
Memory_SP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => TimestampResetExternalDetected_S,
      I4 => \FSM_sequential_State_DP[2]_i_9_n_0\,
      O => Memory_SP_i_2_n_0
    );
Memory_SP_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => SyncInClockSync_CO,
      I1 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I2 => State_DP(2),
      O => Memory_SP_i_3_n_0
    );
Memory_SP_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808F808"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => TimestampResetExternalDetected_S,
      I4 => State_DP(2),
      O => Memory_SP_i_4_n_0
    );
\Output_SO[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(0),
      I3 => State_DP(2),
      I4 => State_DP(1),
      I5 => \Output_SO[0]_i_8_n_0\,
      O => \^count_dp_reg[14]_0\
    );
\Output_SO[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(2),
      I2 => Divider_DP(0),
      I3 => Divider_DP(2),
      I4 => \Divider_DP[2]_i_2_n_0\,
      O => \Output_SO[0]_i_8_n_0\
    );
SyncOutClock_CO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAFFFE"
    )
        port map (
      I0 => SyncOutClock_CO_i_2_n_0,
      I1 => \Counter_DP_reg_n_0_[13]\,
      I2 => \Counter_DP_reg_n_0_[14]\,
      I3 => State_DP(0),
      I4 => SyncOutClock_CO_i_3_n_0,
      I5 => SyncInClockSync_CO,
      O => SyncOutClockReg_C
    );
SyncOutClock_CO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => \Counter_DP_reg_n_0_[12]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => \Counter_DP_reg_n_0_[10]\,
      I5 => SyncOutClock_CO_i_4_n_0,
      O => SyncOutClock_CO_i_2_n_0
    );
SyncOutClock_CO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      O => SyncOutClock_CO_i_3_n_0
    );
SyncOutClock_CO_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[7]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[8]\,
      I3 => SyncOutClock_CO_i_5_n_0,
      I4 => \Counter_DP_reg_n_0_[5]\,
      I5 => \Counter_DP_reg_n_0_[6]\,
      O => SyncOutClock_CO_i_4_n_0
    );
SyncOutClock_CO_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[3]\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      O => SyncOutClock_CO_i_5_n_0
    );
SyncOutClock_CO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => SyncOutClockReg_C,
      Q => SyncOutClock_CO
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \Counter_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \Counter_DP_reg_n_0_[4]\,
      S(2) => \Counter_DP_reg_n_0_[3]\,
      S(1) => \Counter_DP_reg_n_0_[2]\,
      S(0) => \Counter_DP_reg_n_0_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \Counter_DP_reg_n_0_[8]\,
      S(2) => \Counter_DP_reg_n_0_[7]\,
      S(1) => \Counter_DP_reg_n_0_[6]\,
      S(0) => \Counter_DP_reg_n_0_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \Counter_DP_reg_n_0_[12]\,
      S(2) => \Counter_DP_reg_n_0_[11]\,
      S(1) => \Counter_DP_reg_n_0_[10]\,
      S(0) => \Counter_DP_reg_n_0_[9]\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Counter_DP_reg_n_0_[14]\,
      S(0) => \Counter_DP_reg_n_0_[13]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  port (
    \FIFOState_S[AlmostEmpty_S]\ : out STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    \FIFOState_S[Empty_S]\ : out STD_LOGIC;
    FifoData_DI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \FIFORead_S[Read_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    \FifoControl_SI[WriteSide][Write_S]\ : in STD_LOGIC;
    OutFifoData_DO : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO : entity is "unimacro_FIFO_SYNC_MACRO";
end brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_10\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_11\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_12\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_13\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_14\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_15\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_16\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_17\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_20\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_21\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_22\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_23\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_24\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_25\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_26\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_27\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_28\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_29\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_3\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_4\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_5\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_8\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_9\ : STD_LOGIC;
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute box_type : string;
  attribute box_type of \bl.fifo_18_inst_bl.fifo_18_bl\ : label is "PRIMITIVE";
begin
\bl.fifo_18_inst_bl.fifo_18_bl\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 0,
      EN_SYN => true,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \FIFOState_S[AlmostEmpty_S]\,
      ALMOSTFULL => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      DI(31 downto 14) => B"000000000000000000",
      DI(13 downto 12) => OutFifoData_DO(10 downto 9),
      DI(11 downto 9) => B"000",
      DI(8 downto 0) => OutFifoData_DO(8 downto 0),
      DIP(3 downto 0) => B"0000",
      DO(31 downto 15) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\(31 downto 15),
      DO(14 downto 0) => FifoData_DI(14 downto 0),
      DOP(3 downto 0) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \FIFOState_S[Empty_S]\,
      FULL => \bl.fifo_18_inst_bl.fifo_18_bl_n_3\,
      RDCLK => LogicClk_CI,
      RDCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\(11 downto 10),
      RDCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_8\,
      RDCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_9\,
      RDCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_10\,
      RDCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_11\,
      RDCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_12\,
      RDCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_13\,
      RDCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_14\,
      RDCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_15\,
      RDCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_16\,
      RDCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_17\,
      RDEN => \FIFORead_S[Read_S]\,
      RDERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_4\,
      REGCE => '0',
      RST => \SyncSignalSyncFF_S_reg_rep__3\,
      RSTREG => '0',
      WRCLK => LogicClk_CI,
      WRCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\(11 downto 10),
      WRCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_20\,
      WRCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_21\,
      WRCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_22\,
      WRCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_23\,
      WRCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_24\,
      WRCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_25\,
      WRCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_26\,
      WRCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_27\,
      WRCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_28\,
      WRCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_29\,
      WREN => \FifoControl_SI[WriteSide][Write_S]\,
      WRERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BlockRAM is
  port (
    p_1_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    State_DP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress2_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress3_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \LookupAddress0_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \Output_SO_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BlockRAM : entity is "BlockRAM";
end brd_testAERDVSSM_0_0_BlockRAM;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BlockRAM is
begin
blockRAM: entity work.brd_testAERDVSSM_0_0_MyBlockRAM
     port map (
      LogicClk_CI => LogicClk_CI,
      \LookupAddress0_DP_reg[12]\(12 downto 0) => \LookupAddress0_DP_reg[12]\(12 downto 0),
      \LookupAddress2_DP_reg[12]\(12 downto 0) => \LookupAddress2_DP_reg[12]\(12 downto 0),
      \LookupAddress3_DP_reg[12]\(12 downto 0) => \LookupAddress3_DP_reg[12]\(12 downto 0),
      \Output_SO_reg[17]\(17 downto 0) => \Output_SO_reg[17]\(17 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      State_DP(2 downto 0) => State_DP(2 downto 0),
      p_1_out(17 downto 0) => p_1_out(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector is
  port (
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[2]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Count_DP_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    \State_DP_reg[1]_2\ : in STD_LOGIC;
    \State_DP_reg[1]_3\ : in STD_LOGIC;
    \State_DP_reg[1]_4\ : in STD_LOGIC;
    \State_DP_reg[1]_5\ : in STD_LOGIC;
    \State_DP_reg[1]_6\ : in STD_LOGIC;
    \State_DP_reg[1]_7\ : in STD_LOGIC;
    \State_DP_reg[1]_8\ : in STD_LOGIC;
    \State_DP_reg[1]_9\ : in STD_LOGIC;
    \State_DP_reg[1]_10\ : in STD_LOGIC;
    \State_DP_reg[1]_11\ : in STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HighestTimestampSent_SN1 : in STD_LOGIC;
    HighestTimestampSent_SN0 : in STD_LOGIC;
    TimestampOverflow_S : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Count_DP_reg[12]\(0)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_7
     port map (
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(0) => AR(0),
      CO(0) => ChangeDetected_S1,
      \Count_DP_reg[0]\ => \Count_DP_reg[0]\,
      FifoData_DO(13 downto 0) => FifoData_DO(13 downto 0),
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN1 => HighestTimestampSent_SN1,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => HighestTimestampSent_SP_reg,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \Output_SO_reg[0]\,
      Q(14 downto 0) => Q(14 downto 0),
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \State_DP_reg[1]_1\ => \State_DP_reg[1]_1\,
      \State_DP_reg[1]_10\ => \State_DP_reg[1]_10\,
      \State_DP_reg[1]_11\ => \State_DP_reg[1]_11\,
      \State_DP_reg[1]_2\ => \State_DP_reg[1]_2\,
      \State_DP_reg[1]_3\ => \State_DP_reg[1]_3\,
      \State_DP_reg[1]_4\ => \State_DP_reg[1]_4\,
      \State_DP_reg[1]_5\ => \State_DP_reg[1]_5\,
      \State_DP_reg[1]_6\ => \State_DP_reg[1]_6\,
      \State_DP_reg[1]_7\ => \State_DP_reg[1]_7\,
      \State_DP_reg[1]_8\ => \State_DP_reg[1]_8\,
      \State_DP_reg[1]_9\ => \State_DP_reg[1]_9\,
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[3]\(3 downto 0) => \State_DP_reg[3]\(3 downto 0),
      \TimestampBuffer_D_reg[11]\ => \TimestampBuffer_D_reg[11]\,
      TimestampOverflow_S => TimestampOverflow_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_36 is
  port (
    Bias10Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_36 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_36;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_36 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__2_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__7_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__7_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__7_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__2_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__2_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__2_n_0\
    );
\ChangeDetected_S1_carry_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__7_n_0\
    );
\ChangeDetected_S1_carry_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__7_n_0\
    );
\ChangeDetected_S1_carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__7_n_0\
    );
\ChangeDetected_S1_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__2_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_90
     port map (
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[26]\ => Bias10Changed_S,
      \FSM_onehot_State_DP_reg[32]\ => \FSM_onehot_State_DP_reg[32]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_37 is
  port (
    Bias11Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[33]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias12Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_37 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_37;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_37 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__3_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__8_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__8_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__8_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__3_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__3_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__3_n_0\
    );
\ChangeDetected_S1_carry_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__8_n_0\
    );
\ChangeDetected_S1_carry_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__8_n_0\
    );
\ChangeDetected_S1_carry_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__8_n_0\
    );
\ChangeDetected_S1_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__3_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_89
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[33]\ => \FSM_onehot_State_DP_reg[33]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_38 is
  port (
    Bias12Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_38 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_38;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_38 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__4_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__9_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__9_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__9_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__4_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__4_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__4_n_0\
    );
\ChangeDetected_S1_carry_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__9_n_0\
    );
\ChangeDetected_S1_carry_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__9_n_0\
    );
\ChangeDetected_S1_carry_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__9_n_0\
    );
\ChangeDetected_S1_carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__4_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_88
     port map (
      Bias12Changed_S => Bias12Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_39 is
  port (
    Bias13Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias14Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_39 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_39;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_39 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__5_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__10_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__10_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__10_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__5_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__5_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__5_n_0\
    );
\ChangeDetected_S1_carry_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__10_n_0\
    );
\ChangeDetected_S1_carry_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__10_n_0\
    );
\ChangeDetected_S1_carry_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__10_n_0\
    );
\ChangeDetected_S1_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__5_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_87
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[30]\ => \FSM_onehot_State_DP_reg[30]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_40 is
  port (
    Bias14Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias13Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_40 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_40;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_40 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__6_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__11_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__11_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__11_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__6_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__6_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__6_n_0\
    );
\ChangeDetected_S1_carry_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__11_n_0\
    );
\ChangeDetected_S1_carry_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_2__11_n_0\
    );
\ChangeDetected_S1_carry_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__11_n_0\
    );
\ChangeDetected_S1_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__6_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_86
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[24]\ => \FSM_onehot_State_DP_reg[24]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_41 is
  port (
    Bias15Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_41 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_41;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_41 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__7_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__12_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__12_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__12_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__7_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__7_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__7_n_0\
    );
\ChangeDetected_S1_carry_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__12_n_0\
    );
\ChangeDetected_S1_carry_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_2__12_n_0\
    );
\ChangeDetected_S1_carry_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__12_n_0\
    );
\ChangeDetected_S1_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__7_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_85
     port map (
      Bias15Changed_S => Bias15Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_42 is
  port (
    Bias16Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias27Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_42 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_42;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_42 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__8_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__13_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__13_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__13_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__8_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__8_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__8_n_0\
    );
\ChangeDetected_S1_carry_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__13_n_0\
    );
\ChangeDetected_S1_carry_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__13_n_0\
    );
\ChangeDetected_S1_carry_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__13_n_0\
    );
\ChangeDetected_S1_carry_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__8_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_84
     port map (
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_43 is
  port (
    Bias17Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias18Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_43 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_43;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_43 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__9_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__14_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__14_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__14_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__9_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__9_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__9_n_0\
    );
\ChangeDetected_S1_carry_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__14_n_0\
    );
\ChangeDetected_S1_carry_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__14_n_0\
    );
\ChangeDetected_S1_carry_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__14_n_0\
    );
\ChangeDetected_S1_carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__9_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_83
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[21]\ => \FSM_onehot_State_DP_reg[21]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_44 is
  port (
    Bias18Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias17Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_44 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_44;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_44 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__10_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__15_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__15_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__15_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__10_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__10_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__10_n_0\
    );
\ChangeDetected_S1_carry_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__15_n_0\
    );
\ChangeDetected_S1_carry_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__15_n_0\
    );
\ChangeDetected_S1_carry_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__15_n_0\
    );
\ChangeDetected_S1_carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__10_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_82
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[23]\ => \FSM_onehot_State_DP_reg[23]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_45 is
  port (
    Bias19Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias9Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias0Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_45 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_45;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_45 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__11_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__16_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__16_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__16_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__11_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__11_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__11_n_0\
    );
\ChangeDetected_S1_carry_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__16_n_0\
    );
\ChangeDetected_S1_carry_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_2__16_n_0\
    );
\ChangeDetected_S1_carry_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__16_n_0\
    );
\ChangeDetected_S1_carry_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__11_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_81
     port map (
      Bias0Changed_S => Bias0Changed_S,
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[0]_0\ => \FSM_onehot_State_DP_reg[0]_0\,
      \FSM_onehot_State_DP_reg[24]\ => \FSM_onehot_State_DP_reg[24]\,
      \FSM_onehot_State_DP_reg[32]\ => \FSM_onehot_State_DP_reg[32]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Bias19Changed_S,
      Memory_SP_reg_1 => Memory_SP_reg,
      Memory_SP_reg_2 => Memory_SP_reg_0,
      Memory_SP_reg_3 => Memory_SP_reg_1,
      Memory_SP_reg_4 => Memory_SP_reg_2,
      Memory_SP_reg_5 => Memory_SP_reg_3,
      Memory_SP_reg_6 => Memory_SP_reg_4,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_47 is
  port (
    Bias20Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_47 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_47;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_47 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__12_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__17_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__17_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__17_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__12_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__12_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__12_n_0\
    );
\ChangeDetected_S1_carry_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__17_n_0\
    );
\ChangeDetected_S1_carry_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__17_n_0\
    );
\ChangeDetected_S1_carry_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__17_n_0\
    );
\ChangeDetected_S1_carry_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__12_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_79
     port map (
      Bias20Changed_S => Bias20Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_48 is
  port (
    Bias21Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[18]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias22Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_48 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_48;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_48 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__13_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__18_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__18_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__18_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__13_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__13_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__13_n_0\
    );
\ChangeDetected_S1_carry_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__18_n_0\
    );
\ChangeDetected_S1_carry_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__18_n_0\
    );
\ChangeDetected_S1_carry_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__18_n_0\
    );
\ChangeDetected_S1_carry_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__13_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_78
     port map (
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[18]\ => \FSM_onehot_State_DP_reg[18]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_49 is
  port (
    Bias22Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[16]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_49 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_49;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_49 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__14_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__19_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__19_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__19_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__14_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__14_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__14_n_0\
    );
\ChangeDetected_S1_carry_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__19_n_0\
    );
\ChangeDetected_S1_carry_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__19_n_0\
    );
\ChangeDetected_S1_carry_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__19_n_0\
    );
\ChangeDetected_S1_carry_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__14_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_77
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[16]\ => \FSM_onehot_State_DP_reg[16]\,
      \FSM_onehot_State_DP_reg[21]\ => \FSM_onehot_State_DP_reg[21]\,
      \FSM_onehot_State_DP_reg[30]\ => \FSM_onehot_State_DP_reg[30]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Bias22Changed_S,
      Memory_SP_reg_1 => Memory_SP_reg,
      Memory_SP_reg_2 => Memory_SP_reg_0,
      Memory_SP_reg_3 => Memory_SP_reg_1,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_50 is
  port (
    Bias23Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_50 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_50;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_50 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__15_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__20_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__20_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__20_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__15_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__15_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__15_n_0\
    );
\ChangeDetected_S1_carry_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__20_n_0\
    );
\ChangeDetected_S1_carry_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__20_n_0\
    );
\ChangeDetected_S1_carry_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__20_n_0\
    );
\ChangeDetected_S1_carry_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__15_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_76
     port map (
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(4 downto 0) => D(4 downto 0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[0]_0\ => \FSM_onehot_State_DP_reg[0]_0\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Bias23Changed_S,
      Memory_SP_reg_1 => Memory_SP_reg,
      Memory_SP_reg_2 => Memory_SP_reg_0,
      Memory_SP_reg_3 => Memory_SP_reg_1,
      Memory_SP_reg_4 => Memory_SP_reg_2,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_51 is
  port (
    Bias24Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_51 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_51;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_51 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__16_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__21_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__21_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__21_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__16_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__16_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__16_n_0\
    );
\ChangeDetected_S1_carry_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__21_n_0\
    );
\ChangeDetected_S1_carry_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__21_n_0\
    );
\ChangeDetected_S1_carry_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__21_n_0\
    );
\ChangeDetected_S1_carry_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__16_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_75
     port map (
      Bias24Changed_S => Bias24Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_52 is
  port (
    Bias25Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias26Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_52 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_52;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_52 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__17_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__22_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__22_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__22_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__17_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__17_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__17_n_0\
    );
\ChangeDetected_S1_carry_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__22_n_0\
    );
\ChangeDetected_S1_carry_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__22_n_0\
    );
\ChangeDetected_S1_carry_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__22_n_0\
    );
\ChangeDetected_S1_carry_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__17_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_74
     port map (
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[11]\ => Bias25Changed_S,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_53 is
  port (
    Bias26Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias25Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_53 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_53;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_53 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__18_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__23_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__23_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__23_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__18_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__18_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_1__18_n_0\
    );
\ChangeDetected_S1_carry_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__23_n_0\
    );
\ChangeDetected_S1_carry_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__23_n_0\
    );
\ChangeDetected_S1_carry_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__23_n_0\
    );
\ChangeDetected_S1_carry_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__18_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_73
     port map (
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[23]\ => \FSM_onehot_State_DP_reg[23]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_54 is
  port (
    Bias27Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias35Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_54 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_54;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_54 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__19_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__24_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__24_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__24_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__19_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__19_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_1__19_n_0\
    );
\ChangeDetected_S1_carry_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__24_n_0\
    );
\ChangeDetected_S1_carry_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__24_n_0\
    );
\ChangeDetected_S1_carry_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__24_n_0\
    );
\ChangeDetected_S1_carry_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__19_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_72
     port map (
      Bias12Changed_S => Bias12Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_State_DP_reg[10]\ => Bias27Changed_S,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_56 is
  port (
    Bias34Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_56 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_56;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_56 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__20_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__25_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__25_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__25_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__20_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__20_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__20_n_0\
    );
\ChangeDetected_S1_carry_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__25_n_0\
    );
\ChangeDetected_S1_carry_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__25_n_0\
    );
\ChangeDetected_S1_carry_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__25_n_0\
    );
\ChangeDetected_S1_carry_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__20_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_70
     port map (
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_60 is
  port (
    Bias8Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_60 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_60;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_60 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__5_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__5_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__5_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__0_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__0_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__5_n_0\
    );
\ChangeDetected_S1_carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__5_n_0\
    );
\ChangeDetected_S1_carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_3__5_n_0\
    );
\ChangeDetected_S1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__0_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_65
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      Memory_SP_reg_5 => Memory_SP_reg_4,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(2 downto 0) => \out\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_61 is
  port (
    Bias9Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_61 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_61;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_61 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__6_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__6_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__6_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__1_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__1_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__1_n_0\
    );
\ChangeDetected_S1_carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__6_n_0\
    );
\ChangeDetected_S1_carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__6_n_0\
    );
\ChangeDetected_S1_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_3__6_n_0\
    );
\ChangeDetected_S1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => PreviousData_DP(2),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(1),
      I5 => Q(1),
      O => \ChangeDetected_S1_carry_i_4__1_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_64
     port map (
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ is
  port (
    Bias0Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__0_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__0_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__0_n_0\
    );
\ChangeDetected_S1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__0_n_0\
    );
\ChangeDetected_S1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__0_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_91
     port map (
      Bias0Changed_S => Bias0Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46\ is
  port (
    Bias1Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__1_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__1_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__1_n_0\
    );
\ChangeDetected_S1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_1__1_n_0\
    );
\ChangeDetected_S1_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__1_n_0\
    );
\ChangeDetected_S1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__1_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_80
     port map (
      Bias1Changed_S => Bias1Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ is
  port (
    Bias2Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__2_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__2_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__2_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__2_n_0\
    );
\ChangeDetected_S1_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__2_n_0\
    );
\ChangeDetected_S1_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__2_n_0\
    );
\ChangeDetected_S1_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__2_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_71
     port map (
      Bias2Changed_S => Bias2Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_58\ is
  port (
    Bias3Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_58\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_58\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_58\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__3_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__3_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__3_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__3_n_0\
    );
\ChangeDetected_S1_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_1__3_n_0\
    );
\ChangeDetected_S1_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_2__3_n_0\
    );
\ChangeDetected_S1_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__3_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_67
     port map (
      Bias3Changed_S => Bias3Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_59\ is
  port (
    Bias4Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bias8Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_59\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_59\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_59\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__4_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__4_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__4_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__4_n_0\
    );
\ChangeDetected_S1_carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__4_n_0\
    );
\ChangeDetected_S1_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__4_n_0\
    );
\ChangeDetected_S1_carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__4_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_66
     port map (
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[32]\ => \FSM_onehot_State_DP_reg[32]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ is
  port (
    Bias35Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[10]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__21_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__26_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__26_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__26_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__21_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__0_i_1__22_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_2_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PreviousData_DP(15),
      I1 => Q(15),
      O => \ChangeDetected_S1_carry__0_i_1__22_n_0\
    );
\ChangeDetected_S1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_2_n_0\
    );
\ChangeDetected_S1_carry_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__26_n_0\
    );
\ChangeDetected_S1_carry_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__26_n_0\
    );
\ChangeDetected_S1_carry_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__26_n_0\
    );
\ChangeDetected_S1_carry_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__21_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => Q(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_69
     port map (
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[10]\ => \FSM_onehot_State_DP_reg[10]\,
      \FSM_onehot_State_DP_reg[9]\ => Bias35Changed_S,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_57\ is
  port (
    Bias36Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[30]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[11]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias12Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_57\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_57\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_57\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__22_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__27_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__27_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__27_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__22_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__0_i_1__23_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_2__0_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PreviousData_DP(15),
      I1 => Q(15),
      O => \ChangeDetected_S1_carry__0_i_1__23_n_0\
    );
\ChangeDetected_S1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_2__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__27_n_0\
    );
\ChangeDetected_S1_carry_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__27_n_0\
    );
\ChangeDetected_S1_carry_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__27_n_0\
    );
\ChangeDetected_S1_carry_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__22_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => Q(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_68
     port map (
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[11]\ => \FSM_onehot_State_DP_reg[11]\,
      \FSM_onehot_State_DP_reg[30]\ => \FSM_onehot_State_DP_reg[30]\,
      \FSM_onehot_State_DP_reg[32]\ => \FSM_onehot_State_DP_reg[32]\,
      \FSM_onehot_State_DP_reg[6]\ => Bias36Changed_S,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__30\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ is
  port (
    ChipChanged_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[12]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[13]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias21Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_1\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_2\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_1\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_2\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__23_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__28_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__28_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__28_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__23_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3) => \ChangeDetected_S1_carry__0_n_0\,
      CO(2) => \ChangeDetected_S1_carry__0_n_1\,
      CO(1) => \ChangeDetected_S1_carry__0_n_2\,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ChangeDetected_S1_carry__0_i_1__21_n_0\,
      S(2) => \ChangeDetected_S1_carry__0_i_2__1_n_0\,
      S(1) => \ChangeDetected_S1_carry__0_i_3_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_4_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(21),
      I1 => PreviousData_DP(21),
      I2 => D(22),
      I3 => PreviousData_DP(22),
      I4 => PreviousData_DP(23),
      I5 => D(23),
      O => \ChangeDetected_S1_carry__0_i_1__21_n_0\
    );
\ChangeDetected_S1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(18),
      I1 => PreviousData_DP(18),
      I2 => D(19),
      I3 => PreviousData_DP(19),
      I4 => PreviousData_DP(20),
      I5 => D(20),
      O => \ChangeDetected_S1_carry__0_i_2__1_n_0\
    );
\ChangeDetected_S1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(17),
      I1 => PreviousData_DP(17),
      I2 => D(15),
      I3 => PreviousData_DP(15),
      I4 => PreviousData_DP(16),
      I5 => D(16),
      O => \ChangeDetected_S1_carry__0_i_3_n_0\
    );
\ChangeDetected_S1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(13),
      I1 => PreviousData_DP(13),
      I2 => D(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => D(14),
      O => \ChangeDetected_S1_carry__0_i_4_n_0\
    );
\ChangeDetected_S1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ChangeDetected_S1_carry__0_n_0\,
      CO(3) => \ChangeDetected_S1_carry__1_n_0\,
      CO(2) => \ChangeDetected_S1_carry__1_n_1\,
      CO(1) => \ChangeDetected_S1_carry__1_n_2\,
      CO(0) => \ChangeDetected_S1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ChangeDetected_S1_carry__1_i_1_n_0\,
      S(2) => \ChangeDetected_S1_carry__1_i_2_n_0\,
      S(1) => \ChangeDetected_S1_carry__1_i_3_n_0\,
      S(0) => \ChangeDetected_S1_carry__1_i_4_n_0\
    );
\ChangeDetected_S1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(33),
      I1 => PreviousData_DP(33),
      I2 => D(34),
      I3 => PreviousData_DP(34),
      I4 => PreviousData_DP(35),
      I5 => D(35),
      O => \ChangeDetected_S1_carry__1_i_1_n_0\
    );
\ChangeDetected_S1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(32),
      I1 => PreviousData_DP(32),
      I2 => D(30),
      I3 => PreviousData_DP(30),
      I4 => PreviousData_DP(31),
      I5 => D(31),
      O => \ChangeDetected_S1_carry__1_i_2_n_0\
    );
\ChangeDetected_S1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(28),
      I1 => PreviousData_DP(28),
      I2 => D(27),
      I3 => PreviousData_DP(27),
      I4 => PreviousData_DP(29),
      I5 => D(29),
      O => \ChangeDetected_S1_carry__1_i_3_n_0\
    );
\ChangeDetected_S1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(24),
      I1 => PreviousData_DP(24),
      I2 => D(25),
      I3 => PreviousData_DP(25),
      I4 => PreviousData_DP(26),
      I5 => D(26),
      O => \ChangeDetected_S1_carry__1_i_4_n_0\
    );
\ChangeDetected_S1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ChangeDetected_S1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__2_i_1_n_0\,
      S(0) => \ChangeDetected_S1_carry__2_i_2_n_0\
    );
\ChangeDetected_S1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PreviousData_DP(39),
      I1 => D(39),
      O => \ChangeDetected_S1_carry__2_i_1_n_0\
    );
\ChangeDetected_S1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(36),
      I1 => PreviousData_DP(36),
      I2 => D(37),
      I3 => PreviousData_DP(37),
      I4 => PreviousData_DP(38),
      I5 => D(38),
      O => \ChangeDetected_S1_carry__2_i_2_n_0\
    );
\ChangeDetected_S1_carry_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(9),
      I1 => PreviousData_DP(9),
      I2 => D(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => D(11),
      O => \ChangeDetected_S1_carry_i_1__28_n_0\
    );
\ChangeDetected_S1_carry_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(6),
      I1 => PreviousData_DP(6),
      I2 => D(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => D(8),
      O => \ChangeDetected_S1_carry_i_2__28_n_0\
    );
\ChangeDetected_S1_carry_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(3),
      I1 => PreviousData_DP(3),
      I2 => D(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => D(5),
      O => \ChangeDetected_S1_carry_i_3__28_n_0\
    );
\ChangeDetected_S1_carry_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(0),
      I1 => PreviousData_DP(0),
      I2 => D(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => D(2),
      O => \ChangeDetected_S1_carry_i_4__23_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(16),
      Q => PreviousData_DP(16)
    );
\PreviousData_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(17),
      Q => PreviousData_DP(17)
    );
\PreviousData_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(18),
      Q => PreviousData_DP(18)
    );
\PreviousData_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(19),
      Q => PreviousData_DP(19)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(20),
      Q => PreviousData_DP(20)
    );
\PreviousData_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(21),
      Q => PreviousData_DP(21)
    );
\PreviousData_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(22),
      Q => PreviousData_DP(22)
    );
\PreviousData_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(23),
      Q => PreviousData_DP(23)
    );
\PreviousData_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(24),
      Q => PreviousData_DP(24)
    );
\PreviousData_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(25),
      Q => PreviousData_DP(25)
    );
\PreviousData_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(26),
      Q => PreviousData_DP(26)
    );
\PreviousData_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(27),
      Q => PreviousData_DP(27)
    );
\PreviousData_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(28),
      Q => PreviousData_DP(28)
    );
\PreviousData_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(29),
      Q => PreviousData_DP(29)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(30),
      Q => PreviousData_DP(30)
    );
\PreviousData_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(31),
      Q => PreviousData_DP(31)
    );
\PreviousData_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(32),
      Q => PreviousData_DP(32)
    );
\PreviousData_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(33),
      Q => PreviousData_DP(33)
    );
\PreviousData_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(34),
      Q => PreviousData_DP(34)
    );
\PreviousData_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(35),
      Q => PreviousData_DP(35)
    );
\PreviousData_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(36),
      Q => PreviousData_DP(36)
    );
\PreviousData_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(37),
      Q => PreviousData_DP(37)
    );
\PreviousData_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(38),
      Q => PreviousData_DP(38)
    );
\PreviousData_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__32\(0),
      D => D(39),
      Q => PreviousData_DP(39)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => D(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_63
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[12]\ => \FSM_onehot_State_DP_reg[12]\,
      \FSM_onehot_State_DP_reg[13]\ => \FSM_onehot_State_DP_reg[13]\,
      \FSM_onehot_State_DP_reg[1]\ => ChipChanged_S,
      \FSM_onehot_State_DP_reg[23]\(4 downto 0) => \FSM_onehot_State_DP_reg[23]\(4 downto 0),
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ContinuousCounter is
  port (
    TimestampOverflow_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    TimestampResetBufferClear_S : out STD_LOGIC;
    \AERSMOutFifoData_DO[1]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[2]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[3]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[4]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[5]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[6]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[7]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[8]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[9]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[10]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[11]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[12]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Memory_SP_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \MultiplexerConfigReg_D_reg[TimestampRun_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC;
    \Count_DP_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \TimestampBuffer_D_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SN0 : in STD_LOGIC;
    HighestTimestampSent_SP_reg_0 : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ContinuousCounter : entity is "ContinuousCounter";
end brd_testAERDVSSM_0_0_ContinuousCounter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ContinuousCounter is
  signal BooleanToStdLogic : STD_LOGIC;
  signal Count_DN : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\ChangeDetected_S1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \TimestampBuffer_D_reg[14]\(12),
      I2 => \^q\(13),
      I3 => \TimestampBuffer_D_reg[14]\(13),
      I4 => \TimestampBuffer_D_reg[14]\(14),
      I5 => \^q\(14),
      O => Memory_SP_reg(0)
    );
ChangeDetected_S1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \TimestampBuffer_D_reg[14]\(9),
      I2 => \^q\(10),
      I3 => \TimestampBuffer_D_reg[14]\(10),
      I4 => \TimestampBuffer_D_reg[14]\(11),
      I5 => \^q\(11),
      O => S(3)
    );
ChangeDetected_S1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \TimestampBuffer_D_reg[14]\(6),
      I2 => \^q\(7),
      I3 => \TimestampBuffer_D_reg[14]\(7),
      I4 => \TimestampBuffer_D_reg[14]\(8),
      I5 => \^q\(8),
      O => S(2)
    );
ChangeDetected_S1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \TimestampBuffer_D_reg[14]\(3),
      I2 => \^q\(4),
      I3 => \TimestampBuffer_D_reg[14]\(4),
      I4 => \TimestampBuffer_D_reg[14]\(5),
      I5 => \^q\(5),
      O => S(1)
    );
ChangeDetected_S1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \TimestampBuffer_D_reg[14]\(0),
      I2 => \^q\(1),
      I3 => \TimestampBuffer_D_reg[14]\(1),
      I4 => \TimestampBuffer_D_reg[14]\(2),
      I5 => \^q\(2),
      O => S(0)
    );
\Count_DP[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \^q\(0),
      O => Count_DN(0)
    );
\Count_DP[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__1_n_6\,
      O => Count_DN(10)
    );
\Count_DP[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__1_n_5\,
      O => Count_DN(11)
    );
\Count_DP[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__1_n_4\,
      O => Count_DN(12)
    );
\Count_DP[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__2_n_7\,
      O => Count_DN(13)
    );
\Count_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__2_n_6\,
      O => Count_DN(14)
    );
\Count_DP[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => plusOp_carry_n_7,
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => plusOp_carry_n_6,
      O => Count_DN(2)
    );
\Count_DP[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => plusOp_carry_n_5,
      O => Count_DN(3)
    );
\Count_DP[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => plusOp_carry_n_4,
      O => Count_DN(4)
    );
\Count_DP[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__0_n_7\,
      O => Count_DN(5)
    );
\Count_DP[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__0_n_6\,
      O => Count_DN(6)
    );
\Count_DP[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__0_n_5\,
      O => Count_DN(7)
    );
\Count_DP[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__0_n_4\,
      O => Count_DN(8)
    );
\Count_DP[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(2),
      I2 => \State_DP_reg[3]\(3),
      I3 => \State_DP_reg[3]\(0),
      I4 => \State_DP_reg[3]\(1),
      I5 => \plusOp_carry__1_n_7\,
      O => Count_DN(9)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(0),
      Q => \^q\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(10),
      Q => \^q\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(11),
      Q => \^q\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(12),
      Q => \^q\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(13),
      Q => \^q\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(14),
      Q => \^q\(14)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(1),
      Q => \^q\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(2),
      Q => \^q\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(3),
      Q => \^q\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(4),
      Q => \^q\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(5),
      Q => \^q\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(6),
      Q => \^q\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(7),
      Q => \^q\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(8),
      Q => \^q\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => Count_DN(9),
      Q => \^q\(9)
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_6\
     port map (
      \AERSMOutFifoData_DO[10]\ => \AERSMOutFifoData_DO[10]\,
      \AERSMOutFifoData_DO[11]\ => \AERSMOutFifoData_DO[11]\,
      \AERSMOutFifoData_DO[12]\ => \AERSMOutFifoData_DO[12]\,
      \AERSMOutFifoData_DO[1]\ => \AERSMOutFifoData_DO[1]\,
      \AERSMOutFifoData_DO[2]\ => \AERSMOutFifoData_DO[2]\,
      \AERSMOutFifoData_DO[3]\ => \AERSMOutFifoData_DO[3]\,
      \AERSMOutFifoData_DO[4]\ => \AERSMOutFifoData_DO[4]\,
      \AERSMOutFifoData_DO[5]\ => \AERSMOutFifoData_DO[5]\,
      \AERSMOutFifoData_DO[6]\ => \AERSMOutFifoData_DO[6]\,
      \AERSMOutFifoData_DO[7]\ => \AERSMOutFifoData_DO[7]\,
      \AERSMOutFifoData_DO[8]\ => \AERSMOutFifoData_DO[8]\,
      \AERSMOutFifoData_DO[9]\ => \AERSMOutFifoData_DO[9]\,
      AR(0) => AR(0),
      BooleanToStdLogic => BooleanToStdLogic,
      \Count_DP_reg[11]\ => TimestampOverflow_S,
      \Count_DP_reg[11]_0\(10 downto 0) => \Count_DP_reg[11]_0\(10 downto 0),
      E(0) => E(0),
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => HighestTimestampSent_SP_reg,
      HighestTimestampSent_SP_reg_0 => HighestTimestampSent_SP_reg_0,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_D_reg[TimestampRun_S]\ => \MultiplexerConfigReg_D_reg[TimestampRun_S]\,
      Q(14 downto 0) => \^q\(14 downto 0),
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[3]\(3 downto 0) => \State_DP_reg[3]\(3 downto 0),
      \SyncSignalSyncFF_S_reg[0]\ => \SyncSignalSyncFF_S_reg[0]\,
      TimestampResetBufferClear_S => TimestampResetBufferClear_S
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \^q\(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^q\(14 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  port (
    TimestampOverflowBufferOverflow_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \AERSMOutFifoData_DO[0]\ : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    State_DN1 : out STD_LOGIC;
    HighestTimestampSent_SN1 : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    TimestampOverflow_S : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HighestTimestampSent_SN0 : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \TimestampBuffer_D_reg[2]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[12]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  signal \AERSMOutFifoData_DO[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_4_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_5_n_0 : STD_LOGIC;
  signal BooleanToStdLogic : STD_LOGIC;
  signal \Count_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^state_dn1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[15]_INST_0_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1\ : label is "soft_lutpair73";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  State_DN1 <= \^state_dn1\;
\AERSMOutFifoData_DO[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000020"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => TimestampOverflow_S,
      I2 => \State_DP_reg[3]\(1),
      I3 => \State_DP_reg[3]\(2),
      I4 => \State_DP_reg[3]\(3),
      I5 => \State_DP_reg[3]\(0),
      O => \AERSMOutFifoData_DO[0]\
    );
\AERSMOutFifoData_DO[15]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_5_n_0,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_4_n_0\,
      I2 => AERSMOutFifoWrite_SO_INST_0_i_4_n_0,
      I3 => HighestTimestampSent_SP,
      O => HighestTimestampSent_SN1
    );
\AERSMOutFifoData_DO[15]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \Count_DP_reg_n_0_[0]\,
      I3 => \^q\(1),
      O => \AERSMOutFifoData_DO[15]_INST_0_i_4_n_0\
    );
AERSMOutFifoWrite_SO_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_4_n_0,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \Count_DP_reg_n_0_[0]\,
      I4 => \^q\(1),
      I5 => AERSMOutFifoWrite_SO_INST_0_i_5_n_0,
      O => \^state_dn1\
    );
AERSMOutFifoWrite_SO_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => AERSMOutFifoWrite_SO_INST_0_i_4_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => \^q\(6),
      O => AERSMOutFifoWrite_SO_INST_0_i_5_n_0
    );
\Count_DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP_reg_n_0_[0]\,
      O => \Count_DP[0]_i_1_n_0\
    );
\Count_DP[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_6\,
      O => \Count_DP[10]_i_1_n_0\
    );
\Count_DP[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_5\,
      O => \Count_DP[11]_i_2_n_0\
    );
\Count_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555541"
    )
        port map (
      I0 => BooleanToStdLogic,
      I1 => \State_DP_reg[3]\(1),
      I2 => \State_DP_reg[3]\(0),
      I3 => \State_DP_reg[3]\(3),
      I4 => \State_DP_reg[3]\(2),
      I5 => TimestampOverflow_S,
      O => \Count_DP[11]_i_3_n_0\
    );
\Count_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_7,
      O => \Count_DP[1]_i_1_n_0\
    );
\Count_DP[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_6,
      O => \Count_DP[2]_i_1_n_0\
    );
\Count_DP[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_5,
      O => \Count_DP[3]_i_1_n_0\
    );
\Count_DP[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_4,
      O => \Count_DP[4]_i_1_n_0\
    );
\Count_DP[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_7\,
      O => \Count_DP[5]_i_1_n_0\
    );
\Count_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_6\,
      O => \Count_DP[6]_i_1_n_0\
    );
\Count_DP[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_5\,
      O => \Count_DP[7]_i_1_n_0\
    );
\Count_DP[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_4\,
      O => \Count_DP[8]_i_1_n_0\
    );
\Count_DP[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_7\,
      O => \Count_DP[9]_i_1_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[0]_i_1_n_0\,
      Q => \Count_DP_reg_n_0_[0]\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[10]_i_1_n_0\,
      Q => \^q\(9)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[11]_i_2_n_0\,
      Q => \^q\(10)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[1]_i_1_n_0\,
      Q => \^q\(0)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[3]_i_1_n_0\,
      Q => \^q\(2)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[4]_i_1_n_0\,
      Q => \^q\(3)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[5]_i_1_n_0\,
      Q => \^q\(4)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[6]_i_1_n_0\,
      Q => \^q\(5)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[7]_i_1_n_0\,
      Q => \^q\(6)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[8]_i_1_n_0\,
      Q => \^q\(7)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Count_DP[9]_i_1_n_0\,
      Q => \^q\(8)
    );
HighestTimestampSent_SP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2000000FFFFFFFF"
    )
        port map (
      I0 => HighestTimestampSent_SN0,
      I1 => \^state_dn1\,
      I2 => HighestTimestampSent_SP,
      I3 => \TimestampBuffer_D_reg[2]\,
      I4 => \TimestampBuffer_D_reg[12]\,
      I5 => \State_DP_reg[3]\(1),
      O => HighestTimestampSent_SP_reg
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_5\
     port map (
      AR(0) => AR(0),
      BooleanToStdLogic => BooleanToStdLogic,
      LogicClk_CI => LogicClk_CI,
      Q(11 downto 1) => \^q\(10 downto 0),
      Q(0) => \Count_DP_reg_n_0_[0]\,
      \State_DP_reg[3]\(3 downto 0) => \State_DP_reg[3]\(3 downto 0),
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampOverflow_S => TimestampOverflow_S
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \Count_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => \^q\(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFO is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    FifoData_DO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[1]\ : out STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : out STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    \FifoControl_SI[WriteSide][Write_S]\ : in STD_LOGIC;
    OutFifoData_DO : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reset_RI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFO : entity is "FIFO";
end brd_testAERDVSSM_0_0_FIFO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFO is
  signal FIFOData_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FIFORead_S[Read_S]\ : STD_LOGIC;
  signal \FIFOState_S[AlmostEmpty_S]\ : STD_LOGIC;
  signal \FIFOState_S[Empty_S]\ : STD_LOGIC;
begin
fifo: entity work.brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO
     port map (
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[AlmostEmpty_S]\ => \FIFOState_S[AlmostEmpty_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      \FifoControl_SI[WriteSide][Write_S]\ => \FifoControl_SI[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      FifoData_DI(14 downto 0) => FIFOData_D(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      OutFifoData_DO(10 downto 0) => OutFifoData_DO(10 downto 0),
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
readSideOutputDelayReg: entity work.brd_testAERDVSSM_0_0_FIFOReadSideDelay
     port map (
      AR(1) => Reset_RI,
      AR(0) => AR(0),
      D(0) => D(0),
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[AlmostEmpty_S]\ => \FIFOState_S[AlmostEmpty_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      FifoData_DO(14 downto 0) => FifoData_DO(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \OutFifoControl_SO[AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \OutFifoControl_SO[Empty_S]\,
      Q(1 downto 0) => Q(1 downto 0),
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\,
      \SyncSignalSyncFF_S_reg_rep__3_0\(14 downto 0) => FIFOData_D(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPIClockSync_C : out STD_LOGIC;
    SyncInClockSync_CO : out STD_LOGIC;
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClockEdgeDetectorReg_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_LogicClockSynchronizer : entity is "LogicClockSynchronizer";
end brd_testAERDVSSM_0_0_LogicClockSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  signal SPIMOSISync_D : STD_LOGIC;
  signal \^spislaveselectsync_sb\ : STD_LOGIC;
begin
  SPISlaveSelectSync_SB <= \^spislaveselectsync_sb\;
syncSPIClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIClock_AI => SPIClock_AI,
      SPIMOSISync_D => SPIMOSISync_D,
      SPISlaveSelectSync_SB => \^spislaveselectsync_sb\,
      \ShiftReg_DP_reg[0]\(0) => \ShiftReg_DP_reg[0]\(0),
      \State_DP_reg[0]\(0) => \State_DP_reg[0]\(0),
      \SyncSignalSyncFF_S_reg_rep__13\(0) => \SyncSignalSyncFF_S_reg_rep__13\(0)
    );
syncSPIMOSI: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIMOSISync_D => SPIMOSISync_D,
      SPIMOSI_AI => SPIMOSI_AI,
      \SyncSignalSyncFF_S_reg_rep__13\(0) => \SyncSignalSyncFF_S_reg_rep__13\(0)
    );
syncSPISlaveSelect: entity work.brd_testAERDVSSM_0_0_DFFSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPISlaveSelectSync_SB => \^spislaveselectsync_sb\,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      \SyncSignalSyncFF_S_reg_rep__13\(0) => \SyncSignalSyncFF_S_reg_rep__13\(0)
    );
syncSyncInClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\
     port map (
      LogicClk_CI => LogicClk_CI,
      SyncInClockSync_CO => SyncInClockSync_CO,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SPIConfig is
  port (
    SPIMISO_DZO : out STD_LOGIC;
    SPIClockEdgeDetectorReg_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MultiplexerConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[RunChip_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropDVSOnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAERConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRefractoryPeriod_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterSkipEvents_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPolarityFlatten_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPolaritySuppress_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPolaritySuppressType_S]\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \BiasOutput_DP_reg[15]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[15]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[15]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[15]_3\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_0\ : out STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[SSP_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[BiasBuffer_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[IFThrBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[IFRefrBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPuYBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPuXBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPdBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[DACBufBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ColSelLowBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcCompBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[RefrBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PrSFBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PrBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PixInvBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[OffBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[OnBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[DiffBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PadFollBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[LocalBufBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcTestVoltage_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcRefLow_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ApsCas_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ApsOverflowLevel_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[BiasMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux2_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux1_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux3_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux2_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux1_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipConfigReg_DP_reg[TestADC_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[GlobalShutter_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\ : out STD_LOGIC;
    \SystemInfoOutput_DP_reg[9]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ChipConfigReg_DP_reg[TestADC_S]\ : in STD_LOGIC;
    \MultiplexerConfig_D[Run_S]\ : in STD_LOGIC;
    \MultiplexerConfig_D[TimestampRun_S]\ : in STD_LOGIC;
    \MultiplexerConfig_D[TimestampReset_S]\ : in STD_LOGIC;
    \MultiplexerConfig_D[RunChip_S]\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfig_D[DropDVSOnTransferStall_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]_0\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterSkipEvents_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[Run_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterPolarityFlatten_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[ExternalAERControl_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterRefractoryPeriod_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterPolaritySuppress_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[WaitOnTransferStall_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterBackgroundActivity_S]\ : in STD_LOGIC;
    \DVSAERConfig_D[FilterPolaritySuppressType_S]\ : in STD_LOGIC;
    \State_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[SSN_D][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_0\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][14]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_1\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][13]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_2\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][12]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_3\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][11]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_4\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][10]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_5\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][9]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[LocalBufBn_D][14]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \BiasConfigReg_DP_reg[PadFollBn_D][14]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \BiasConfigReg_DP_reg[DiffBn_D][14]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ParamAddressReg_DP_reg[1]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_1\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AnalogMux1_D][1]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][1]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AnalogMux1_D][2]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][2]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AnalogMux1_D][3]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][3]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[GlobalShutter_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    Output_SO : in STD_LOGIC;
    \MultiplexerOutput_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAEROutput_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \BiasOutput_DP_reg[15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SystemInfoOutput_DP_reg[9]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ChipOutput_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SPIConfig : entity is "SPIConfig";
end brd_testAERDVSSM_0_0_SPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SPIConfig is
  signal \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AEPuYBp_D][14]_i_3_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AdcCompBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_6_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ColSelLowBn_D][14]_i_3_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[SSN_D][15]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\ : STD_LOGIC;
  signal \^biasconfigreg_dp_reg[ssn_d][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BiasOutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[14]\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[14]_0\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[15]_0\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[15]_1\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[15]_2\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[15]_3\ : STD_LOGIC;
  signal \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[TestADC_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal ConfigLatchInput_S : STD_LOGIC;
  signal ConfigModuleAddress_D : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterBackgroundActivity_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterSkipEvents_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[Run_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_25_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_26_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_27_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_28_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_29_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_30_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[13]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[15]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[16]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[17]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[17]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[18]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[18]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[19]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[19]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[20]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[21]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[22]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[22]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[23]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[24]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[25]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[26]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[27]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[27]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[28]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[29]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[30]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[30]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_24_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_17_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_19_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_21_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_22_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_23_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal LatchInputReg_SN : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal ParamAddressReg_DN : STD_LOGIC;
  signal \ParamAddressReg_DP_reg[2]_rep_n_0\ : STD_LOGIC;
  signal ParamOutput_DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ParamOutput_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[16]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[17]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[18]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[19]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[20]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[21]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[22]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[23]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[24]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[25]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[26]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[27]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[28]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[29]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[30]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ReadOperationReg_SN : STD_LOGIC;
  signal ReadOperationReg_SP : STD_LOGIC;
  signal \^spiclockedgedetectorreg_s\ : STD_LOGIC;
  signal SPIMISOReg_DZ : STD_LOGIC;
  signal SPIMISOReg_DZ0 : STD_LOGIC;
  signal SPISlaveSelectEdgeDetectorReg_S : STD_LOGIC;
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^shiftreg_dp_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal State_DP : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \SystemInfoOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\ : STD_LOGIC;
  signal \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal spiBitCounter_n_34 : STD_LOGIC;
  signal spiBitCounter_n_35 : STD_LOGIC;
  signal spiBitCounter_n_36 : STD_LOGIC;
  signal spiBitCounter_n_37 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AEPuXBp_D][14]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AEPuYBp_D][14]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AdcCompBp_D][14]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[BiasBuffer_D][14]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ColSelLowBn_D][14]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[IFRefrBn_D][14]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[LocalBufBn_D][14]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[OffBn_D][14]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[OnBn_D][14]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[PadFollBn_D][14]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[PixInvBn_D][14]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[PrBp_D][14]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[RefrBp_D][14]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[SSN_D][15]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[SSP_D][15]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \BiasOutput_DP[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[DigitalMux0_D][3]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[DigitalMux0_D][3]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[DigitalMux1_D][3]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[SelectGrayCounter_S]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ChipOutput_DP[0]_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel1Row_D][8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel4Row_D][8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel5Row_D][8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel7Row_D][8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIStartRow_D][8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterRefractoryPeriodTime_D][11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_11\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_16\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_17\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_26\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[11]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[11]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[11]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[16]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[8]_i_23\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[8]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[8]_i_7\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of LatchInputReg_SP_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[TimestampRun_S]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[0]_i_5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[0]_i_7\ : label is "soft_lutpair113";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[2]\ : label is "ParamAddressReg_DP_reg[2]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[2]_rep\ : label is "ParamAddressReg_DP_reg[2]";
  attribute SOFT_HLUTNM of \ParamOutput_DP[15]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ParamOutput_DP[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ParamOutput_DP[31]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ParamOutput_DP[5]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ParamOutput_DP[6]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ParamOutput_DP[9]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ParamOutput_DP[9]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of SPIMISO_DZO_i_3 : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \State_DP_reg[0]\ : label is "stidle:00,stinput:01,stinputlatch:11,stoutput:10";
  attribute FSM_ENCODED_STATES of \State_DP_reg[1]\ : label is "stidle:00,stinput:01,stinputlatch:11,stoutput:10";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[9]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[9]_i_2\ : label is "soft_lutpair111";
begin
  \BiasConfigReg_DP_reg[SSN_D][15]\(15 downto 0) <= \^biasconfigreg_dp_reg[ssn_d][15]\(15 downto 0);
  \BiasOutput_DP_reg[14]\ <= \^biasoutput_dp_reg[14]\;
  \BiasOutput_DP_reg[14]_0\ <= \^biasoutput_dp_reg[14]_0\;
  \BiasOutput_DP_reg[15]_0\ <= \^biasoutput_dp_reg[15]_0\;
  \BiasOutput_DP_reg[15]_1\ <= \^biasoutput_dp_reg[15]_1\;
  \BiasOutput_DP_reg[15]_2\ <= \^biasoutput_dp_reg[15]_2\;
  \BiasOutput_DP_reg[15]_3\ <= \^biasoutput_dp_reg[15]_3\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  SPIClockEdgeDetectorReg_S <= \^spiclockedgedetectorreg_s\;
  \ShiftReg_DP_reg[0]\(0) <= \^shiftreg_dp_reg[0]\(0);
\BiasConfigReg_DP[AEPdBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \^q\(4),
      I3 => ConfigParamAddress_D(3),
      I4 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AEPdBn_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuXBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[AEPuXBp_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuXBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(3),
      O => \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[AEPuYBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_3_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \BiasConfigReg_DP_reg[AEPuYBp_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuYBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[AEPuYBp_D][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(0),
      O => \BiasConfigReg_DP[AEPuYBp_D][14]_i_3_n_0\
    );
\BiasConfigReg_DP[AdcCompBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[AdcCompBp_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AdcCompBp_D][0]\(0)
    );
\BiasConfigReg_DP[AdcCompBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(3),
      O => \BiasConfigReg_DP[AdcCompBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[AdcRefHigh_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\(0)
    );
\BiasConfigReg_DP[AdcRefLow_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[AdcRefLow_D][0]\(0)
    );
\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0\,
      I4 => ConfigParamAddress_D(3),
      I5 => \^q\(0),
      O => \BiasConfigReg_DP_reg[AdcTestVoltage_D][0]\(0)
    );
\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0\
    );
\BiasConfigReg_DP[ApsCas_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[ApsCas_D][0]\(0)
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[ApsOverflowLevel_D][0]\(0)
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_6_n_0\,
      I1 => ConfigParamAddress_D(7),
      O => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => \^q\(5),
      O => \^biasoutput_dp_reg[14]_0\
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\
    );
\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => ConfigLatchInput_S,
      I1 => ConfigModuleAddress_D(3),
      I2 => ConfigModuleAddress_D(4),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(2),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4_n_0\,
      O => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_6_n_0\
    );
\BiasConfigReg_DP[ApsROSFBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\(0)
    );
\BiasConfigReg_DP[BiasBuffer_D][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => ConfigParamAddress_D(7),
      I2 => \^q\(5),
      I3 => \BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[BiasBuffer_D][0]\(0)
    );
\BiasConfigReg_DP[BiasBuffer_D][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(3),
      I5 => \^q\(2),
      O => \BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[ColSelLowBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_3_n_0\,
      O => \BiasConfigReg_DP_reg[ColSelLowBn_D][0]\(0)
    );
\BiasConfigReg_DP[ColSelLowBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[ColSelLowBn_D][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(0),
      O => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_3_n_0\
    );
\BiasConfigReg_DP[DACBufBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[AdcCompBp_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[DACBufBp_D][0]\(0)
    );
\BiasConfigReg_DP[DiffBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => ConfigParamAddress_D(3),
      I4 => \^q\(1),
      I5 => \BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[DiffBn_D][0]\(0)
    );
\BiasConfigReg_DP[IFRefrBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(3),
      I5 => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[IFRefrBn_D][0]\(0)
    );
\BiasConfigReg_DP[IFRefrBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[IFThrBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => ConfigParamAddress_D(3),
      O => \BiasConfigReg_DP_reg[IFThrBn_D][0]\(0)
    );
\BiasConfigReg_DP[LcolTimeoutBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[AdcCompBp_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\(0)
    );
\BiasConfigReg_DP[LocalBufBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(3),
      I5 => \BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[LocalBufBn_D][0]\(0)
    );
\BiasConfigReg_DP[LocalBufBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[OffBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => ConfigParamAddress_D(3),
      I4 => \^q\(2),
      I5 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[OffBn_D][0]\(0)
    );
\BiasConfigReg_DP[OffBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[OnBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => ConfigParamAddress_D(3),
      O => \BiasConfigReg_DP_reg[OnBn_D][0]\(0)
    );
\BiasConfigReg_DP[OnBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[PadFollBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => ConfigParamAddress_D(3),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[PadFollBn_D][0]\(0)
    );
\BiasConfigReg_DP[PadFollBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[PixInvBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => ConfigParamAddress_D(3),
      O => \BiasConfigReg_DP_reg[PixInvBn_D][0]\(0)
    );
\BiasConfigReg_DP[PixInvBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[PrBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => ConfigParamAddress_D(3),
      O => \BiasConfigReg_DP_reg[PrBp_D][0]\(0)
    );
\BiasConfigReg_DP[PrBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[PrSFBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I4 => ConfigParamAddress_D(3),
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[PrSFBp_D][0]\(0)
    );
\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\(0)
    );
\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      O => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[RefrBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_5_n_0\,
      O => \BiasConfigReg_DP_reg[RefrBp_D][0]\(0)
    );
\BiasConfigReg_DP[RefrBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      O => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[SSN_D][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \BiasConfigReg_DP[SSN_D][15]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[ColSelLowBn_D][14]_i_3_n_0\,
      O => \BiasConfigReg_DP_reg[SSN_D][0]\(0)
    );
\BiasConfigReg_DP[SSN_D][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[SSN_D][15]_i_2_n_0\
    );
\BiasConfigReg_DP[SSP_D][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0\,
      I1 => \^biasoutput_dp_reg[14]_0\,
      I2 => \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I4 => ConfigParamAddress_D(3),
      I5 => \^q\(4),
      O => \BiasConfigReg_DP_reg[SSP_D][0]\(0)
    );
\BiasConfigReg_DP[SSP_D][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\
    );
\BiasOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[10]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_4\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][10]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(1)
    );
\BiasOutput_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(1),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(1),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(1),
      O => \BiasOutput_DP[10]_i_2_n_0\
    );
\BiasOutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[11]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_3\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][11]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(2)
    );
\BiasOutput_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(2),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(2),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(2),
      O => \BiasOutput_DP[11]_i_2_n_0\
    );
\BiasOutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[12]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_2\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][12]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(3)
    );
\BiasOutput_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(3),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(3),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(3),
      O => \BiasOutput_DP[12]_i_2_n_0\
    );
\BiasOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[13]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_1\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][13]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(4)
    );
\BiasOutput_DP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(4),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(4),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(4),
      O => \BiasOutput_DP[13]_i_2_n_0\
    );
\BiasOutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[14]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_0\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][14]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(5)
    );
\BiasOutput_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(5),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(5),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(5),
      O => \BiasOutput_DP[14]_i_2_n_0\
    );
\BiasOutput_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEEBBFFEAFEAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \^biasoutput_dp_reg[14]\
    );
\BiasOutput_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \BiasOutput_DP[15]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[15]_0\,
      I2 => \^q\(5),
      I3 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(6)
    );
\BiasOutput_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000002000"
    )
        port map (
      I0 => \^biasoutput_dp_reg[14]\,
      I1 => \^biasoutput_dp_reg[15]_1\,
      I2 => \^biasoutput_dp_reg[15]_2\,
      I3 => \BiasConfigReg_DP_reg[SSP_D][15]\(0),
      I4 => \^biasoutput_dp_reg[15]_3\,
      I5 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(0),
      O => \BiasOutput_DP[15]_i_2_n_0\
    );
\BiasOutput_DP[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBABAFEFEBAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \^biasoutput_dp_reg[15]_0\
    );
\BiasOutput_DP[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF9F9CCFFF3F3BC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => ConfigParamAddress_D(3),
      I5 => \^q\(1),
      O => \^biasoutput_dp_reg[15]_1\
    );
\BiasOutput_DP[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100080660666C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \^biasoutput_dp_reg[15]_2\
    );
\BiasOutput_DP[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101050504141606"
    )
        port map (
      I0 => \^q\(0),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \^biasoutput_dp_reg[15]_3\
    );
\BiasOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \BiasOutput_DP[9]_i_2_n_0\,
      I1 => \^biasoutput_dp_reg[14]\,
      I2 => \ParamAddressReg_DP_reg[0]_5\,
      I3 => \^biasoutput_dp_reg[15]_0\,
      I4 => \BiasConfigReg_DP_reg[SSN_D][9]\,
      I5 => \^biasoutput_dp_reg[14]_0\,
      O => \BiasOutput_DP_reg[15]\(0)
    );
\BiasOutput_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^biasoutput_dp_reg[15]_1\,
      I1 => \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(0),
      I2 => \^biasoutput_dp_reg[15]_3\,
      I3 => \^biasoutput_dp_reg[15]_2\,
      I4 => \BiasConfigReg_DP_reg[PadFollBn_D][14]\(0),
      I5 => \BiasConfigReg_DP_reg[DiffBn_D][14]\(0),
      O => \BiasOutput_DP[9]_i_2_n_0\
    );
\ChipConfigReg_DP[AERnArow_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[AERnArow_S]\,
      O => \ChipConfigReg_DP_reg[AERnArow_S]__0\
    );
\ChipConfigReg_DP[AERnArow_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\
    );
\ChipConfigReg_DP[AnalogMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[AnalogMux0_D][0]\(0)
    );
\ChipConfigReg_DP[AnalogMux1_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[AnalogMux1_D][0]\(0)
    );
\ChipConfigReg_DP[AnalogMux2_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[AnalogMux2_D][0]\(0)
    );
\ChipConfigReg_DP[BiasMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => ConfigParamAddress_D(3),
      I3 => \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \ChipConfigReg_DP_reg[BiasMux0_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => ConfigParamAddress_D(3),
      I3 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \ChipConfigReg_DP_reg[DigitalMux0_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_6_n_0\,
      I1 => ConfigParamAddress_D(7),
      O => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => ConfigParamAddress_D(7),
      O => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\
    );
\ChipConfigReg_DP[DigitalMux1_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux1_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux1_D][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(3),
      O => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\
    );
\ChipConfigReg_DP[DigitalMux2_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux2_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux3_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \ChipConfigReg_DP[DigitalMux1_D][3]_i_2_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux3_D][0]\(0)
    );
\ChipConfigReg_DP[GlobalShutter_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[GlobalShutter_S]\,
      O => \ChipConfigReg_DP_reg[GlobalShutter_S]__0\
    );
\ChipConfigReg_DP[GlobalShutter_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0\
    );
\ChipConfigReg_DP[ResetCalibNeuron_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      O => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\
    );
\ChipConfigReg_DP[ResetCalibNeuron_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => ConfigParamAddress_D(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\
    );
\ChipConfigReg_DP[ResetTestPixel_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      O => \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\
    );
\ChipConfigReg_DP[ResetTestPixel_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\
    );
\ChipConfigReg_DP[SelectGrayCounter_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\,
      I4 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I5 => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      O => \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\
    );
\ChipConfigReg_DP[SelectGrayCounter_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\
    );
\ChipConfigReg_DP[TestADC_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[TestADC_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[TestADC_S]\,
      O => \ChipConfigReg_DP_reg[TestADC_S]__0\
    );
\ChipConfigReg_DP[TestADC_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[TestADC_S]_i_2_n_0\
    );
\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      O => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\
    );
\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\
    );
\ChipConfigReg_DP[UseAOut_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[UseAOut_S]\,
      O => \ChipConfigReg_DP_reg[UseAOut_S]__0\
    );
\ChipConfigReg_DP[UseAOut_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\
    );
\ChipOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[1]_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \ParamAddressReg_DP_reg[1]_1\,
      I3 => \^q\(3),
      I4 => \ChipOutput_DP[0]_i_4_n_0\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(0)
    );
\ChipOutput_DP[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \ChipConfigReg_DP_reg[TestADC_S]\,
      I3 => \^q\(2),
      I4 => ConfigParamAddress_D(3),
      O => \ChipOutput_DP[0]_i_4_n_0\
    );
\ChipOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ChipConfigReg_DP_reg[AnalogMux1_D][1]\,
      I2 => \^q\(1),
      I3 => \ChipConfigReg_DP_reg[BiasMux0_D][1]\,
      I4 => ConfigParamAddress_D(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(1)
    );
\ChipOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ChipConfigReg_DP_reg[AnalogMux1_D][2]\,
      I2 => \^q\(1),
      I3 => \ChipConfigReg_DP_reg[BiasMux0_D][2]\,
      I4 => ConfigParamAddress_D(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(2)
    );
\ChipOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ChipConfigReg_DP_reg[AnalogMux1_D][3]\,
      I2 => \^q\(1),
      I3 => \ChipConfigReg_DP_reg[BiasMux0_D][3]\,
      I4 => ConfigParamAddress_D(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(3)
    );
\DVSAERConfigReg_DP[ExternalAERControl_S]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I3 => ConfigParamAddress_D(7),
      I4 => \DVSAERConfig_D[ExternalAERControl_S]\,
      O => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\
    );
\DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]\(0)
    );
\DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterBackgroundActivity_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterBackgroundActivity_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterBackgroundActivity_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]\
    );
\DVSAERConfigReg_DP[FilterBackgroundActivity_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterBackgroundActivity_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      O => E(0)
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(5),
      I4 => ConfigParamAddress_D(3),
      O => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => ConfigModuleAddress_D(4),
      I1 => ConfigModuleAddress_D(2),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4_n_0\,
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(3),
      I5 => ConfigLatchInput_S,
      O => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ConfigModuleAddress_D(6),
      I1 => ConfigModuleAddress_D(5),
      I2 => ConfigModuleAddress_D(0),
      O => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_4_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel1Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel4Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Row_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterPolarityFlatten_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterPolarityFlatten_S]\
    );
\DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPolaritySuppressType_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterPolaritySuppressType_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterPolaritySuppressType_S]\
    );
\DVSAERConfigReg_DP[FilterPolaritySuppress_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterPolarityFlatten_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterPolaritySuppress_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterPolaritySuppress_S]\
    );
\DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(5),
      I4 => ConfigParamAddress_D(3),
      O => \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIStartRow_D][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterRefractoryPeriodTime_D][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]\(0)
    );
\DVSAERConfigReg_DP[FilterRefractoryPeriod_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D][11]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterRefractoryPeriod_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriod_S]\
    );
\DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(5),
      I4 => ConfigParamAddress_D(3),
      O => \DVSAERConfigReg_DP[FilterSkipEventsEvery_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterSkipEvents_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[FilterSkipEvents_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[FilterSkipEvents_S]\,
      O => \DVSAERConfigReg_DP_reg[FilterSkipEvents_S]\
    );
\DVSAERConfigReg_DP[FilterSkipEvents_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterSkipEvents_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[Run_S]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => ConfigParamAddress_D(7),
      I5 => \DVSAERConfig_D[Run_S]\,
      O => \DVSAERConfigReg_DP_reg[Run_S]\
    );
\DVSAERConfigReg_DP[Run_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP[Run_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(0),
      I2 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I3 => ConfigParamAddress_D(7),
      I4 => \DVSAERConfig_D[WaitOnTransferStall_S]\,
      O => \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_3_n_0\,
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(1),
      O => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^q\(5),
      I1 => ConfigLatchInput_S,
      I2 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_4_n_0\,
      I3 => ConfigModuleAddress_D(4),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_3_n_0\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(0),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(3),
      O => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_4_n_0\
    );
\DVSAEROutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP_reg[0]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP[0]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_24_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAEROutput_DP[0]_i_25_n_0\,
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[0]_i_26_n_0\,
      O => \DVSAEROutput_DP[0]_i_11_n_0\
    );
\DVSAEROutput_DP[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00FC0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_14_n_0\
    );
\DVSAEROutput_DP[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880088FF30CC30"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(0),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(0),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_15_n_0\
    );
\DVSAEROutput_DP[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0),
      I1 => \^q\(5),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(0),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(0),
      O => \DVSAEROutput_DP[0]_i_16_n_0\
    );
\DVSAEROutput_DP[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfig_D[WaitOnTransferStall_S]\,
      I2 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_17_n_0\
    );
\DVSAEROutput_DP[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0FFC0F0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_18_n_0\
    );
\DVSAEROutput_DP[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FCF00CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(0),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_19_n_0\
    );
\DVSAEROutput_DP[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_5_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(0),
      I2 => \DVSAEROutput_DP[0]_i_6_n_0\,
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[0]_i_7_n_0\,
      O => \DVSAEROutput_DP[0]_i_2_n_0\
    );
\DVSAEROutput_DP[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(0),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[0]_i_20_n_0\
    );
\DVSAEROutput_DP[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F8C"
    )
        port map (
      I0 => \DVSAERConfig_D[FilterPolaritySuppress_S]\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(0),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_21_n_0\
    );
\DVSAEROutput_DP[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(0),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[0]_i_22_n_0\
    );
\DVSAEROutput_DP[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(32),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(0),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_24_n_0\
    );
\DVSAEROutput_DP[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32),
      I1 => \^q\(5),
      I2 => \DVSAERConfig_D[FilterSkipEvents_S]\,
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(0),
      O => \DVSAEROutput_DP[0]_i_25_n_0\
    );
\DVSAEROutput_DP[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfig_D[Run_S]\,
      I2 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_26_n_0\
    );
\DVSAEROutput_DP[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfig_D[ExternalAERControl_S]\,
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_27_n_0\
    );
\DVSAEROutput_DP[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008380"
    )
        port map (
      I0 => \DVSAERConfig_D[FilterPolarityFlatten_S]\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(0),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_28_n_0\
    );
\DVSAEROutput_DP[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfig_D[FilterRefractoryPeriod_S]\,
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_29_n_0\
    );
\DVSAEROutput_DP[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(32),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_30_n_0\
    );
\DVSAEROutput_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[0]_i_10_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP_reg[0]_i_12_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[0]_i_13_n_0\,
      O => \DVSAEROutput_DP[0]_i_4_n_0\
    );
\DVSAEROutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B888B88BB888B8"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_14_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_5_n_0\
    );
\DVSAEROutput_DP[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_15_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAEROutput_DP[0]_i_16_n_0\,
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[0]_i_17_n_0\,
      O => \DVSAEROutput_DP[0]_i_6_n_0\
    );
\DVSAEROutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B888B88B888888"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_14_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(0),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[0]_i_7_n_0\
    );
\DVSAEROutput_DP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[10]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[10]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10),
      I1 => \^q\(2),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(10),
      I4 => ConfigParamAddress_D(3),
      I5 => \DVSAEROutput_DP[10]_i_4_n_0\,
      O => \DVSAEROutput_DP[10]_i_2_n_0\
    );
\DVSAEROutput_DP[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(10),
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10),
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP[10]_i_5_n_0\,
      O => \DVSAEROutput_DP[10]_i_3_n_0\
    );
\DVSAEROutput_DP[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03800080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(10),
      O => \DVSAEROutput_DP[10]_i_4_n_0\
    );
\DVSAEROutput_DP[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[11]_i_6_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(10),
      O => \DVSAEROutput_DP[10]_i_5_n_0\
    );
\DVSAEROutput_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[11]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[11]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11),
      I1 => \^q\(2),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(11),
      I4 => ConfigParamAddress_D(3),
      I5 => \DVSAEROutput_DP[11]_i_4_n_0\,
      O => \DVSAEROutput_DP[11]_i_2_n_0\
    );
\DVSAEROutput_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(11),
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11),
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP[11]_i_5_n_0\,
      O => \DVSAEROutput_DP[11]_i_3_n_0\
    );
\DVSAEROutput_DP[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03800080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(11),
      O => \DVSAEROutput_DP[11]_i_4_n_0\
    );
\DVSAEROutput_DP[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[11]_i_6_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(11),
      O => \DVSAEROutput_DP[11]_i_5_n_0\
    );
\DVSAEROutput_DP[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \DVSAEROutput_DP[11]_i_6_n_0\
    );
\DVSAEROutput_DP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[12]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[12]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12),
      I1 => \^q\(2),
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(12),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12),
      O => \DVSAEROutput_DP[12]_i_2_n_0\
    );
\DVSAEROutput_DP[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(12),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12),
      I2 => \^q\(2),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[12]_i_3_n_0\
    );
\DVSAEROutput_DP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[13]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[13]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13),
      I1 => \^q\(2),
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(13),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13),
      O => \DVSAEROutput_DP[13]_i_2_n_0\
    );
\DVSAEROutput_DP[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(13),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13),
      I2 => \^q\(2),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[13]_i_3_n_0\
    );
\DVSAEROutput_DP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[14]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[14]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14),
      I1 => \^q\(2),
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(14),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14),
      O => \DVSAEROutput_DP[14]_i_2_n_0\
    );
\DVSAEROutput_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(14),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14),
      I2 => \^q\(2),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[14]_i_3_n_0\
    );
\DVSAEROutput_DP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[15]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[15]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15),
      I1 => \^q\(2),
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(15),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15),
      O => \DVSAEROutput_DP[15]_i_2_n_0\
    );
\DVSAEROutput_DP[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(15),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15),
      I2 => \^q\(2),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[15]_i_3_n_0\
    );
\DVSAEROutput_DP[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[16]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[16]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(16),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16),
      O => \DVSAEROutput_DP[16]_i_2_n_0\
    );
\DVSAEROutput_DP[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(16),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[16]_i_3_n_0\
    );
\DVSAEROutput_DP[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[17]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[17]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(17),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17),
      O => \DVSAEROutput_DP[17]_i_2_n_0\
    );
\DVSAEROutput_DP[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(17),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[17]_i_3_n_0\
    );
\DVSAEROutput_DP[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[18]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[18]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(18),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18),
      O => \DVSAEROutput_DP[18]_i_2_n_0\
    );
\DVSAEROutput_DP[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(18),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[18]_i_3_n_0\
    );
\DVSAEROutput_DP[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[19]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[19]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(19),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19),
      O => \DVSAEROutput_DP[19]_i_2_n_0\
    );
\DVSAEROutput_DP[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(19),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[19]_i_3_n_0\
    );
\DVSAEROutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[1]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[1]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[1]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(0),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[1]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[1]_i_20_n_0\,
      O => \DVSAEROutput_DP[1]_i_10_n_0\
    );
\DVSAEROutput_DP[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(1),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(1),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_11_n_0\
    );
\DVSAEROutput_DP[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(1),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_12_n_0\
    );
\DVSAEROutput_DP[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(1),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(1),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_13_n_0\
    );
\DVSAEROutput_DP[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(1),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(1),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(1),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_14_n_0\
    );
\DVSAEROutput_DP[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(1),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_15_n_0\
    );
\DVSAEROutput_DP[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(1),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(1),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_16_n_0\
    );
\DVSAEROutput_DP[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(1),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_17_n_0\
    );
\DVSAEROutput_DP[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(1),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_19_n_0\
    );
\DVSAEROutput_DP[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_21_n_0\
    );
\DVSAEROutput_DP[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(33),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(1),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_22_n_0\
    );
\DVSAEROutput_DP[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(1),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_23_n_0\
    );
\DVSAEROutput_DP[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(33),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(1),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(1),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[1]_i_24_n_0\
    );
\DVSAEROutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[1]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[1]_i_8_n_0\,
      O => \DVSAEROutput_DP[1]_i_3_n_0\
    );
\DVSAEROutput_DP[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(1),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[1]_i_7_n_0\
    );
\DVSAEROutput_DP[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[1]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[1]_i_18_n_0\,
      O => \DVSAEROutput_DP[1]_i_9_n_0\
    );
\DVSAEROutput_DP[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[20]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[20]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(20),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20),
      O => \DVSAEROutput_DP[20]_i_2_n_0\
    );
\DVSAEROutput_DP[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(20),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[20]_i_3_n_0\
    );
\DVSAEROutput_DP[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[21]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[21]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(21),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21),
      O => \DVSAEROutput_DP[21]_i_2_n_0\
    );
\DVSAEROutput_DP[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(21),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[21]_i_3_n_0\
    );
\DVSAEROutput_DP[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[22]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[22]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(22),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22),
      O => \DVSAEROutput_DP[22]_i_2_n_0\
    );
\DVSAEROutput_DP[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(22),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[22]_i_3_n_0\
    );
\DVSAEROutput_DP[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[23]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[23]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(23),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23),
      O => \DVSAEROutput_DP[23]_i_2_n_0\
    );
\DVSAEROutput_DP[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(23),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[23]_i_3_n_0\
    );
\DVSAEROutput_DP[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[24]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[24]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(24),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24),
      O => \DVSAEROutput_DP[24]_i_2_n_0\
    );
\DVSAEROutput_DP[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(24),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[24]_i_3_n_0\
    );
\DVSAEROutput_DP[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[25]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[25]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(25),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25),
      O => \DVSAEROutput_DP[25]_i_2_n_0\
    );
\DVSAEROutput_DP[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(25),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[25]_i_3_n_0\
    );
\DVSAEROutput_DP[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[26]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[26]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(26),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26),
      O => \DVSAEROutput_DP[26]_i_2_n_0\
    );
\DVSAEROutput_DP[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(26),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[26]_i_3_n_0\
    );
\DVSAEROutput_DP[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[27]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[27]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(27),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27),
      O => \DVSAEROutput_DP[27]_i_2_n_0\
    );
\DVSAEROutput_DP[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(27),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[27]_i_3_n_0\
    );
\DVSAEROutput_DP[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[28]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[28]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(28),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28),
      O => \DVSAEROutput_DP[28]_i_2_n_0\
    );
\DVSAEROutput_DP[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(28),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[28]_i_3_n_0\
    );
\DVSAEROutput_DP[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[29]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[29]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(29),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29),
      O => \DVSAEROutput_DP[29]_i_2_n_0\
    );
\DVSAEROutput_DP[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(29),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[29]_i_3_n_0\
    );
\DVSAEROutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[2]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[2]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[2]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(1),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[2]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[2]_i_20_n_0\,
      O => \DVSAEROutput_DP[2]_i_10_n_0\
    );
\DVSAEROutput_DP[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B0B"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(2),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_11_n_0\
    );
\DVSAEROutput_DP[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_12_n_0\
    );
\DVSAEROutput_DP[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(2),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(2),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_13_n_0\
    );
\DVSAEROutput_DP[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(2),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(2),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(2),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_14_n_0\
    );
\DVSAEROutput_DP[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FCF00CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(2),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_15_n_0\
    );
\DVSAEROutput_DP[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(2),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(2),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_16_n_0\
    );
\DVSAEROutput_DP[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_17_n_0\
    );
\DVSAEROutput_DP[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_19_n_0\
    );
\DVSAEROutput_DP[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_21_n_0\
    );
\DVSAEROutput_DP[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(34),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(2),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_22_n_0\
    );
\DVSAEROutput_DP[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_23_n_0\
    );
\DVSAEROutput_DP[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(34),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(2),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(2),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[2]_i_24_n_0\
    );
\DVSAEROutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(2),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[2]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[2]_i_8_n_0\,
      O => \DVSAEROutput_DP[2]_i_3_n_0\
    );
\DVSAEROutput_DP[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(2),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[2]_i_7_n_0\
    );
\DVSAEROutput_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(2),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[2]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[2]_i_18_n_0\,
      O => \DVSAEROutput_DP[2]_i_9_n_0\
    );
\DVSAEROutput_DP[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[30]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[30]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(30),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30),
      O => \DVSAEROutput_DP[30]_i_2_n_0\
    );
\DVSAEROutput_DP[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(30),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[30]_i_3_n_0\
    );
\DVSAEROutput_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31),
      I1 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(31),
      I3 => ConfigParamAddress_D(3),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31),
      O => \DVSAEROutput_DP[31]_i_2_n_0\
    );
\DVSAEROutput_DP[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(31),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31),
      I2 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31),
      I4 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I5 => ConfigParamAddress_D(3),
      O => \DVSAEROutput_DP[31]_i_3_n_0\
    );
\DVSAEROutput_DP[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      O => \DVSAEROutput_DP[31]_i_4_n_0\
    );
\DVSAEROutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[3]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[3]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[3]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(2),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[3]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[3]_i_20_n_0\,
      O => \DVSAEROutput_DP[3]_i_10_n_0\
    );
\DVSAEROutput_DP[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(3),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_11_n_0\
    );
\DVSAEROutput_DP[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(3),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_12_n_0\
    );
\DVSAEROutput_DP[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(3),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(3),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_13_n_0\
    );
\DVSAEROutput_DP[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(3),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(3),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_14_n_0\
    );
\DVSAEROutput_DP[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(3),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_15_n_0\
    );
\DVSAEROutput_DP[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(3),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(3),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_16_n_0\
    );
\DVSAEROutput_DP[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(3),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_17_n_0\
    );
\DVSAEROutput_DP[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(3),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_19_n_0\
    );
\DVSAEROutput_DP[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_21_n_0\
    );
\DVSAEROutput_DP[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(35),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(3),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_22_n_0\
    );
\DVSAEROutput_DP[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(3),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_23_n_0\
    );
\DVSAEROutput_DP[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(35),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(3),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[3]_i_24_n_0\
    );
\DVSAEROutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(3),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[3]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[3]_i_8_n_0\,
      O => \DVSAEROutput_DP[3]_i_3_n_0\
    );
\DVSAEROutput_DP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(3),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[3]_i_7_n_0\
    );
\DVSAEROutput_DP[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(3),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[3]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[3]_i_18_n_0\,
      O => \DVSAEROutput_DP[3]_i_9_n_0\
    );
\DVSAEROutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[4]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[4]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[4]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(3),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[4]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[4]_i_20_n_0\,
      O => \DVSAEROutput_DP[4]_i_10_n_0\
    );
\DVSAEROutput_DP[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(4),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_11_n_0\
    );
\DVSAEROutput_DP[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(4),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_12_n_0\
    );
\DVSAEROutput_DP[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(4),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(4),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_13_n_0\
    );
\DVSAEROutput_DP[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(4),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(4),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(4),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_14_n_0\
    );
\DVSAEROutput_DP[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(4),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(4),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_15_n_0\
    );
\DVSAEROutput_DP[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(4),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(4),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_16_n_0\
    );
\DVSAEROutput_DP[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(4),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_17_n_0\
    );
\DVSAEROutput_DP[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(4),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_19_n_0\
    );
\DVSAEROutput_DP[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(4),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_21_n_0\
    );
\DVSAEROutput_DP[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(36),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(4),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(4),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_22_n_0\
    );
\DVSAEROutput_DP[4]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(4),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_23_n_0\
    );
\DVSAEROutput_DP[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(36),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(4),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(4),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[4]_i_24_n_0\
    );
\DVSAEROutput_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(4),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[4]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[4]_i_8_n_0\,
      O => \DVSAEROutput_DP[4]_i_3_n_0\
    );
\DVSAEROutput_DP[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(4),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[4]_i_7_n_0\
    );
\DVSAEROutput_DP[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(4),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[4]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[4]_i_18_n_0\,
      O => \DVSAEROutput_DP[4]_i_9_n_0\
    );
\DVSAEROutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[5]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[5]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[5]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(4),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[5]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[5]_i_20_n_0\,
      O => \DVSAEROutput_DP[5]_i_10_n_0\
    );
\DVSAEROutput_DP[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(5),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_11_n_0\
    );
\DVSAEROutput_DP[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_12_n_0\
    );
\DVSAEROutput_DP[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(5),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(5),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_13_n_0\
    );
\DVSAEROutput_DP[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(5),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(5),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(5),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_14_n_0\
    );
\DVSAEROutput_DP[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(5),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_15_n_0\
    );
\DVSAEROutput_DP[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(5),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(5),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_16_n_0\
    );
\DVSAEROutput_DP[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_17_n_0\
    );
\DVSAEROutput_DP[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_19_n_0\
    );
\DVSAEROutput_DP[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_21_n_0\
    );
\DVSAEROutput_DP[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(37),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(5),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_22_n_0\
    );
\DVSAEROutput_DP[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_23_n_0\
    );
\DVSAEROutput_DP[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(37),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(5),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(5),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[5]_i_24_n_0\
    );
\DVSAEROutput_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(5),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[5]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[5]_i_8_n_0\,
      O => \DVSAEROutput_DP[5]_i_3_n_0\
    );
\DVSAEROutput_DP[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(5),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[5]_i_7_n_0\
    );
\DVSAEROutput_DP[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(5),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[5]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[5]_i_18_n_0\,
      O => \DVSAEROutput_DP[5]_i_9_n_0\
    );
\DVSAEROutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[6]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[6]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[6]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(5),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[6]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[6]_i_20_n_0\,
      O => \DVSAEROutput_DP[6]_i_10_n_0\
    );
\DVSAEROutput_DP[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(6),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(6),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_11_n_0\
    );
\DVSAEROutput_DP[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(6),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_12_n_0\
    );
\DVSAEROutput_DP[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(6),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(6),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_13_n_0\
    );
\DVSAEROutput_DP[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(6),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(6),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(6),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_14_n_0\
    );
\DVSAEROutput_DP[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(6),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(6),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_15_n_0\
    );
\DVSAEROutput_DP[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(6),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(6),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(6),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_16_n_0\
    );
\DVSAEROutput_DP[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(6),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_17_n_0\
    );
\DVSAEROutput_DP[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(6),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_19_n_0\
    );
\DVSAEROutput_DP[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000CF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(6),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_21_n_0\
    );
\DVSAEROutput_DP[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(38),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(6),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(6),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_22_n_0\
    );
\DVSAEROutput_DP[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(6),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_23_n_0\
    );
\DVSAEROutput_DP[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(38),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(6),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(6),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[6]_i_24_n_0\
    );
\DVSAEROutput_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(6),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[6]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[6]_i_8_n_0\,
      O => \DVSAEROutput_DP[6]_i_3_n_0\
    );
\DVSAEROutput_DP[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(6),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[6]_i_7_n_0\
    );
\DVSAEROutput_DP[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(6),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[6]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[6]_i_18_n_0\,
      O => \DVSAEROutput_DP[6]_i_9_n_0\
    );
\DVSAEROutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[7]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP_reg[7]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(6),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[7]_i_19_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[7]_i_20_n_0\,
      O => \DVSAEROutput_DP[7]_i_10_n_0\
    );
\DVSAEROutput_DP[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(7),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(7),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_11_n_0\
    );
\DVSAEROutput_DP[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_12_n_0\
    );
\DVSAEROutput_DP[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(7),
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(7),
      I3 => \^q\(5),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_13_n_0\
    );
\DVSAEROutput_DP[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(7),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(7),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(7),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_14_n_0\
    );
\DVSAEROutput_DP[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(7),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(7),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_15_n_0\
    );
\DVSAEROutput_DP[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(7),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(7),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(7),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_16_n_0\
    );
\DVSAEROutput_DP[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_17_n_0\
    );
\DVSAEROutput_DP[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_19_n_0\
    );
\DVSAEROutput_DP[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_21_n_0\
    );
\DVSAEROutput_DP[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(39),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(7),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(7),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_22_n_0\
    );
\DVSAEROutput_DP[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_23_n_0\
    );
\DVSAEROutput_DP[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(39),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(7),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(7),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[7]_i_24_n_0\
    );
\DVSAEROutput_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(7),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[7]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[7]_i_8_n_0\,
      O => \DVSAEROutput_DP[7]_i_3_n_0\
    );
\DVSAEROutput_DP[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(7),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[7]_i_7_n_0\
    );
\DVSAEROutput_DP[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(7),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[7]_i_17_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[7]_i_18_n_0\,
      O => \DVSAEROutput_DP[7]_i_9_n_0\
    );
\DVSAEROutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[8]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \DVSAEROutput_DP[8]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \DVSAEROutput_DP[8]_i_4_n_0\,
      I5 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B0B"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(8),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(8),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[8]_i_12_n_0\
    );
\DVSAEROutput_DP[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(8),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_13_n_0\
    );
\DVSAEROutput_DP[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(8),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_14_n_0\
    );
\DVSAEROutput_DP[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833300030"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(8),
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(8),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(8),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[8]_i_15_n_0\
    );
\DVSAEROutput_DP[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(8),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(8),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[8]_i_16_n_0\
    );
\DVSAEROutput_DP[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00FC000C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(8),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(8),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(8),
      I5 => \^q\(5),
      O => \DVSAEROutput_DP[8]_i_17_n_0\
    );
\DVSAEROutput_DP[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8888888BB"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_22_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(8),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_18_n_0\
    );
\DVSAEROutput_DP[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003800000008"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(8),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(8),
      O => \DVSAEROutput_DP[8]_i_19_n_0\
    );
\DVSAEROutput_DP[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_23_n_0\,
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(8),
      O => \DVSAEROutput_DP[8]_i_20_n_0\
    );
\DVSAEROutput_DP[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003800000008"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(7),
      I1 => ConfigParamAddress_D(3),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(8),
      O => \DVSAEROutput_DP[8]_i_21_n_0\
    );
\DVSAEROutput_DP[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(8),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(8),
      I4 => \^q\(5),
      O => \DVSAEROutput_DP[8]_i_22_n_0\
    );
\DVSAEROutput_DP[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(5),
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(8),
      I2 => \^q\(4),
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(8),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_23_n_0\
    );
\DVSAEROutput_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(8),
      I2 => ConfigParamAddress_D(3),
      I3 => \DVSAEROutput_DP[8]_i_8_n_0\,
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP_reg[8]_i_9_n_0\,
      O => \DVSAEROutput_DP[8]_i_3_n_0\
    );
\DVSAEROutput_DP[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \DVSAEROutput_DP_reg[8]_i_10_n_0\,
      I2 => \DVSAEROutput_DP_reg[8]_i_11_n_0\,
      O => \DVSAEROutput_DP[8]_i_4_n_0\
    );
\DVSAEROutput_DP[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_7_n_0\
    );
\DVSAEROutput_DP[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(8),
      I2 => \^q\(5),
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8),
      I4 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_8_n_0\
    );
\DVSAEROutput_DP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \DVSAEROutput_DP[9]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \DVSAEROutput_DP[9]_i_3_n_0\,
      I4 => ConfigParamAddress_D(7),
      O => \DVSAEROutput_DP_reg[31]\(9)
    );
\DVSAEROutput_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9),
      I1 => \^q\(2),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(9),
      I4 => ConfigParamAddress_D(3),
      I5 => \DVSAEROutput_DP[9]_i_4_n_0\,
      O => \DVSAEROutput_DP[9]_i_2_n_0\
    );
\DVSAEROutput_DP[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(9),
      I1 => ConfigParamAddress_D(3),
      I2 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9),
      I4 => \^q\(2),
      I5 => \DVSAEROutput_DP[9]_i_5_n_0\,
      O => \DVSAEROutput_DP[9]_i_3_n_0\
    );
\DVSAEROutput_DP[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03800080"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(9),
      O => \DVSAEROutput_DP[9]_i_4_n_0\
    );
\DVSAEROutput_DP[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_4_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[11]_i_6_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(9),
      O => \DVSAEROutput_DP[9]_i_5_n_0\
    );
\DVSAEROutput_DP_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_22_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]_0\,
      O => \DVSAEROutput_DP_reg[0]_i_10_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_27_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_28_n_0\,
      O => \DVSAEROutput_DP_reg[0]_i_12_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_29_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_30_n_0\,
      O => \DVSAEROutput_DP_reg[0]_i_13_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[0]_i_8_n_0\,
      I1 => \DVSAEROutput_DP_reg[0]_i_9_n_0\,
      O => \DVSAEROutput_DP_reg[0]_i_3_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_18_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_19_n_0\,
      O => \DVSAEROutput_DP_reg[0]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_20_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_21_n_0\,
      O => \DVSAEROutput_DP_reg[0]_i_9_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[1]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[1]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[1]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[1]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[2]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[2]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[2]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[2]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[3]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[3]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[3]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[3]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[3]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[4]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[4]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[4]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[5]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[5]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[5]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[5]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[6]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[6]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[6]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[6]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[6]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[6]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_21_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_22_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_18_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[7]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[7]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_23_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_24_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_20_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_4_n_0\,
      S => \^q\(1)
    );
\DVSAEROutput_DP_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_13_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_14_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_15_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_8_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_18_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_19_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_10_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_20_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_21_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_11_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DVSAEROutput_DP_reg[8]_i_5_n_0\,
      I1 => \DVSAEROutput_DP_reg[8]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_2_n_0\,
      S => \^q\(2)
    );
\DVSAEROutput_DP_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_12_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_13_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_5_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_14_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_15_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_6_n_0\,
      S => ConfigParamAddress_D(3)
    );
\DVSAEROutput_DP_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_16_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_17_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_9_n_0\,
      S => ConfigParamAddress_D(3)
    );
LatchInputReg_SP_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^shiftreg_dp_reg[0]\(0),
      I1 => State_DP(1),
      O => LatchInputReg_SN
    );
LatchInputReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => LatchInputReg_SN,
      Q => ConfigLatchInput_S
    );
\ModuleAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data2(1),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(0)
    );
\ModuleAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(0),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(1)
    );
\ModuleAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(1),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(2)
    );
\ModuleAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(2),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(3)
    );
\ModuleAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(3),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(4)
    );
\ModuleAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(4),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(5)
    );
\ModuleAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(5),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(6)
    );
\MultiplexerConfigReg_DP[DropDVSOnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I5 => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\,
      O => \MultiplexerConfigReg_DP_reg[DropDVSOnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropExtInputOnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[RunChip_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I5 => \MultiplexerConfig_D[RunChip_S]\,
      O => \MultiplexerConfigReg_DP_reg[RunChip_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I5 => \MultiplexerConfig_D[Run_S]\,
      O => \MultiplexerConfigReg_DP_reg[Run_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(0),
      O => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(3),
      O => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => ConfigModuleAddress_D(1),
      I1 => ConfigLatchInput_S,
      I2 => ConfigModuleAddress_D(4),
      I3 => ConfigModuleAddress_D(6),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\,
      O => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(0),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(3),
      O => \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\
    );
\MultiplexerConfigReg_DP[TimestampReset_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I5 => \MultiplexerConfig_D[TimestampReset_S]\,
      O => \MultiplexerConfigReg_DP_reg[TimestampReset_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfig_D[TimestampRun_S]\,
      O => \MultiplexerConfigReg_DP_reg[TimestampRun_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\
    );
\MultiplexerOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D0CCD000000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[0]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \MultiplexerOutput_DP[0]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \MultiplexerOutput_DP[0]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[0]_i_5_n_0\,
      O => D(0)
    );
\MultiplexerOutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFFFDF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \MultiplexerConfig_D[TimestampReset_S]\,
      I3 => \^q\(0),
      I4 => \MultiplexerConfig_D[RunChip_S]\,
      I5 => \MultiplexerOutput_DP[0]_i_6_n_0\,
      O => \MultiplexerOutput_DP[0]_i_2_n_0\
    );
\MultiplexerOutput_DP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(0),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(5),
      O => \MultiplexerOutput_DP[0]_i_3_n_0\
    );
\MultiplexerOutput_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F0FCFDFDF0FC"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(32),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(0),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(32),
      O => \MultiplexerOutput_DP[0]_i_4_n_0\
    );
\MultiplexerOutput_DP[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(4),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(3),
      O => \MultiplexerOutput_DP[0]_i_5_n_0\
    );
\MultiplexerOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \MultiplexerConfig_D[TimestampRun_S]\,
      I3 => \^q\(0),
      I4 => \MultiplexerConfig_D[Run_S]\,
      I5 => \MultiplexerOutput_DP[0]_i_7_n_0\,
      O => \MultiplexerOutput_DP[0]_i_6_n_0\
    );
\MultiplexerOutput_DP[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\,
      I1 => \^q\(0),
      I2 => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \MultiplexerOutput_DP[0]_i_7_n_0\
    );
\MultiplexerOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(10),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(10),
      O => D(10)
    );
\MultiplexerOutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(11),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(11),
      O => D(11)
    );
\MultiplexerOutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(12),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(12),
      O => D(12)
    );
\MultiplexerOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(13),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(13),
      O => D(13)
    );
\MultiplexerOutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(14),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(14),
      O => D(14)
    );
\MultiplexerOutput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(15),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(15),
      O => D(15)
    );
\MultiplexerOutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(16),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(16),
      O => D(16)
    );
\MultiplexerOutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(17),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(17),
      O => D(17)
    );
\MultiplexerOutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(18),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(18),
      O => D(18)
    );
\MultiplexerOutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(19),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(19),
      O => D(19)
    );
\MultiplexerOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(1),
      I5 => \MultiplexerOutput_DP[1]_i_2_n_0\,
      O => D(1)
    );
\MultiplexerOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2CCE200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(33),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(33),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(1),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[1]_i_2_n_0\
    );
\MultiplexerOutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(20),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(20),
      O => D(20)
    );
\MultiplexerOutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(21),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(21),
      O => D(21)
    );
\MultiplexerOutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(22),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(22),
      O => D(22)
    );
\MultiplexerOutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(23),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(23),
      O => D(23)
    );
\MultiplexerOutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(24),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(24),
      O => D(24)
    );
\MultiplexerOutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(25),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(25),
      O => D(25)
    );
\MultiplexerOutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(26),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(26),
      O => D(26)
    );
\MultiplexerOutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(27),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(27),
      O => D(27)
    );
\MultiplexerOutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(28),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(28),
      O => D(28)
    );
\MultiplexerOutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(29),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(29),
      O => D(29)
    );
\MultiplexerOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(2),
      I5 => \MultiplexerOutput_DP[2]_i_2_n_0\,
      O => D(2)
    );
\MultiplexerOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8CCB800"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(34),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(34),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(2),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[2]_i_2_n_0\
    );
\MultiplexerOutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(30),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(30),
      O => D(30)
    );
\MultiplexerOutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(31),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \ParamAddressReg_DP_reg[2]_rep_n_0\,
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(31),
      O => D(31)
    );
\MultiplexerOutput_DP[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => ConfigParamAddress_D(7),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \MultiplexerOutput_DP[31]_i_2_n_0\
    );
\MultiplexerOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(3),
      I5 => \MultiplexerOutput_DP[3]_i_2_n_0\,
      O => D(3)
    );
\MultiplexerOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8CCB800"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(35),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(35),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(3),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[3]_i_2_n_0\
    );
\MultiplexerOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(4),
      I5 => \MultiplexerOutput_DP[4]_i_2_n_0\,
      O => D(4)
    );
\MultiplexerOutput_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2CCE200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(36),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(36),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(4),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[4]_i_2_n_0\
    );
\MultiplexerOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(5),
      I5 => \MultiplexerOutput_DP[5]_i_2_n_0\,
      O => D(5)
    );
\MultiplexerOutput_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8CCB800"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(37),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(37),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(5),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[5]_i_2_n_0\
    );
\MultiplexerOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(6),
      I5 => \MultiplexerOutput_DP[6]_i_2_n_0\,
      O => D(6)
    );
\MultiplexerOutput_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2CCE200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(38),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(38),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(6),
      I5 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      O => \MultiplexerOutput_DP[6]_i_2_n_0\
    );
\MultiplexerOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(7),
      I5 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      O => D(7)
    );
\MultiplexerOutput_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200CC00E20000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(39),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(39),
      I3 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(7),
      O => \MultiplexerOutput_DP[7]_i_2_n_0\
    );
\MultiplexerOutput_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => ConfigParamAddress_D(3),
      I1 => ConfigParamAddress_D(7),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \MultiplexerOutput_DP[7]_i_3_n_0\
    );
\MultiplexerOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(8),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(8),
      O => D(8)
    );
\MultiplexerOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C80000000800000"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(9),
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(9),
      O => D(9)
    );
\ParamAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(0)
    );
\ParamAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(1)
    );
\ParamAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(2)
    );
\ParamAddressReg_DP_reg[2]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => AR(0),
      Q => \ParamAddressReg_DP_reg[2]_rep_n_0\
    );
\ParamAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => ConfigParamAddress_D(3)
    );
\ParamAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(3)
    );
\ParamAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(4)
    );
\ParamAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^q\(5)
    );
\ParamAddressReg_DP_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => ConfigParamAddress_D(7)
    );
\ParamInput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data2(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(0)
    );
\ParamInput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(10)
    );
\ParamInput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(2),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(11)
    );
\ParamInput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(3),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(12)
    );
\ParamInput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(4),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(13)
    );
\ParamInput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(5),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(14)
    );
\ParamInput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => data3(6),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(15)
    );
\ParamInput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(0),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(1)
    );
\ParamInput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(2)
    );
\ParamInput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(2),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(3)
    );
\ParamInput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(3),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(4)
    );
\ParamInput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(4),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(5)
    );
\ParamInput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => AR(0),
      D => data3(5),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(6)
    );
\ParamInput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_35,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => data3(6),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(7)
    );
\ParamInput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data2(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(8)
    );
\ParamInput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_34,
      CLR => AR(0),
      D => data3(0),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(9)
    );
\ParamOutput_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[0]_i_2_n_0\,
      O => \ParamOutput_DP[0]_i_1_n_0\
    );
\ParamOutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(0),
      I3 => \DVSAEROutput_DP_reg[31]_0\(0),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[0]_i_3_n_0\,
      O => \ParamOutput_DP[0]_i_2_n_0\
    );
\ParamOutput_DP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(0),
      I1 => \BiasOutput_DP_reg[15]_4\(0),
      I2 => \ChipOutput_DP_reg[3]_0\(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[0]_i_3_n_0\
    );
\ParamOutput_DP[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(10),
      I3 => \ParamOutput_DP[10]_i_2_n_0\,
      O => \ParamOutput_DP[10]_i_1_n_0\
    );
\ParamOutput_DP[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(10),
      I1 => \MultiplexerOutput_DP_reg[31]\(10),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[10]_i_2_n_0\
    );
\ParamOutput_DP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(11),
      I3 => \ParamOutput_DP[11]_i_2_n_0\,
      O => \ParamOutput_DP[11]_i_1_n_0\
    );
\ParamOutput_DP[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(11),
      I1 => \MultiplexerOutput_DP_reg[31]\(11),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[11]_i_2_n_0\
    );
\ParamOutput_DP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(12),
      I3 => \ParamOutput_DP[12]_i_2_n_0\,
      O => \ParamOutput_DP[12]_i_1_n_0\
    );
\ParamOutput_DP[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(12),
      I1 => \MultiplexerOutput_DP_reg[31]\(12),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[12]_i_2_n_0\
    );
\ParamOutput_DP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(13),
      I3 => \ParamOutput_DP[13]_i_2_n_0\,
      O => \ParamOutput_DP[13]_i_1_n_0\
    );
\ParamOutput_DP[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(13),
      I1 => \MultiplexerOutput_DP_reg[31]\(13),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[13]_i_2_n_0\
    );
\ParamOutput_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(14),
      I3 => \ParamOutput_DP[14]_i_2_n_0\,
      O => \ParamOutput_DP[14]_i_1_n_0\
    );
\ParamOutput_DP[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(14),
      I1 => \MultiplexerOutput_DP_reg[31]\(14),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[14]_i_2_n_0\
    );
\ParamOutput_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(15),
      I3 => \ParamOutput_DP[15]_i_3_n_0\,
      O => \ParamOutput_DP[15]_i_1_n_0\
    );
\ParamOutput_DP[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigModuleAddress_D(0),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[15]_i_2_n_0\
    );
\ParamOutput_DP[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(15),
      I1 => \MultiplexerOutput_DP_reg[31]\(15),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[15]_i_3_n_0\
    );
\ParamOutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(16),
      I1 => \MultiplexerOutput_DP_reg[31]\(16),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[16]_i_1_n_0\
    );
\ParamOutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(17),
      I1 => \MultiplexerOutput_DP_reg[31]\(17),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[17]_i_1_n_0\
    );
\ParamOutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(18),
      I1 => \MultiplexerOutput_DP_reg[31]\(18),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[18]_i_1_n_0\
    );
\ParamOutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(19),
      I1 => \MultiplexerOutput_DP_reg[31]\(19),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[19]_i_1_n_0\
    );
\ParamOutput_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[1]_i_2_n_0\,
      O => \ParamOutput_DP[1]_i_1_n_0\
    );
\ParamOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(1),
      I3 => \DVSAEROutput_DP_reg[31]_0\(1),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[1]_i_3_n_0\,
      O => \ParamOutput_DP[1]_i_2_n_0\
    );
\ParamOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(2),
      I1 => \BiasOutput_DP_reg[15]_4\(1),
      I2 => \ChipOutput_DP_reg[3]_0\(1),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[1]_i_3_n_0\
    );
\ParamOutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(20),
      I1 => \MultiplexerOutput_DP_reg[31]\(20),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[20]_i_1_n_0\
    );
\ParamOutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(21),
      I1 => \MultiplexerOutput_DP_reg[31]\(21),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[21]_i_1_n_0\
    );
\ParamOutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(22),
      I1 => \MultiplexerOutput_DP_reg[31]\(22),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[22]_i_1_n_0\
    );
\ParamOutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(23),
      I1 => \MultiplexerOutput_DP_reg[31]\(23),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[23]_i_1_n_0\
    );
\ParamOutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(24),
      I1 => \MultiplexerOutput_DP_reg[31]\(24),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[24]_i_1_n_0\
    );
\ParamOutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(25),
      I1 => \MultiplexerOutput_DP_reg[31]\(25),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[25]_i_1_n_0\
    );
\ParamOutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(26),
      I1 => \MultiplexerOutput_DP_reg[31]\(26),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[26]_i_1_n_0\
    );
\ParamOutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(27),
      I1 => \MultiplexerOutput_DP_reg[31]\(27),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[27]_i_1_n_0\
    );
\ParamOutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(28),
      I1 => \MultiplexerOutput_DP_reg[31]\(28),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[28]_i_1_n_0\
    );
\ParamOutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(29),
      I1 => \MultiplexerOutput_DP_reg[31]\(29),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[29]_i_1_n_0\
    );
\ParamOutput_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[2]_i_2_n_0\,
      O => \ParamOutput_DP[2]_i_1_n_0\
    );
\ParamOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(2),
      I3 => \DVSAEROutput_DP_reg[31]_0\(2),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[2]_i_3_n_0\,
      O => \ParamOutput_DP[2]_i_2_n_0\
    );
\ParamOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(1),
      I1 => \BiasOutput_DP_reg[15]_4\(2),
      I2 => \ChipOutput_DP_reg[3]_0\(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[2]_i_3_n_0\
    );
\ParamOutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(30),
      I1 => \MultiplexerOutput_DP_reg[31]\(30),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[30]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(31),
      I1 => \MultiplexerOutput_DP_reg[31]\(31),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[31]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ConfigModuleAddress_D(6),
      I1 => ConfigModuleAddress_D(5),
      I2 => ConfigModuleAddress_D(4),
      I3 => ConfigModuleAddress_D(3),
      O => \ParamOutput_DP[31]_i_2_n_0\
    );
\ParamOutput_DP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[3]_i_2_n_0\,
      O => \ParamOutput_DP[3]_i_1_n_0\
    );
\ParamOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(3),
      I3 => \DVSAEROutput_DP_reg[31]_0\(3),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[3]_i_3_n_0\,
      O => \ParamOutput_DP[3]_i_2_n_0\
    );
\ParamOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(4),
      I1 => \BiasOutput_DP_reg[15]_4\(3),
      I2 => \ChipOutput_DP_reg[3]_0\(3),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[3]_i_3_n_0\
    );
\ParamOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[4]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(4),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(4),
      I5 => \ParamOutput_DP[9]_i_2_n_0\,
      O => \ParamOutput_DP[4]_i_1_n_0\
    );
\ParamOutput_DP[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A00C"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(2),
      I1 => \MultiplexerOutput_DP_reg[31]\(4),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[4]_i_2_n_0\
    );
\ParamOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[5]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(5),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(5),
      I5 => \ParamOutput_DP[9]_i_2_n_0\,
      O => \ParamOutput_DP[5]_i_1_n_0\
    );
\ParamOutput_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A00C"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(3),
      I1 => \MultiplexerOutput_DP_reg[31]\(5),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[5]_i_2_n_0\
    );
\ParamOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[6]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_4\(6),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(6),
      I5 => \ParamOutput_DP[9]_i_2_n_0\,
      O => \ParamOutput_DP[6]_i_1_n_0\
    );
\ParamOutput_DP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A00C"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(3),
      I1 => \MultiplexerOutput_DP_reg[31]\(6),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[6]_i_2_n_0\
    );
\ParamOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP_reg[31]_0\(7),
      I2 => \ParamOutput_DP[9]_i_2_n_0\,
      I3 => \MultiplexerOutput_DP_reg[31]\(7),
      I4 => \ParamOutput_DP[9]_i_3_n_0\,
      I5 => \ParamOutput_DP[7]_i_2_n_0\,
      O => \ParamOutput_DP[7]_i_1_n_0\
    );
\ParamOutput_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0C0000000000"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(4),
      I1 => \BiasOutput_DP_reg[15]_4\(7),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigModuleAddress_D(0),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[7]_i_2_n_0\
    );
\ParamOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP_reg[31]_0\(8),
      I2 => \ParamOutput_DP[9]_i_2_n_0\,
      I3 => \MultiplexerOutput_DP_reg[31]\(8),
      I4 => \ParamOutput_DP[9]_i_3_n_0\,
      I5 => \ParamOutput_DP[8]_i_2_n_0\,
      O => \ParamOutput_DP[8]_i_1_n_0\
    );
\ParamOutput_DP[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0C0000000000"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(4),
      I1 => \BiasOutput_DP_reg[15]_4\(8),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigModuleAddress_D(0),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[8]_i_2_n_0\
    );
\ParamOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP_reg[31]_0\(9),
      I2 => \ParamOutput_DP[9]_i_2_n_0\,
      I3 => \MultiplexerOutput_DP_reg[31]\(9),
      I4 => \ParamOutput_DP[9]_i_3_n_0\,
      I5 => \ParamOutput_DP[9]_i_4_n_0\,
      O => \ParamOutput_DP[9]_i_1_n_0\
    );
\ParamOutput_DP[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(1),
      I2 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[9]_i_2_n_0\
    );
\ParamOutput_DP[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(1),
      I2 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[9]_i_3_n_0\
    );
\ParamOutput_DP[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0C0000000000"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[9]_0\(4),
      I1 => \BiasOutput_DP_reg[15]_4\(9),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigModuleAddress_D(0),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[9]_i_4_n_0\
    );
\ParamOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[0]_i_1_n_0\,
      Q => ParamOutput_DP(0)
    );
\ParamOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[10]_i_1_n_0\,
      Q => ParamOutput_DP(10)
    );
\ParamOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[11]_i_1_n_0\,
      Q => ParamOutput_DP(11)
    );
\ParamOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[12]_i_1_n_0\,
      Q => ParamOutput_DP(12)
    );
\ParamOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[13]_i_1_n_0\,
      Q => ParamOutput_DP(13)
    );
\ParamOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[14]_i_1_n_0\,
      Q => ParamOutput_DP(14)
    );
\ParamOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[15]_i_1_n_0\,
      Q => ParamOutput_DP(15)
    );
\ParamOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[16]_i_1_n_0\,
      Q => ParamOutput_DP(16)
    );
\ParamOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[17]_i_1_n_0\,
      Q => ParamOutput_DP(17)
    );
\ParamOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[18]_i_1_n_0\,
      Q => ParamOutput_DP(18)
    );
\ParamOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[19]_i_1_n_0\,
      Q => ParamOutput_DP(19)
    );
\ParamOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[1]_i_1_n_0\,
      Q => ParamOutput_DP(1)
    );
\ParamOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[20]_i_1_n_0\,
      Q => ParamOutput_DP(20)
    );
\ParamOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[21]_i_1_n_0\,
      Q => ParamOutput_DP(21)
    );
\ParamOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[22]_i_1_n_0\,
      Q => ParamOutput_DP(22)
    );
\ParamOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[23]_i_1_n_0\,
      Q => ParamOutput_DP(23)
    );
\ParamOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[24]_i_1_n_0\,
      Q => ParamOutput_DP(24)
    );
\ParamOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \ParamOutput_DP[25]_i_1_n_0\,
      Q => ParamOutput_DP(25)
    );
\ParamOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[26]_i_1_n_0\,
      Q => ParamOutput_DP(26)
    );
\ParamOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[27]_i_1_n_0\,
      Q => ParamOutput_DP(27)
    );
\ParamOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[28]_i_1_n_0\,
      Q => ParamOutput_DP(28)
    );
\ParamOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[29]_i_1_n_0\,
      Q => ParamOutput_DP(29)
    );
\ParamOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[2]_i_1_n_0\,
      Q => ParamOutput_DP(2)
    );
\ParamOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[30]_i_1_n_0\,
      Q => ParamOutput_DP(30)
    );
\ParamOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ParamOutput_DP[31]_i_1_n_0\,
      Q => ParamOutput_DP(31)
    );
\ParamOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[3]_i_1_n_0\,
      Q => ParamOutput_DP(3)
    );
\ParamOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[4]_i_1_n_0\,
      Q => ParamOutput_DP(4)
    );
\ParamOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[5]_i_1_n_0\,
      Q => ParamOutput_DP(5)
    );
\ParamOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[6]_i_1_n_0\,
      Q => ParamOutput_DP(6)
    );
\ParamOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[7]_i_1_n_0\,
      Q => ParamOutput_DP(7)
    );
\ParamOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[8]_i_1_n_0\,
      Q => ParamOutput_DP(8)
    );
\ParamOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \ParamOutput_DP[9]_i_1_n_0\,
      Q => ParamOutput_DP(9)
    );
ReadOperationReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => data3(6),
      Q => ReadOperationReg_SP
    );
SPIClockEdgeDetectorReg_S_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => SPIClockSync_C,
      Q => \^spiclockedgedetectorreg_s\
    );
SPIMISO_DZO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => State_DP(1),
      I1 => \^shiftreg_dp_reg[0]\(0),
      O => SPIMISOReg_DZ0
    );
SPIMISO_DZO_reg: unisim.vcomponents.FDRE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPIMISOReg_DZ,
      Q => SPIMISO_DZO,
      R => '0'
    );
SPISlaveSelectEdgeDetectorReg_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelectSync_SB,
      PRE => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => SPISlaveSelectEdgeDetectorReg_S
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => spiBitCounter_n_37,
      Q => \^shiftreg_dp_reg[0]\(0)
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(1),
      D => spiBitCounter_n_36,
      Q => State_DP(1)
    );
\SystemInfoOutput_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C308"
    )
        port map (
      I0 => Output_SO,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \SystemInfoOutput_DP[9]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[9]\(0)
    );
\SystemInfoOutput_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \SystemInfoOutput_DP[9]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[9]\(1)
    );
\SystemInfoOutput_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \SystemInfoOutput_DP[9]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[9]\(2)
    );
\SystemInfoOutput_DP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \SystemInfoOutput_DP[9]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[9]\(3)
    );
\SystemInfoOutput_DP[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \SystemInfoOutput_DP[9]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[9]\(4)
    );
\SystemInfoOutput_DP[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => \^q\(3),
      I2 => ConfigParamAddress_D(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \SystemInfoOutput_DP[9]_i_2_n_0\
    );
spiBitCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized1\
     port map (
      D(31 downto 0) => ShiftReg_DN(31 downto 0),
      E(0) => ReadOperationReg_SN,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[2]_rep\(0) => ParamAddressReg_DN,
      \ParamInput_DP_reg[15]\(1) => spiBitCounter_n_34,
      \ParamInput_DP_reg[15]\(0) => spiBitCounter_n_35,
      Q(31 downto 0) => ParamOutput_DP(31 downto 0),
      ReadOperationReg_SP => ReadOperationReg_SP,
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPISlaveSelectEdgeDetectorReg_S => SPISlaveSelectEdgeDetectorReg_S,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \ShiftReg_DP_reg[30]\(30 downto 0) => data4(31 downto 1),
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => spiBitCounter_n_37,
      \State_DP_reg[0]_0\ => \^shiftreg_dp_reg[0]\(0),
      \State_DP_reg[1]\ => spiBitCounter_n_36,
      \SyncSignalSyncFF_S_reg_rep__15\(0) => \SyncSignalSyncFF_S_reg_rep__15\(1)
    );
spiInputShiftRegister: entity work.brd_testAERDVSSM_0_0_ShiftRegister
     port map (
      LogicClk_CI => LogicClk_CI,
      Q(7 downto 1) => data3(6 downto 0),
      Q(0) => data2(1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => \^shiftreg_dp_reg[0]\(0),
      \State_DP_reg[0]_0\(0) => \State_DP_reg[0]_0\(0),
      \SyncSignalSyncFF_S_reg_rep__15\(0) => \SyncSignalSyncFF_S_reg_rep__15\(1)
    );
spiOutputShiftRegister: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\
     port map (
      D(31 downto 0) => ShiftReg_DN(31 downto 0),
      LogicClk_CI => LogicClk_CI,
      Q(30 downto 0) => data4(31 downto 1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISOReg_DZ => SPIMISOReg_DZ,
      SPIMISOReg_DZ0 => SPIMISOReg_DZ0,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => \^shiftreg_dp_reg[0]\(0),
      \SyncSignalSyncFF_S_reg_rep__15\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__15\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__9\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SystemInfoSPIConfig is
  port (
    Output_SO : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O147 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SystemInfoSPIConfig : entity is "SystemInfoSPIConfig";
end brd_testAERDVSSM_0_0_SystemInfoSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SystemInfoSPIConfig is
begin
\SystemInfoOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(0),
      Q => Q(0)
    );
\SystemInfoOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(1),
      Q => Q(1)
    );
\SystemInfoOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(2),
      Q => Q(2)
    );
\SystemInfoOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => D(3),
      Q => Q(3)
    );
\SystemInfoOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => D(4),
      Q => Q(4)
    );
deviceIsMasterBuffer: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_0\
     port map (
      LogicClk_CI => LogicClk_CI,
      O147(0) => O147(0),
      Output_SO => Output_SO,
      \SyncSignalSyncFF_S_reg_rep__15\(0) => \SyncSignalSyncFF_S_reg_rep__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DAVIS346StateMachine is
  port (
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipConfig_DI[ResetCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfig_DI[TypeNCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfig_DI[ResetTestPixel_S]\ : in STD_LOGIC;
    \ChipConfig_DI[AERnArow_S]\ : in STD_LOGIC;
    \ChipConfig_DI[UseAOut_S]\ : in STD_LOGIC;
    \ChipConfig_DI[GlobalShutter_S]\ : in STD_LOGIC;
    \ChipConfig_DI[TestADC_S]\ : in STD_LOGIC;
    \ChipConfig_DI[SelectGrayCounter_S]\ : in STD_LOGIC;
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DAVIS346StateMachine : entity is "DAVIS346StateMachine";
end brd_testAERDVSSM_0_0_DAVIS346StateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DAVIS346StateMachine is
  signal Bias0Changed_S : STD_LOGIC;
  signal Bias0Sent_S : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of Bias0Sent_S : signal is "yes";
  signal Bias10Changed_S : STD_LOGIC;
  signal Bias10Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias10Sent_S : signal is "yes";
  signal Bias11Changed_S : STD_LOGIC;
  signal Bias11Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias11Sent_S : signal is "yes";
  signal Bias12Changed_S : STD_LOGIC;
  signal Bias12Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias12Sent_S : signal is "yes";
  signal Bias13Changed_S : STD_LOGIC;
  signal Bias13Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias13Sent_S : signal is "yes";
  signal Bias14Changed_S : STD_LOGIC;
  signal Bias14Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias14Sent_S : signal is "yes";
  signal Bias15Changed_S : STD_LOGIC;
  signal Bias15Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias15Sent_S : signal is "yes";
  signal Bias16Changed_S : STD_LOGIC;
  signal Bias16Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias16Sent_S : signal is "yes";
  signal Bias17Changed_S : STD_LOGIC;
  signal Bias17Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias17Sent_S : signal is "yes";
  signal Bias18Changed_S : STD_LOGIC;
  signal Bias18Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias18Sent_S : signal is "yes";
  signal Bias19Changed_S : STD_LOGIC;
  signal Bias19Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias19Sent_S : signal is "yes";
  signal Bias1Changed_S : STD_LOGIC;
  signal Bias1Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias1Sent_S : signal is "yes";
  signal Bias20Changed_S : STD_LOGIC;
  signal Bias20Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias20Sent_S : signal is "yes";
  signal Bias21Changed_S : STD_LOGIC;
  signal Bias21Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias21Sent_S : signal is "yes";
  signal Bias22Changed_S : STD_LOGIC;
  signal Bias22Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias22Sent_S : signal is "yes";
  signal Bias23Changed_S : STD_LOGIC;
  signal Bias23Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias23Sent_S : signal is "yes";
  signal Bias24Changed_S : STD_LOGIC;
  signal Bias24Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias24Sent_S : signal is "yes";
  signal Bias25Changed_S : STD_LOGIC;
  signal Bias25Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias25Sent_S : signal is "yes";
  signal Bias26Changed_S : STD_LOGIC;
  signal Bias26Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias26Sent_S : signal is "yes";
  signal Bias27Changed_S : STD_LOGIC;
  signal Bias27Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias27Sent_S : signal is "yes";
  signal Bias2Changed_S : STD_LOGIC;
  signal Bias2Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias2Sent_S : signal is "yes";
  signal Bias34Changed_S : STD_LOGIC;
  signal Bias34Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias34Sent_S : signal is "yes";
  signal Bias35Changed_S : STD_LOGIC;
  signal Bias35Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias35Sent_S : signal is "yes";
  signal Bias36Changed_S : STD_LOGIC;
  signal Bias36Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias36Sent_S : signal is "yes";
  signal Bias3Changed_S : STD_LOGIC;
  signal Bias3Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias3Sent_S : signal is "yes";
  signal Bias4Changed_S : STD_LOGIC;
  signal Bias4Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias4Sent_S : signal is "yes";
  signal Bias8Changed_S : STD_LOGIC;
  signal Bias8Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias8Sent_S : signal is "yes";
  signal Bias9Changed_S : STD_LOGIC;
  signal Bias9Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias9Sent_S : signal is "yes";
  signal BiasAddrSROutput_D : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCas_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][15]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][15]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][9]\ : STD_LOGIC;
  signal BiasSROutput_D : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ChipBiasAddrSelectReg_SB : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_11_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_5_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_7_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_8_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_9_n_0 : STD_LOGIC;
  signal ChipBiasBitInReg_D : STD_LOGIC;
  signal ChipBiasClockReg_CB : STD_LOGIC;
  signal ChipBiasClock_CBO_i_10_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_11_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_12_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_5_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasDiagSelectReg_S : STD_LOGIC;
  signal ChipBiasLatchReg_SB : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_7_n_0 : STD_LOGIC;
  signal ChipChangedInput_D : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ChipChanged_S : STD_LOGIC;
  signal ChipSent_S : STD_LOGIC;
  attribute RTL_KEEP of ChipSent_S : signal is "yes";
  signal \FSM_onehot_State_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[34]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[35]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[35]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[36]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[37]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[37]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[37]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[37]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[38]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[39]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[34]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[34]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[35]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[35]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[36]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[36]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[37]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[37]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[38]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[38]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[39]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[39]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[40]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[40]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[5]\ : signal is "yes";
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ShiftReg_DN_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ShiftReg_DN_1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal biasAddrSR_n_0 : STD_LOGIC;
  signal biasAddrSR_n_1 : STD_LOGIC;
  signal biasAddrSR_n_10 : STD_LOGIC;
  signal biasAddrSR_n_11 : STD_LOGIC;
  signal biasAddrSR_n_12 : STD_LOGIC;
  signal biasAddrSR_n_2 : STD_LOGIC;
  signal biasAddrSR_n_3 : STD_LOGIC;
  signal biasAddrSR_n_4 : STD_LOGIC;
  signal biasAddrSR_n_5 : STD_LOGIC;
  signal biasAddrSR_n_6 : STD_LOGIC;
  signal biasAddrSR_n_7 : STD_LOGIC;
  signal biasAddrSR_n_8 : STD_LOGIC;
  signal biasAddrSR_n_9 : STD_LOGIC;
  signal biasSR_n_0 : STD_LOGIC;
  signal biasSR_n_1 : STD_LOGIC;
  signal biasSR_n_10 : STD_LOGIC;
  signal biasSR_n_11 : STD_LOGIC;
  signal biasSR_n_12 : STD_LOGIC;
  signal biasSR_n_13 : STD_LOGIC;
  signal biasSR_n_14 : STD_LOGIC;
  signal biasSR_n_15 : STD_LOGIC;
  signal biasSR_n_16 : STD_LOGIC;
  signal biasSR_n_17 : STD_LOGIC;
  signal biasSR_n_18 : STD_LOGIC;
  signal biasSR_n_19 : STD_LOGIC;
  signal biasSR_n_2 : STD_LOGIC;
  signal biasSR_n_20 : STD_LOGIC;
  signal biasSR_n_21 : STD_LOGIC;
  signal biasSR_n_22 : STD_LOGIC;
  signal biasSR_n_23 : STD_LOGIC;
  signal biasSR_n_24 : STD_LOGIC;
  signal biasSR_n_25 : STD_LOGIC;
  signal biasSR_n_26 : STD_LOGIC;
  signal biasSR_n_27 : STD_LOGIC;
  signal biasSR_n_28 : STD_LOGIC;
  signal biasSR_n_29 : STD_LOGIC;
  signal biasSR_n_3 : STD_LOGIC;
  signal biasSR_n_30 : STD_LOGIC;
  signal biasSR_n_31 : STD_LOGIC;
  signal biasSR_n_32 : STD_LOGIC;
  signal biasSR_n_33 : STD_LOGIC;
  signal biasSR_n_34 : STD_LOGIC;
  signal biasSR_n_35 : STD_LOGIC;
  signal biasSR_n_36 : STD_LOGIC;
  signal biasSR_n_37 : STD_LOGIC;
  signal biasSR_n_38 : STD_LOGIC;
  signal biasSR_n_39 : STD_LOGIC;
  signal biasSR_n_4 : STD_LOGIC;
  signal biasSR_n_40 : STD_LOGIC;
  signal biasSR_n_41 : STD_LOGIC;
  signal biasSR_n_42 : STD_LOGIC;
  signal biasSR_n_43 : STD_LOGIC;
  signal biasSR_n_44 : STD_LOGIC;
  signal biasSR_n_45 : STD_LOGIC;
  signal biasSR_n_46 : STD_LOGIC;
  signal biasSR_n_47 : STD_LOGIC;
  signal biasSR_n_48 : STD_LOGIC;
  signal biasSR_n_49 : STD_LOGIC;
  signal biasSR_n_5 : STD_LOGIC;
  signal biasSR_n_50 : STD_LOGIC;
  signal biasSR_n_51 : STD_LOGIC;
  signal biasSR_n_52 : STD_LOGIC;
  signal biasSR_n_53 : STD_LOGIC;
  signal biasSR_n_55 : STD_LOGIC;
  signal biasSR_n_56 : STD_LOGIC;
  signal biasSR_n_57 : STD_LOGIC;
  signal biasSR_n_58 : STD_LOGIC;
  signal biasSR_n_59 : STD_LOGIC;
  signal biasSR_n_6 : STD_LOGIC;
  signal biasSR_n_60 : STD_LOGIC;
  signal biasSR_n_61 : STD_LOGIC;
  signal biasSR_n_62 : STD_LOGIC;
  signal biasSR_n_63 : STD_LOGIC;
  signal biasSR_n_64 : STD_LOGIC;
  signal biasSR_n_65 : STD_LOGIC;
  signal biasSR_n_66 : STD_LOGIC;
  signal biasSR_n_67 : STD_LOGIC;
  signal biasSR_n_68 : STD_LOGIC;
  signal biasSR_n_69 : STD_LOGIC;
  signal biasSR_n_7 : STD_LOGIC;
  signal biasSR_n_8 : STD_LOGIC;
  signal biasSR_n_9 : STD_LOGIC;
  signal chipSR_n_1 : STD_LOGIC;
  signal chipSR_n_10 : STD_LOGIC;
  signal chipSR_n_11 : STD_LOGIC;
  signal chipSR_n_12 : STD_LOGIC;
  signal chipSR_n_13 : STD_LOGIC;
  signal chipSR_n_14 : STD_LOGIC;
  signal chipSR_n_15 : STD_LOGIC;
  signal chipSR_n_16 : STD_LOGIC;
  signal chipSR_n_17 : STD_LOGIC;
  signal chipSR_n_18 : STD_LOGIC;
  signal chipSR_n_19 : STD_LOGIC;
  signal chipSR_n_2 : STD_LOGIC;
  signal chipSR_n_20 : STD_LOGIC;
  signal chipSR_n_21 : STD_LOGIC;
  signal chipSR_n_22 : STD_LOGIC;
  signal chipSR_n_23 : STD_LOGIC;
  signal chipSR_n_24 : STD_LOGIC;
  signal chipSR_n_25 : STD_LOGIC;
  signal chipSR_n_26 : STD_LOGIC;
  signal chipSR_n_27 : STD_LOGIC;
  signal chipSR_n_28 : STD_LOGIC;
  signal chipSR_n_29 : STD_LOGIC;
  signal chipSR_n_3 : STD_LOGIC;
  signal chipSR_n_30 : STD_LOGIC;
  signal chipSR_n_31 : STD_LOGIC;
  signal chipSR_n_32 : STD_LOGIC;
  signal chipSR_n_33 : STD_LOGIC;
  signal chipSR_n_34 : STD_LOGIC;
  signal chipSR_n_35 : STD_LOGIC;
  signal chipSR_n_36 : STD_LOGIC;
  signal chipSR_n_37 : STD_LOGIC;
  signal chipSR_n_38 : STD_LOGIC;
  signal chipSR_n_39 : STD_LOGIC;
  signal chipSR_n_4 : STD_LOGIC;
  signal chipSR_n_40 : STD_LOGIC;
  signal chipSR_n_41 : STD_LOGIC;
  signal chipSR_n_42 : STD_LOGIC;
  signal chipSR_n_43 : STD_LOGIC;
  signal chipSR_n_44 : STD_LOGIC;
  signal chipSR_n_45 : STD_LOGIC;
  signal chipSR_n_46 : STD_LOGIC;
  signal chipSR_n_47 : STD_LOGIC;
  signal chipSR_n_48 : STD_LOGIC;
  signal chipSR_n_49 : STD_LOGIC;
  signal chipSR_n_5 : STD_LOGIC;
  signal chipSR_n_50 : STD_LOGIC;
  signal chipSR_n_51 : STD_LOGIC;
  signal chipSR_n_52 : STD_LOGIC;
  signal chipSR_n_53 : STD_LOGIC;
  signal chipSR_n_54 : STD_LOGIC;
  signal chipSR_n_55 : STD_LOGIC;
  signal chipSR_n_6 : STD_LOGIC;
  signal chipSR_n_7 : STD_LOGIC;
  signal chipSR_n_8 : STD_LOGIC;
  signal chipSR_n_9 : STD_LOGIC;
  signal detectBias10Change_n_1 : STD_LOGIC;
  signal detectBias10Change_n_2 : STD_LOGIC;
  signal detectBias11Change_n_1 : STD_LOGIC;
  signal detectBias11Change_n_2 : STD_LOGIC;
  signal detectBias13Change_n_1 : STD_LOGIC;
  signal detectBias14Change_n_1 : STD_LOGIC;
  signal detectBias16Change_n_1 : STD_LOGIC;
  signal detectBias17Change_n_1 : STD_LOGIC;
  signal detectBias18Change_n_1 : STD_LOGIC;
  signal detectBias19Change_n_1 : STD_LOGIC;
  signal detectBias19Change_n_2 : STD_LOGIC;
  signal detectBias19Change_n_3 : STD_LOGIC;
  signal detectBias19Change_n_4 : STD_LOGIC;
  signal detectBias19Change_n_5 : STD_LOGIC;
  signal detectBias19Change_n_6 : STD_LOGIC;
  signal detectBias19Change_n_7 : STD_LOGIC;
  signal detectBias21Change_n_1 : STD_LOGIC;
  signal detectBias22Change_n_1 : STD_LOGIC;
  signal detectBias22Change_n_2 : STD_LOGIC;
  signal detectBias22Change_n_3 : STD_LOGIC;
  signal detectBias22Change_n_4 : STD_LOGIC;
  signal detectBias22Change_n_5 : STD_LOGIC;
  signal detectBias22Change_n_6 : STD_LOGIC;
  signal detectBias22Change_n_7 : STD_LOGIC;
  signal detectBias23Change_n_1 : STD_LOGIC;
  signal detectBias23Change_n_2 : STD_LOGIC;
  signal detectBias23Change_n_3 : STD_LOGIC;
  signal detectBias23Change_n_4 : STD_LOGIC;
  signal detectBias23Change_n_5 : STD_LOGIC;
  signal detectBias23Change_n_6 : STD_LOGIC;
  signal detectBias25Change_n_1 : STD_LOGIC;
  signal detectBias25Change_n_2 : STD_LOGIC;
  signal detectBias26Change_n_1 : STD_LOGIC;
  signal detectBias27Change_n_1 : STD_LOGIC;
  signal detectBias27Change_n_2 : STD_LOGIC;
  signal detectBias27Change_n_3 : STD_LOGIC;
  signal detectBias27Change_n_4 : STD_LOGIC;
  signal detectBias34Change_n_1 : STD_LOGIC;
  signal detectBias35Change_n_1 : STD_LOGIC;
  signal detectBias35Change_n_2 : STD_LOGIC;
  signal detectBias36Change_n_1 : STD_LOGIC;
  signal detectBias36Change_n_2 : STD_LOGIC;
  signal detectBias36Change_n_3 : STD_LOGIC;
  signal detectBias36Change_n_4 : STD_LOGIC;
  signal detectBias36Change_n_5 : STD_LOGIC;
  signal detectBias4Change_n_1 : STD_LOGIC;
  signal detectBias8Change_n_1 : STD_LOGIC;
  signal detectChipChange_n_1 : STD_LOGIC;
  signal detectChipChange_n_2 : STD_LOGIC;
  signal detectChipChange_n_3 : STD_LOGIC;
  signal detectChipChange_n_4 : STD_LOGIC;
  signal detectChipChange_n_5 : STD_LOGIC;
  signal detectChipChange_n_6 : STD_LOGIC;
  signal detectChipChange_n_7 : STD_LOGIC;
  signal sentBitsCounter_n_0 : STD_LOGIC;
  signal waitCyclesCounter_n_0 : STD_LOGIC;
  signal waitCyclesCounter_n_1 : STD_LOGIC;
  signal waitCyclesCounter_n_59 : STD_LOGIC;
  signal waitCyclesCounter_n_60 : STD_LOGIC;
  signal waitCyclesCounter_n_78 : STD_LOGIC;
  signal waitCyclesCounter_n_79 : STD_LOGIC;
  signal waitCyclesCounter_n_80 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[0]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[10]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[11]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[12]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[13]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[14]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[15]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[15]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[16]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[16]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[17]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[17]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[18]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[18]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[19]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[19]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[1]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[20]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[20]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[21]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[21]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[22]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[22]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[23]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[23]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[24]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[24]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[25]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[25]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[26]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[26]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[27]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[27]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[28]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[28]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[29]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[29]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[2]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[30]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[30]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[31]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[31]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[32]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[32]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[33]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[33]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[34]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[34]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[35]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[35]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[36]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[36]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[37]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[37]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[38]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[38]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[39]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[39]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[3]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[40]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[40]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[4]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[5]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[6]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[7]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[8]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[9]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[9]\ : label is "yes";
begin
\BiasConfigReg_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(0),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(1),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(2),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(3),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(4),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(5),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(6),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(7),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(8),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(0),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(1),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(2),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(3),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(4),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(5),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(6),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(7),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(8),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(0),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(1),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(2),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(3),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(4),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(5),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(6),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(7),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcTestVoltage_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(8),
      Q => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsCas_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(0),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ApsCas_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(1),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ApsCas_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(2),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ApsCas_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(3),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ApsCas_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(4),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ApsCas_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(5),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ApsCas_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(6),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ApsCas_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(7),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ApsCas_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(8),
      Q => \BiasConfigReg_D_reg[ApsCas_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(0),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(1),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(2),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(3),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(4),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(5),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(6),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(7),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(8),
      Q => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(0),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(10),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(11),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(12),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(13),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(14),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(1),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(2),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(3),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(4),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(5),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(6),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(7),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(8),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(9),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ColSelLowBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(0),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(10),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(11),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(12),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(13),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(14),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(15),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\
    );
\BiasConfigReg_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(1),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(2),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(3),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(4),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(5),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(6),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(7),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(8),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(9),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(0),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(10),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(11),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(12),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(13),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(14),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(15),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\
    );
\BiasConfigReg_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(1),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(2),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(3),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(4),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(5),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(6),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(7),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(8),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(9),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\
    );
ChipBiasAddrSelect_SBO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_2_n_0,
      I1 => ChipBiasAddrSelect_SBO_i_3_n_0,
      I2 => ChipBiasAddrSelect_SBO_i_4_n_0,
      I3 => ChipBiasAddrSelect_SBO_i_5_n_0,
      I4 => ChipBiasAddrSelect_SBO_i_6_n_0,
      I5 => ChipBiasAddrSelect_SBO_i_7_n_0,
      O => ChipBiasAddrSelectReg_SB
    );
ChipBiasAddrSelect_SBO_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias20Sent_S,
      I1 => Bias19Sent_S,
      I2 => Bias18Sent_S,
      I3 => Bias17Sent_S,
      O => ChipBiasAddrSelect_SBO_i_11_n_0
    );
ChipBiasAddrSelect_SBO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias9Sent_S,
      I1 => Bias11Sent_S,
      I2 => Bias10Sent_S,
      I3 => ChipBiasAddrSelect_SBO_i_8_n_0,
      I4 => Bias16Sent_S,
      I5 => Bias15Sent_S,
      O => ChipBiasAddrSelect_SBO_i_2_n_0
    );
ChipBiasAddrSelect_SBO_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I1 => ChipSent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => ChipBiasAddrSelect_SBO_i_3_n_0
    );
ChipBiasAddrSelect_SBO_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias8Sent_S,
      I1 => Bias4Sent_S,
      I2 => Bias3Sent_S,
      I3 => Bias2Sent_S,
      O => ChipBiasAddrSelect_SBO_i_4_n_0
    );
ChipBiasAddrSelect_SBO_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Bias35Sent_S,
      I1 => Bias36Sent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I4 => ChipBiasAddrSelect_SBO_i_9_n_0,
      O => ChipBiasAddrSelect_SBO_i_5_n_0
    );
ChipBiasAddrSelect_SBO_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I2 => Bias1Sent_S,
      I3 => Bias0Sent_S,
      O => ChipBiasAddrSelect_SBO_i_6_n_0
    );
ChipBiasAddrSelect_SBO_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      O => ChipBiasAddrSelect_SBO_i_7_n_0
    );
ChipBiasAddrSelect_SBO_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Bias12Sent_S,
      I1 => Bias14Sent_S,
      I2 => Bias13Sent_S,
      O => ChipBiasAddrSelect_SBO_i_8_n_0
    );
ChipBiasAddrSelect_SBO_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_7,
      I1 => ChipBiasAddrSelect_SBO_i_11_n_0,
      I2 => Bias26Sent_S,
      I3 => Bias25Sent_S,
      I4 => Bias34Sent_S,
      I5 => Bias27Sent_S,
      O => ChipBiasAddrSelect_SBO_i_9_n_0
    );
ChipBiasAddrSelect_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasAddrSelectReg_SB,
      PRE => SyncReset_RO,
      Q => ChipBiasAddrSelect_SBO
    );
ChipBiasBitIn_DO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => ChipBiasBitInReg_D,
      Q => ChipBiasBitIn_DO
    );
ChipBiasClock_CBO_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias0Sent_S,
      I1 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      O => ChipBiasClock_CBO_i_10_n_0
    );
ChipBiasClock_CBO_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_0,
      I1 => Bias25Sent_S,
      I2 => Bias24Sent_S,
      I3 => Bias19Sent_S,
      I4 => Bias18Sent_S,
      I5 => biasAddrSR_n_8,
      O => ChipBiasClock_CBO_i_11_n_0
    );
ChipBiasClock_CBO_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      O => ChipBiasClock_CBO_i_12_n_0
    );
ChipBiasClock_CBO_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I2 => ChipSent_S,
      O => ChipBiasClock_CBO_i_2_n_0
    );
ChipBiasClock_CBO_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias17Sent_S,
      I1 => Bias16Sent_S,
      I2 => ChipBiasClock_CBO_i_10_n_0,
      I3 => \FSM_onehot_State_DP[35]_i_2_n_0\,
      I4 => biasAddrSR_n_2,
      I5 => biasAddrSR_n_1,
      O => ChipBiasClock_CBO_i_5_n_0
    );
ChipBiasClock_CBO_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ChipBiasClock_CBO_i_11_n_0,
      I1 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I4 => Bias36Sent_S,
      I5 => ChipBiasClock_CBO_i_12_n_0,
      O => ChipBiasClock_CBO_i_6_n_0
    );
ChipBiasClock_CBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasClockReg_CB,
      PRE => SyncReset_RO,
      Q => ChipBiasClock_CBO
    );
ChipBiasDiagSelect_SO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      O => ChipBiasDiagSelectReg_S
    );
ChipBiasDiagSelect_SO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => ChipBiasDiagSelectReg_S,
      Q => ChipBiasDiagSelect_SO
    );
ChipBiasLatch_SBO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ChipBiasLatch_SBO_i_2_n_0,
      I1 => ChipBiasLatch_SBO_i_3_n_0,
      I2 => ChipBiasAddrSelect_SBO_i_3_n_0,
      I3 => ChipBiasLatch_SBO_i_4_n_0,
      O => ChipBiasLatchReg_SB
    );
ChipBiasLatch_SBO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias4Sent_S,
      I1 => Bias3Sent_S,
      I2 => Bias2Sent_S,
      I3 => Bias1Sent_S,
      I4 => biasAddrSR_n_2,
      I5 => biasAddrSR_n_1,
      O => ChipBiasLatch_SBO_i_2_n_0
    );
ChipBiasLatch_SBO_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Bias24Sent_S,
      I1 => Bias25Sent_S,
      I2 => Bias26Sent_S,
      I3 => Bias27Sent_S,
      I4 => biasAddrSR_n_8,
      O => ChipBiasLatch_SBO_i_3_n_0
    );
ChipBiasLatch_SBO_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ChipBiasLatch_SBO_i_6_n_0,
      I1 => Bias35Sent_S,
      I2 => Bias34Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I4 => Bias0Sent_S,
      I5 => ChipBiasLatch_SBO_i_7_n_0,
      O => ChipBiasLatch_SBO_i_4_n_0
    );
ChipBiasLatch_SBO_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      I2 => Bias16Sent_S,
      I3 => Bias17Sent_S,
      I4 => Bias18Sent_S,
      I5 => Bias19Sent_S,
      O => ChipBiasLatch_SBO_i_6_n_0
    );
ChipBiasLatch_SBO_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I3 => Bias36Sent_S,
      O => ChipBiasLatch_SBO_i_7_n_0
    );
ChipBiasLatch_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasLatchReg_SB,
      PRE => SyncReset_RO,
      Q => ChipBiasLatch_SBO
    );
\ChipConfigReg_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \ChipConfig_DI[AERnArow_S]\,
      Q => ChipChangedInput_D(4)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(0),
      Q => ChipChangedInput_D(20)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(1),
      Q => ChipChangedInput_D(21)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(2),
      Q => ChipChangedInput_D(22)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(3),
      Q => ChipChangedInput_D(23)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(0),
      Q => ChipChangedInput_D(16)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(1),
      Q => ChipChangedInput_D(17)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(2),
      Q => ChipChangedInput_D(18)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(3),
      Q => ChipChangedInput_D(19)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(0),
      Q => ChipChangedInput_D(12)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(1),
      Q => ChipChangedInput_D(13)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(2),
      Q => ChipChangedInput_D(14)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(3),
      Q => ChipChangedInput_D(15)
    );
\ChipConfigReg_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Q(0),
      Q => ChipChangedInput_D(8)
    );
\ChipConfigReg_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Q(1),
      Q => ChipChangedInput_D(9)
    );
\ChipConfigReg_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Q(2),
      Q => ChipChangedInput_D(10)
    );
\ChipConfigReg_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => Q(3),
      Q => ChipChangedInput_D(11)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(0),
      Q => ChipChangedInput_D(36)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(1),
      Q => ChipChangedInput_D(37)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(2),
      Q => ChipChangedInput_D(38)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__28\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(3),
      Q => ChipChangedInput_D(39)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(0),
      Q => ChipChangedInput_D(32)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(1),
      Q => ChipChangedInput_D(33)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(2),
      Q => ChipChangedInput_D(34)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(3),
      Q => ChipChangedInput_D(35)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(0),
      Q => ChipChangedInput_D(28)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(1),
      Q => ChipChangedInput_D(29)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(2),
      Q => ChipChangedInput_D(30)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(3),
      Q => ChipChangedInput_D(31)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(0),
      Q => ChipChangedInput_D(24)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(1),
      Q => ChipChangedInput_D(25)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(2),
      Q => ChipChangedInput_D(26)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(3),
      Q => ChipChangedInput_D(27)
    );
\ChipConfigReg_D_reg[GlobalShutter_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ChipConfig_DI[GlobalShutter_S]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => ChipChangedInput_D(2)
    );
\ChipConfigReg_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ChipConfig_DI[ResetCalibNeuron_S]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => ChipChangedInput_D(7)
    );
\ChipConfigReg_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ChipConfig_DI[ResetTestPixel_S]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => ChipChangedInput_D(5)
    );
\ChipConfigReg_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \ChipConfig_DI[SelectGrayCounter_S]\,
      Q => ChipChangedInput_D(0)
    );
\ChipConfigReg_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \ChipConfig_DI[TestADC_S]\,
      Q => ChipChangedInput_D(1)
    );
\ChipConfigReg_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \ChipConfig_DI[TypeNCalibNeuron_S]\,
      Q => ChipChangedInput_D(6)
    );
\ChipConfigReg_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \ChipConfig_DI[UseAOut_S]\,
      Q => ChipChangedInput_D(3)
    );
\FSM_onehot_State_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_2_n_0,
      I1 => ChipBiasAddrSelect_SBO_i_3_n_0,
      I2 => ChipBiasAddrSelect_SBO_i_4_n_0,
      I3 => ChipBiasAddrSelect_SBO_i_5_n_0,
      I4 => \FSM_onehot_State_DP[0]_i_2_n_0\,
      I5 => \FSM_onehot_State_DP[3]_i_3_n_0\,
      O => \FSM_onehot_State_DP[0]_i_1_n_0\
    );
\FSM_onehot_State_DP[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I2 => Bias1Sent_S,
      I3 => Bias0Sent_S,
      O => \FSM_onehot_State_DP[0]_i_2_n_0\
    );
\FSM_onehot_State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_2_n_0\,
      I1 => ChipSent_S,
      I2 => \FSM_onehot_State_DP[3]_i_3_n_0\,
      I3 => Bias35Sent_S,
      I4 => Bias36Sent_S,
      I5 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => \FSM_onehot_State_DP[2]_i_1_n_0\
    );
\FSM_onehot_State_DP[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I1 => biasAddrSR_n_4,
      O => \FSM_onehot_State_DP[34]_i_1_n_0\
    );
\FSM_onehot_State_DP[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I1 => \FSM_onehot_State_DP[37]_i_2_n_0\,
      I2 => Bias0Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I4 => \FSM_onehot_State_DP[35]_i_2_n_0\,
      I5 => \FSM_onehot_State_DP[37]_i_4_n_0\,
      O => \FSM_onehot_State_DP[35]_i_1_n_0\
    );
\FSM_onehot_State_DP[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias1Sent_S,
      I1 => Bias2Sent_S,
      I2 => Bias3Sent_S,
      I3 => Bias4Sent_S,
      O => \FSM_onehot_State_DP[35]_i_2_n_0\
    );
\FSM_onehot_State_DP[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => biasAddrSR_n_4,
      I1 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      O => \FSM_onehot_State_DP[36]_i_1_n_0\
    );
\FSM_onehot_State_DP[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I3 => \FSM_onehot_State_DP[37]_i_2_n_0\,
      I4 => \FSM_onehot_State_DP[37]_i_3_n_0\,
      I5 => \FSM_onehot_State_DP[37]_i_4_n_0\,
      O => \FSM_onehot_State_DP[37]_i_1_n_0\
    );
\FSM_onehot_State_DP[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Bias8Sent_S,
      I1 => Bias9Sent_S,
      I2 => Bias10Sent_S,
      I3 => Bias11Sent_S,
      I4 => biasAddrSR_n_2,
      O => \FSM_onehot_State_DP[37]_i_2_n_0\
    );
\FSM_onehot_State_DP[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Bias4Sent_S,
      I1 => Bias3Sent_S,
      I2 => Bias2Sent_S,
      I3 => Bias1Sent_S,
      I4 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I5 => Bias0Sent_S,
      O => \FSM_onehot_State_DP[37]_i_3_n_0\
    );
\FSM_onehot_State_DP[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => biasAddrSR_n_3,
      I1 => Bias35Sent_S,
      I2 => Bias36Sent_S,
      I3 => Bias34Sent_S,
      O => \FSM_onehot_State_DP[37]_i_4_n_0\
    );
\FSM_onehot_State_DP[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => biasAddrSR_n_4,
      I1 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      O => \FSM_onehot_State_DP[38]_i_1_n_0\
    );
\FSM_onehot_State_DP[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_9_n_0\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      I3 => \FSM_onehot_State_DP[40]_i_11_n_0\,
      O => \FSM_onehot_State_DP[39]_i_1_n_0\
    );
\FSM_onehot_State_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_2_n_0\,
      I1 => ChipSent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I3 => \FSM_onehot_State_DP[3]_i_3_n_0\,
      I4 => \FSM_onehot_State_DP[3]_i_4_n_0\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => \FSM_onehot_State_DP[3]_i_1_n_0\
    );
\FSM_onehot_State_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_4_n_0,
      I1 => Bias0Sent_S,
      I2 => Bias1Sent_S,
      I3 => \FSM_onehot_State_DP[3]_i_5_n_0\,
      I4 => ChipBiasAddrSelect_SBO_i_2_n_0,
      I5 => ChipBiasAddrSelect_SBO_i_9_n_0,
      O => \FSM_onehot_State_DP[3]_i_2_n_0\
    );
\FSM_onehot_State_DP[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      O => \FSM_onehot_State_DP[3]_i_3_n_0\
    );
\FSM_onehot_State_DP[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias35Sent_S,
      I1 => Bias36Sent_S,
      O => \FSM_onehot_State_DP[3]_i_4_n_0\
    );
\FSM_onehot_State_DP[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      O => \FSM_onehot_State_DP[3]_i_5_n_0\
    );
\FSM_onehot_State_DP[40]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I4 => ChipSent_S,
      I5 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      O => \FSM_onehot_State_DP[40]_i_10_n_0\
    );
\FSM_onehot_State_DP[40]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I1 => Bias34Sent_S,
      I2 => Bias36Sent_S,
      I3 => Bias35Sent_S,
      I4 => biasAddrSR_n_3,
      O => \FSM_onehot_State_DP[40]_i_11_n_0\
    );
\FSM_onehot_State_DP[40]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I1 => Bias36Sent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      O => \FSM_onehot_State_DP[40]_i_12_n_0\
    );
\FSM_onehot_State_DP[40]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP[5]_i_3_n_0\,
      I1 => \FSM_onehot_State_DP[40]_i_25_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      O => \FSM_onehot_State_DP[40]_i_14_n_0\
    );
\FSM_onehot_State_DP[40]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => biasAddrSR_n_10,
      I1 => \FSM_onehot_State_DP[40]_i_26_n_0\,
      I2 => biasAddrSR_n_9,
      I3 => \FSM_onehot_State_DP[40]_i_27_n_0\,
      I4 => \FSM_onehot_State_DP[40]_i_28_n_0\,
      I5 => biasAddrSR_n_7,
      O => \FSM_onehot_State_DP[40]_i_15_n_0\
    );
\FSM_onehot_State_DP[40]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias1Sent_S,
      I1 => ChipBiasAddrSelect_SBO_i_4_n_0,
      I2 => Bias0Sent_S,
      I3 => Bias15Sent_S,
      I4 => Bias16Sent_S,
      I5 => biasAddrSR_n_9,
      O => \FSM_onehot_State_DP[40]_i_16_n_0\
    );
\FSM_onehot_State_DP[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_9_n_0\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[38]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[37]\,
      I3 => \FSM_onehot_State_DP[40]_i_10_n_0\,
      I4 => \FSM_onehot_State_DP[40]_i_11_n_0\,
      O => \FSM_onehot_State_DP[40]_i_2_n_0\
    );
\FSM_onehot_State_DP[40]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      O => \FSM_onehot_State_DP[40]_i_25_n_0\
    );
\FSM_onehot_State_DP[40]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias15Sent_S,
      I1 => Bias16Sent_S,
      O => \FSM_onehot_State_DP[40]_i_26_n_0\
    );
\FSM_onehot_State_DP[40]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias17Sent_S,
      I1 => Bias18Sent_S,
      O => \FSM_onehot_State_DP[40]_i_27_n_0\
    );
\FSM_onehot_State_DP[40]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias26Sent_S,
      I1 => Bias25Sent_S,
      I2 => Bias20Sent_S,
      I3 => Bias19Sent_S,
      O => \FSM_onehot_State_DP[40]_i_28_n_0\
    );
\FSM_onehot_State_DP[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP[40]_i_16_n_0\,
      I1 => Bias36Sent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[39]\,
      I5 => ChipBiasAddrSelect_SBO_i_9_n_0,
      O => \FSM_onehot_State_DP[40]_i_5_n_0\
    );
\FSM_onehot_State_DP[40]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[36]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      I2 => Bias0Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I4 => ChipBiasLatch_SBO_i_2_n_0,
      O => \FSM_onehot_State_DP[40]_i_9_n_0\
    );
\FSM_onehot_State_DP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => biasAddrSR_n_6,
      I1 => \FSM_onehot_State_DP[5]_i_3_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => ChipBiasClock_CBO_i_2_n_0,
      I4 => \FSM_onehot_State_DP[5]_i_4_n_0\,
      O => \FSM_onehot_State_DP[4]_i_1_n_0\
    );
\FSM_onehot_State_DP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => biasAddrSR_n_6,
      I1 => \FSM_onehot_State_DP[5]_i_3_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I3 => ChipBiasAddrSelect_SBO_i_3_n_0,
      I4 => \FSM_onehot_State_DP[5]_i_4_n_0\,
      O => \FSM_onehot_State_DP[5]_i_1_n_0\
    );
\FSM_onehot_State_DP[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias34Sent_S,
      I1 => Bias27Sent_S,
      I2 => Bias36Sent_S,
      I3 => Bias35Sent_S,
      O => \FSM_onehot_State_DP[5]_i_3_n_0\
    );
\FSM_onehot_State_DP[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => biasAddrSR_n_5,
      I1 => \FSM_onehot_State_DP[3]_i_3_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[34]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[35]\,
      O => \FSM_onehot_State_DP[5]_i_4_n_0\
    );
\FSM_onehot_State_DP_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      D => \FSM_onehot_State_DP[0]_i_1_n_0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(1),
      Q => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
\FSM_onehot_State_DP_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias27Change_n_4,
      Q => Bias26Sent_S
    );
\FSM_onehot_State_DP_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias25Change_n_2,
      Q => Bias25Sent_S
    );
\FSM_onehot_State_DP_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias27Change_n_3,
      Q => Bias24Sent_S
    );
\FSM_onehot_State_DP_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias25Change_n_1,
      Q => Bias23Sent_S
    );
\FSM_onehot_State_DP_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias23Change_n_5,
      Q => Bias22Sent_S
    );
\FSM_onehot_State_DP_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias23Change_n_4,
      Q => Bias21Sent_S
    );
\FSM_onehot_State_DP_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias27Change_n_2,
      Q => Bias20Sent_S
    );
\FSM_onehot_State_DP_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias23Change_n_3,
      Q => Bias19Sent_S
    );
\FSM_onehot_State_DP_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias23Change_n_2,
      Q => Bias18Sent_S
    );
\FSM_onehot_State_DP_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectChipChange_n_3,
      Q => Bias17Sent_S
    );
\FSM_onehot_State_DP_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectChipChange_n_5,
      Q => ChipSent_S
    );
\FSM_onehot_State_DP_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectChipChange_n_2,
      Q => Bias16Sent_S
    );
\FSM_onehot_State_DP_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias23Change_n_1,
      Q => Bias15Sent_S
    );
\FSM_onehot_State_DP_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias22Change_n_4,
      Q => Bias14Sent_S
    );
\FSM_onehot_State_DP_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectChipChange_n_1,
      Q => Bias13Sent_S
    );
\FSM_onehot_State_DP_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias27Change_n_1,
      Q => Bias12Sent_S
    );
\FSM_onehot_State_DP_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias22Change_n_3,
      Q => Bias11Sent_S
    );
\FSM_onehot_State_DP_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias10Change_n_1,
      Q => Bias10Sent_S
    );
\FSM_onehot_State_DP_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias19Change_n_4,
      Q => Bias9Sent_S
    );
\FSM_onehot_State_DP_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias19Change_n_3,
      Q => Bias8Sent_S
    );
\FSM_onehot_State_DP_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias22Change_n_2,
      Q => Bias4Sent_S
    );
\FSM_onehot_State_DP_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[2]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[2]\
    );
\FSM_onehot_State_DP_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias22Change_n_1,
      Q => Bias3Sent_S
    );
\FSM_onehot_State_DP_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias19Change_n_2,
      Q => Bias2Sent_S
    );
\FSM_onehot_State_DP_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias19Change_n_1,
      Q => Bias1Sent_S
    );
\FSM_onehot_State_DP_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias11Change_n_1,
      Q => Bias0Sent_S
    );
\FSM_onehot_State_DP_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[34]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[34]\
    );
\FSM_onehot_State_DP_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[35]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[35]\
    );
\FSM_onehot_State_DP_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[36]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[36]\
    );
\FSM_onehot_State_DP_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[37]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[37]\
    );
\FSM_onehot_State_DP_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[38]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[38]\
    );
\FSM_onehot_State_DP_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[39]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[39]\
    );
\FSM_onehot_State_DP_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[3]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
\FSM_onehot_State_DP_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[40]_i_2_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[40]\
    );
\FSM_onehot_State_DP_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[4]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[4]\
    );
\FSM_onehot_State_DP_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \FSM_onehot_State_DP[5]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[5]\
    );
\FSM_onehot_State_DP_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias36Change_n_5,
      Q => Bias36Sent_S
    );
\FSM_onehot_State_DP_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectChipChange_n_4,
      Q => Bias35Sent_S
    );
\FSM_onehot_State_DP_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias34Change_n_1,
      Q => Bias34Sent_S
    );
\FSM_onehot_State_DP_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_59,
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => detectBias35Change_n_1,
      Q => Bias27Sent_S
    );
biasAddrSR: entity work.brd_testAERDVSSM_0_0_ShiftRegister_35
     port map (
      D(0) => ShiftReg_DN(0),
      E(0) => waitCyclesCounter_n_79,
      \FSM_onehot_State_DP_reg[35]\ => waitCyclesCounter_n_78,
      \FSM_onehot_State_DP_reg[5]\ => biasAddrSR_n_6,
      \FSM_onehot_State_DP_reg[5]_0\ => biasAddrSR_n_9,
      \FSM_onehot_State_DP_reg[5]_1\ => biasAddrSR_n_10,
      LogicClk_CI => LogicClk_CI,
      Q(0) => BiasAddrSROutput_D(7),
      \ShiftReg_DP_reg[0]_0\ => biasAddrSR_n_4,
      \ShiftReg_DP_reg[0]_1\ => biasAddrSR_n_5,
      \ShiftReg_DP_reg[0]_2\ => biasAddrSR_n_7,
      \ShiftReg_DP_reg[0]_3\ => biasAddrSR_n_11,
      \ShiftReg_DP_reg[0]_4\ => biasAddrSR_n_12,
      \ShiftReg_DP_reg[1]_0\ => biasAddrSR_n_0,
      \ShiftReg_DP_reg[2]_0\ => biasAddrSR_n_8,
      \ShiftReg_DP_reg[3]_0\ => biasAddrSR_n_1,
      \ShiftReg_DP_reg[3]_1\ => biasAddrSR_n_2,
      \ShiftReg_DP_reg[4]_0\ => biasAddrSR_n_3,
      \SyncSignalSyncFF_S_reg_rep__23\(0) => \SyncSignalSyncFF_S_reg_rep__23\(1),
      \SyncSignalSyncFF_S_reg_rep__31\(0) => \SyncSignalSyncFF_S_reg_rep__31\(1),
      \out\(27) => Bias0Sent_S,
      \out\(26) => Bias1Sent_S,
      \out\(25) => Bias2Sent_S,
      \out\(24) => Bias3Sent_S,
      \out\(23) => Bias4Sent_S,
      \out\(22) => Bias8Sent_S,
      \out\(21) => Bias9Sent_S,
      \out\(20) => Bias10Sent_S,
      \out\(19) => Bias11Sent_S,
      \out\(18) => Bias12Sent_S,
      \out\(17) => Bias13Sent_S,
      \out\(16) => Bias14Sent_S,
      \out\(15) => Bias15Sent_S,
      \out\(14) => Bias16Sent_S,
      \out\(13) => Bias17Sent_S,
      \out\(12) => Bias18Sent_S,
      \out\(11) => Bias19Sent_S,
      \out\(10) => Bias20Sent_S,
      \out\(9) => Bias21Sent_S,
      \out\(8) => Bias22Sent_S,
      \out\(7) => Bias23Sent_S,
      \out\(6) => Bias24Sent_S,
      \out\(5) => Bias25Sent_S,
      \out\(4) => Bias26Sent_S,
      \out\(3) => Bias27Sent_S,
      \out\(2) => Bias34Sent_S,
      \out\(1) => Bias35Sent_S,
      \out\(0) => Bias36Sent_S
    );
biasSR: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\
     port map (
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(14) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(13) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(12) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(11) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(10) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(9) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(8) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(7) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(6) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(5) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(4) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(3) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(2) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(1) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(0) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(14) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(13) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(12) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(11) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(10) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(9) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(8) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(7) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(6) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(5) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(4) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(3) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(2) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(1) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(0) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(14) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(13) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(12) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(11) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(10) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(9) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(8) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(7) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(6) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(5) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(4) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(3) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(2) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(1) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(0) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(14) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(13) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(12) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(11) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(10) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(9) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(8) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(7) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(6) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(5) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(4) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(3) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(2) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(1) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(0) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(7) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(6) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(5) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(4) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(3) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(2) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(1) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(0) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(8) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(7) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(6) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(5) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(4) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(3) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(2) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(1) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(0) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(8) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(7) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(6) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(5) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(4) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(3) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(2) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(1) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(0) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(8) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(7) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(6) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(5) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(4) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(3) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(2) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(1) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ApsCas_D][8]\(0) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(8) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(7) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(6) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(5) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(4) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(3) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(2) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(1) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(0) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(13) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(12) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(11) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(10) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(9) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(8) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(7) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(6) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(5) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(4) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(3) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(2) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(1) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(0) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(14) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(13) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(12) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(11) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(10) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(9) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(8) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(7) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(6) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(5) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(4) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(3) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(2) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(1) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(0) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(14) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(13) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(12) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(11) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(10) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(9) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(8) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(7) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(6) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(5) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(4) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(3) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(2) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(1) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ColSelLowBn_D][14]\(0) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(14) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(13) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(12) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(11) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(10) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(9) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(8) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(7) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(6) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(5) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(4) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(3) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(2) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(1) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(0) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(14) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(13) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(12) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(11) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(10) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(9) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(8) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(7) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(6) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(5) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(4) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(3) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(2) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(1) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(0) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(14) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(13) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(12) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(11) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(10) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(9) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(8) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(7) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(6) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(5) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(4) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(3) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(2) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(1) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(0) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(14) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(13) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(12) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(11) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(10) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(9) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(8) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(7) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(6) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(5) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(4) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(3) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(2) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(1) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(0) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(13) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(12) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(11) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(10) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(9) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(8) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(7) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(6) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(5) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(4) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(3) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(2) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(1) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(0) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(14) => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(13) => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(12) => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(11) => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(10) => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(9) => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(8) => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(7) => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(6) => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(5) => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(4) => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(3) => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(2) => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(1) => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(0) => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(14) => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(13) => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(12) => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(11) => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(10) => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(9) => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(8) => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(7) => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(6) => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(5) => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(4) => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(3) => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(2) => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(1) => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(0) => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(14) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(13) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(12) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(11) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(10) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(9) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(8) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(7) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(6) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(5) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(4) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(3) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(2) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(1) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(0) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(14) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(13) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(12) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(11) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(10) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(9) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(8) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(7) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(6) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(5) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(4) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(3) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(2) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(1) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(0) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(14) => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(13) => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(12) => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(11) => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(10) => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(9) => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(8) => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(7) => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(6) => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(5) => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(4) => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(3) => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(2) => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(1) => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(0) => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(14) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(13) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(12) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(11) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(10) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(9) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(8) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(7) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(6) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(5) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(4) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(3) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(2) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(1) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(0) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(13) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(12) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(11) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(10) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(9) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(8) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(7) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(6) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(5) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(4) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(3) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(2) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(1) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(0) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(14) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(13) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(12) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(11) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(10) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(9) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(8) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(7) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(6) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(5) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(4) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(3) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(2) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(1) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(0) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(14) => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(13) => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(12) => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(11) => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(10) => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(9) => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(8) => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(7) => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(6) => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(5) => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(4) => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(3) => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(2) => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(1) => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\,
      \BiasConfigReg_D_reg[SSN_D][14]\(0) => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(14) => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(13) => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(12) => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(11) => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(10) => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(9) => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(8) => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(7) => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(6) => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(5) => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(4) => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(3) => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(2) => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(1) => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\,
      \BiasConfigReg_D_reg[SSP_D][14]\(0) => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\,
      ChipBiasBitIn_DO_reg(15) => BiasSROutput_D(15),
      ChipBiasBitIn_DO_reg(14) => biasSR_n_55,
      ChipBiasBitIn_DO_reg(13) => biasSR_n_56,
      ChipBiasBitIn_DO_reg(12) => biasSR_n_57,
      ChipBiasBitIn_DO_reg(11) => biasSR_n_58,
      ChipBiasBitIn_DO_reg(10) => biasSR_n_59,
      ChipBiasBitIn_DO_reg(9) => biasSR_n_60,
      ChipBiasBitIn_DO_reg(8) => biasSR_n_61,
      ChipBiasBitIn_DO_reg(7) => biasSR_n_62,
      ChipBiasBitIn_DO_reg(6) => biasSR_n_63,
      ChipBiasBitIn_DO_reg(5) => biasSR_n_64,
      ChipBiasBitIn_DO_reg(4) => biasSR_n_65,
      ChipBiasBitIn_DO_reg(3) => biasSR_n_66,
      ChipBiasBitIn_DO_reg(2) => biasSR_n_67,
      ChipBiasBitIn_DO_reg(1) => biasSR_n_68,
      ChipBiasBitIn_DO_reg(0) => biasSR_n_69,
      D(15 downto 0) => ShiftReg_DN_0(15 downto 0),
      E(0) => waitCyclesCounter_n_0,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\,
      \ShiftReg_DP_reg[0]_0\ => biasSR_n_50,
      \ShiftReg_DP_reg[0]_1\ => biasSR_n_51,
      \ShiftReg_DP_reg[0]_2\ => biasSR_n_52,
      \ShiftReg_DP_reg[0]_3\ => biasSR_n_53,
      \ShiftReg_DP_reg[10]_0\ => biasSR_n_15,
      \ShiftReg_DP_reg[10]_1\ => biasSR_n_16,
      \ShiftReg_DP_reg[10]_2\ => biasSR_n_17,
      \ShiftReg_DP_reg[11]_0\ => biasSR_n_12,
      \ShiftReg_DP_reg[11]_1\ => biasSR_n_13,
      \ShiftReg_DP_reg[11]_2\ => biasSR_n_14,
      \ShiftReg_DP_reg[12]_0\ => biasSR_n_8,
      \ShiftReg_DP_reg[12]_1\ => biasSR_n_9,
      \ShiftReg_DP_reg[12]_2\ => biasSR_n_10,
      \ShiftReg_DP_reg[12]_3\ => biasSR_n_11,
      \ShiftReg_DP_reg[13]_0\ => biasSR_n_4,
      \ShiftReg_DP_reg[13]_1\ => biasSR_n_5,
      \ShiftReg_DP_reg[13]_2\ => biasSR_n_6,
      \ShiftReg_DP_reg[13]_3\ => biasSR_n_7,
      \ShiftReg_DP_reg[14]_0\ => biasSR_n_0,
      \ShiftReg_DP_reg[14]_1\ => biasSR_n_1,
      \ShiftReg_DP_reg[14]_2\ => biasSR_n_2,
      \ShiftReg_DP_reg[14]_3\ => biasSR_n_3,
      \ShiftReg_DP_reg[1]_0\ => biasSR_n_46,
      \ShiftReg_DP_reg[1]_1\ => biasSR_n_47,
      \ShiftReg_DP_reg[1]_2\ => biasSR_n_48,
      \ShiftReg_DP_reg[1]_3\ => biasSR_n_49,
      \ShiftReg_DP_reg[2]_0\ => biasSR_n_42,
      \ShiftReg_DP_reg[2]_1\ => biasSR_n_43,
      \ShiftReg_DP_reg[2]_2\ => biasSR_n_44,
      \ShiftReg_DP_reg[2]_3\ => biasSR_n_45,
      \ShiftReg_DP_reg[3]_0\ => biasSR_n_38,
      \ShiftReg_DP_reg[3]_1\ => biasSR_n_39,
      \ShiftReg_DP_reg[3]_2\ => biasSR_n_40,
      \ShiftReg_DP_reg[3]_3\ => biasSR_n_41,
      \ShiftReg_DP_reg[4]_0\ => biasSR_n_34,
      \ShiftReg_DP_reg[4]_1\ => biasSR_n_35,
      \ShiftReg_DP_reg[4]_2\ => biasSR_n_36,
      \ShiftReg_DP_reg[4]_3\ => biasSR_n_37,
      \ShiftReg_DP_reg[5]_0\ => biasSR_n_30,
      \ShiftReg_DP_reg[5]_1\ => biasSR_n_31,
      \ShiftReg_DP_reg[5]_2\ => biasSR_n_32,
      \ShiftReg_DP_reg[5]_3\ => biasSR_n_33,
      \ShiftReg_DP_reg[6]_0\ => biasSR_n_27,
      \ShiftReg_DP_reg[6]_1\ => biasSR_n_28,
      \ShiftReg_DP_reg[6]_2\ => biasSR_n_29,
      \ShiftReg_DP_reg[7]_0\ => biasSR_n_24,
      \ShiftReg_DP_reg[7]_1\ => biasSR_n_25,
      \ShiftReg_DP_reg[7]_2\ => biasSR_n_26,
      \ShiftReg_DP_reg[8]_0\ => biasSR_n_21,
      \ShiftReg_DP_reg[8]_1\ => biasSR_n_22,
      \ShiftReg_DP_reg[8]_2\ => biasSR_n_23,
      \ShiftReg_DP_reg[9]_0\ => biasSR_n_18,
      \ShiftReg_DP_reg[9]_1\ => biasSR_n_19,
      \ShiftReg_DP_reg[9]_2\ => biasSR_n_20,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0),
      \SyncSignalSyncFF_S_reg_rep__31\(0) => \SyncSignalSyncFF_S_reg_rep__31\(1),
      \out\(27) => Bias0Sent_S,
      \out\(26) => Bias1Sent_S,
      \out\(25) => Bias2Sent_S,
      \out\(24) => Bias3Sent_S,
      \out\(23) => Bias4Sent_S,
      \out\(22) => Bias8Sent_S,
      \out\(21) => Bias9Sent_S,
      \out\(20) => Bias10Sent_S,
      \out\(19) => Bias11Sent_S,
      \out\(18) => Bias12Sent_S,
      \out\(17) => Bias13Sent_S,
      \out\(16) => Bias14Sent_S,
      \out\(15) => Bias15Sent_S,
      \out\(14) => Bias16Sent_S,
      \out\(13) => Bias17Sent_S,
      \out\(12) => Bias18Sent_S,
      \out\(11) => Bias19Sent_S,
      \out\(10) => Bias20Sent_S,
      \out\(9) => Bias21Sent_S,
      \out\(8) => Bias22Sent_S,
      \out\(7) => Bias23Sent_S,
      \out\(6) => Bias24Sent_S,
      \out\(5) => Bias25Sent_S,
      \out\(4) => Bias26Sent_S,
      \out\(3) => Bias27Sent_S,
      \out\(2) => Bias34Sent_S,
      \out\(1) => Bias35Sent_S,
      \out\(0) => Bias36Sent_S
    );
chipSR: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\
     port map (
      ChipBiasBitInReg_D => ChipBiasBitInReg_D,
      D(55 downto 0) => ShiftReg_DN_1(55 downto 0),
      E(0) => waitCyclesCounter_n_80,
      LogicClk_CI => LogicClk_CI,
      Q(0) => BiasAddrSROutput_D(7),
      \ShiftReg_DP_reg[15]_0\(0) => BiasSROutput_D(15),
      \ShiftReg_DP_reg[55]_0\(54) => chipSR_n_1,
      \ShiftReg_DP_reg[55]_0\(53) => chipSR_n_2,
      \ShiftReg_DP_reg[55]_0\(52) => chipSR_n_3,
      \ShiftReg_DP_reg[55]_0\(51) => chipSR_n_4,
      \ShiftReg_DP_reg[55]_0\(50) => chipSR_n_5,
      \ShiftReg_DP_reg[55]_0\(49) => chipSR_n_6,
      \ShiftReg_DP_reg[55]_0\(48) => chipSR_n_7,
      \ShiftReg_DP_reg[55]_0\(47) => chipSR_n_8,
      \ShiftReg_DP_reg[55]_0\(46) => chipSR_n_9,
      \ShiftReg_DP_reg[55]_0\(45) => chipSR_n_10,
      \ShiftReg_DP_reg[55]_0\(44) => chipSR_n_11,
      \ShiftReg_DP_reg[55]_0\(43) => chipSR_n_12,
      \ShiftReg_DP_reg[55]_0\(42) => chipSR_n_13,
      \ShiftReg_DP_reg[55]_0\(41) => chipSR_n_14,
      \ShiftReg_DP_reg[55]_0\(40) => chipSR_n_15,
      \ShiftReg_DP_reg[55]_0\(39) => chipSR_n_16,
      \ShiftReg_DP_reg[55]_0\(38) => chipSR_n_17,
      \ShiftReg_DP_reg[55]_0\(37) => chipSR_n_18,
      \ShiftReg_DP_reg[55]_0\(36) => chipSR_n_19,
      \ShiftReg_DP_reg[55]_0\(35) => chipSR_n_20,
      \ShiftReg_DP_reg[55]_0\(34) => chipSR_n_21,
      \ShiftReg_DP_reg[55]_0\(33) => chipSR_n_22,
      \ShiftReg_DP_reg[55]_0\(32) => chipSR_n_23,
      \ShiftReg_DP_reg[55]_0\(31) => chipSR_n_24,
      \ShiftReg_DP_reg[55]_0\(30) => chipSR_n_25,
      \ShiftReg_DP_reg[55]_0\(29) => chipSR_n_26,
      \ShiftReg_DP_reg[55]_0\(28) => chipSR_n_27,
      \ShiftReg_DP_reg[55]_0\(27) => chipSR_n_28,
      \ShiftReg_DP_reg[55]_0\(26) => chipSR_n_29,
      \ShiftReg_DP_reg[55]_0\(25) => chipSR_n_30,
      \ShiftReg_DP_reg[55]_0\(24) => chipSR_n_31,
      \ShiftReg_DP_reg[55]_0\(23) => chipSR_n_32,
      \ShiftReg_DP_reg[55]_0\(22) => chipSR_n_33,
      \ShiftReg_DP_reg[55]_0\(21) => chipSR_n_34,
      \ShiftReg_DP_reg[55]_0\(20) => chipSR_n_35,
      \ShiftReg_DP_reg[55]_0\(19) => chipSR_n_36,
      \ShiftReg_DP_reg[55]_0\(18) => chipSR_n_37,
      \ShiftReg_DP_reg[55]_0\(17) => chipSR_n_38,
      \ShiftReg_DP_reg[55]_0\(16) => chipSR_n_39,
      \ShiftReg_DP_reg[55]_0\(15) => chipSR_n_40,
      \ShiftReg_DP_reg[55]_0\(14) => chipSR_n_41,
      \ShiftReg_DP_reg[55]_0\(13) => chipSR_n_42,
      \ShiftReg_DP_reg[55]_0\(12) => chipSR_n_43,
      \ShiftReg_DP_reg[55]_0\(11) => chipSR_n_44,
      \ShiftReg_DP_reg[55]_0\(10) => chipSR_n_45,
      \ShiftReg_DP_reg[55]_0\(9) => chipSR_n_46,
      \ShiftReg_DP_reg[55]_0\(8) => chipSR_n_47,
      \ShiftReg_DP_reg[55]_0\(7) => chipSR_n_48,
      \ShiftReg_DP_reg[55]_0\(6) => chipSR_n_49,
      \ShiftReg_DP_reg[55]_0\(5) => chipSR_n_50,
      \ShiftReg_DP_reg[55]_0\(4) => chipSR_n_51,
      \ShiftReg_DP_reg[55]_0\(3) => chipSR_n_52,
      \ShiftReg_DP_reg[55]_0\(2) => chipSR_n_53,
      \ShiftReg_DP_reg[55]_0\(1) => chipSR_n_54,
      \ShiftReg_DP_reg[55]_0\(0) => chipSR_n_55,
      \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0),
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[38]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[35]\,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
detectBias0Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\
     port map (
      Bias0Changed_S => Bias0Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0]\,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias0Sent_S
    );
detectBias10Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_36
     port map (
      AR(0) => AR(1),
      Bias10Changed_S => Bias10Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      D(0) => detectBias10Change_n_1,
      \FSM_onehot_State_DP_reg[32]\ => detectBias10Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias22Change_n_5,
      Q(14) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias10Sent_S
    );
detectBias11Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_37
     port map (
      AR(0) => AR(1),
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias11Change_n_1,
      \FSM_onehot_State_DP_reg[33]\ => detectBias11Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias19Change_n_5,
      Q(14) => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(1) => Bias11Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias12Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_38
     port map (
      AR(0) => AR(1),
      Bias12Changed_S => Bias12Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias12Sent_S
    );
detectBias13Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_39
     port map (
      AR(0) => AR(1),
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      \FSM_onehot_State_DP_reg[30]\ => detectBias13Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias13Sent_S
    );
detectBias14Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_40
     port map (
      AR(0) => AR(1),
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      \FSM_onehot_State_DP_reg[24]\ => detectBias14Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias14Sent_S
    );
detectBias15Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_41
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      Bias15Changed_S => Bias15Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias15Sent_S
    );
detectBias16Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_42
     port map (
      AR(0) => AR(0),
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias16Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias19Change_n_7,
      Q(14) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias16Sent_S
    );
detectBias17Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_43
     port map (
      AR(0) => AR(0),
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      \FSM_onehot_State_DP_reg[21]\ => detectBias17Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias17Sent_S
    );
detectBias18Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_44
     port map (
      AR(0) => AR(0),
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      \FSM_onehot_State_DP_reg[23]\ => detectBias18Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias18Sent_S
    );
detectBias19Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_45
     port map (
      AR(0) => AR(0),
      Bias0Changed_S => Bias0Changed_S,
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(3) => detectBias19Change_n_1,
      D(2) => detectBias19Change_n_2,
      D(1) => detectBias19Change_n_3,
      D(0) => detectBias19Change_n_4,
      \FSM_onehot_State_DP_reg[0]\ => detectBias19Change_n_7,
      \FSM_onehot_State_DP_reg[0]_0\ => detectChipChange_n_7,
      \FSM_onehot_State_DP_reg[24]\ => detectBias19Change_n_6,
      \FSM_onehot_State_DP_reg[32]\ => detectBias19Change_n_5,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_4,
      Memory_SP_reg_0 => detectBias11Change_n_2,
      Memory_SP_reg_1 => detectBias10Change_n_2,
      Memory_SP_reg_2 => detectBias4Change_n_1,
      Memory_SP_reg_3 => detectBias26Change_n_1,
      Memory_SP_reg_4 => detectBias22Change_n_7,
      Q(14) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(1) => Bias19Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias1Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46\
     port map (
      Bias1Changed_S => Bias1Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ApsCas_D_n_0_][0]\,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias1Sent_S
    );
detectBias20Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_47
     port map (
      AR(0) => AR(0),
      Bias20Changed_S => Bias20Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias20Sent_S
    );
detectBias21Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_48
     port map (
      AR(0) => AR(0),
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      \FSM_onehot_State_DP_reg[18]\ => detectBias21Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias21Sent_S
    );
detectBias22Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_49
     port map (
      AR(0) => AR(0),
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(3) => detectBias22Change_n_1,
      D(2) => detectBias22Change_n_2,
      D(1) => detectBias22Change_n_3,
      D(0) => detectBias22Change_n_4,
      \FSM_onehot_State_DP_reg[0]\ => detectChipChange_n_7,
      \FSM_onehot_State_DP_reg[16]\ => detectBias22Change_n_7,
      \FSM_onehot_State_DP_reg[21]\ => detectBias22Change_n_6,
      \FSM_onehot_State_DP_reg[30]\ => detectBias22Change_n_5,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_2,
      Memory_SP_reg_0 => detectBias36Change_n_1,
      Memory_SP_reg_1 => detectBias13Change_n_1,
      Q(14) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(1) => Bias22Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias23Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_50
     port map (
      AR(0) => AR(0),
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(4) => detectBias23Change_n_1,
      D(3) => detectBias23Change_n_2,
      D(2) => detectBias23Change_n_3,
      D(1) => detectBias23Change_n_4,
      D(0) => detectBias23Change_n_5,
      \FSM_onehot_State_DP_reg[0]\ => detectBias23Change_n_6,
      \FSM_onehot_State_DP_reg[0]_0\ => detectChipChange_n_7,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias21Change_n_1,
      Memory_SP_reg_0 => detectBias17Change_n_1,
      Memory_SP_reg_1 => detectBias22Change_n_6,
      Memory_SP_reg_2 => detectBias36Change_n_2,
      Q(14) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias23Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias24Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_51
     port map (
      Bias24Changed_S => Bias24Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(0) => Bias24Sent_S
    );
detectBias25Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_52
     port map (
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(1) => detectBias25Change_n_1,
      D(0) => detectBias25Change_n_2,
      \FSM_onehot_State_DP_reg[0]\ => detectChipChange_n_7,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_2,
      Q(14) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias25Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias26Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_53
     port map (
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      \FSM_onehot_State_DP_reg[23]\ => detectBias26Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(0) => Bias26Sent_S
    );
detectBias27Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_54
     port map (
      Bias12Changed_S => Bias12Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(3) => detectBias27Change_n_1,
      D(2) => detectBias27Change_n_2,
      D(1) => detectBias27Change_n_3,
      D(0) => detectBias27Change_n_4,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias22Change_n_7,
      Memory_SP_reg_0 => detectBias14Change_n_1,
      Memory_SP_reg_1 => detectBias19Change_n_6,
      Memory_SP_reg_2 => detectChipChange_n_6,
      Memory_SP_reg_3 => detectBias35Change_n_2,
      Q(14) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias27Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias2Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\
     port map (
      Bias2Changed_S => Bias2Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias2Sent_S
    );
detectBias34Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_56
     port map (
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias34Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias34Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias35Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\
     port map (
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias35Change_n_1,
      \FSM_onehot_State_DP_reg[10]\ => detectBias35Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Q(15) => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\,
      Q(14) => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__29\(0) => \SyncSignalSyncFF_S_reg_rep__28\(0),
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias35Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias36Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_57\
     port map (
      Bias11Changed_S => Bias11Changed_S,
      Bias12Changed_S => Bias12Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias36Change_n_5,
      \FSM_onehot_State_DP_reg[0]\ => detectBias36Change_n_3,
      \FSM_onehot_State_DP_reg[11]\ => detectBias36Change_n_2,
      \FSM_onehot_State_DP_reg[30]\ => detectBias36Change_n_1,
      \FSM_onehot_State_DP_reg[32]\ => detectBias36Change_n_4,
      LogicClk_CI => LogicClk_CI,
      Q(15) => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\,
      Q(14) => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__29\(0) => \SyncSignalSyncFF_S_reg_rep__28\(0),
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => Bias36Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias3Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_58\
     port map (
      AR(0) => AR(1),
      Bias3Changed_S => Bias3Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias3Sent_S
    );
detectBias4Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_59\
     port map (
      AR(0) => AR(1),
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      \FSM_onehot_State_DP_reg[32]\ => detectBias4Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias4Sent_S
    );
detectBias8Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_60
     port map (
      AR(0) => AR(1),
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias8Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias16Change_n_1,
      Memory_SP_reg_0 => detectBias10Change_n_2,
      Memory_SP_reg_1 => detectBias36Change_n_3,
      Memory_SP_reg_2 => detectBias17Change_n_1,
      Memory_SP_reg_3 => detectBias23Change_n_6,
      Memory_SP_reg_4 => detectBias21Change_n_1,
      Q(14) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(2) => Bias8Sent_S,
      \out\(1) => ChipSent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias9Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_61
     port map (
      AR(0) => AR(1),
      Bias9Changed_S => Bias9Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__30\(0) => \SyncSignalSyncFF_S_reg_rep__31\(0),
      \out\(0) => Bias9Sent_S
    );
detectChipChange: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias21Changed_S => Bias21Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(39 downto 0) => ChipChangedInput_D(39 downto 0),
      \FSM_onehot_State_DP_reg[12]\ => detectChipChange_n_6,
      \FSM_onehot_State_DP_reg[13]\ => detectChipChange_n_7,
      \FSM_onehot_State_DP_reg[23]\(4) => detectChipChange_n_1,
      \FSM_onehot_State_DP_reg[23]\(3) => detectChipChange_n_2,
      \FSM_onehot_State_DP_reg[23]\(2) => detectChipChange_n_3,
      \FSM_onehot_State_DP_reg[23]\(1) => detectChipChange_n_4,
      \FSM_onehot_State_DP_reg[23]\(0) => detectChipChange_n_5,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias18Change_n_1,
      Memory_SP_reg_0 => detectBias26Change_n_1,
      \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \out\(1) => ChipSent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
sentBitsCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized1_62\
     port map (
      \Count_DP_reg[4]_0\ => sentBitsCounter_n_0,
      \Count_DP_reg[9]\ => waitCyclesCounter_n_1,
      \FSM_onehot_State_DP_reg[38]\ => waitCyclesCounter_n_60,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__31\(0) => \SyncSignalSyncFF_S_reg_rep__31\(1),
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[38]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[35]\,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
waitCyclesCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized2\
     port map (
      \BiasConfigReg_D_reg[AEPuXBp_D][10]\ => biasSR_n_17,
      \BiasConfigReg_D_reg[AEPuXBp_D][6]\ => biasSR_n_29,
      \BiasConfigReg_D_reg[AEPuXBp_D][8]\ => biasSR_n_23,
      \BiasConfigReg_D_reg[AdcCompBp_D][0]\ => biasSR_n_52,
      \BiasConfigReg_D_reg[AdcCompBp_D][10]\ => biasSR_n_16,
      \BiasConfigReg_D_reg[AdcCompBp_D][2]\ => biasSR_n_44,
      \BiasConfigReg_D_reg[AdcCompBp_D][6]\ => biasSR_n_28,
      \BiasConfigReg_D_reg[AdcCompBp_D][8]\ => biasSR_n_22,
      \BiasConfigReg_D_reg[AdcTestVoltage_D][2]\ => biasSR_n_42,
      \BiasConfigReg_D_reg[BiasBuffer_D][0]\ => biasSR_n_53,
      \BiasConfigReg_D_reg[BiasBuffer_D][12]\ => biasSR_n_3,
      \BiasConfigReg_D_reg[BiasBuffer_D][13]\ => biasSR_n_7,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\ => biasSR_n_11,
      \BiasConfigReg_D_reg[BiasBuffer_D][1]\ => biasSR_n_49,
      \BiasConfigReg_D_reg[BiasBuffer_D][4]\ => biasSR_n_37,
      \BiasConfigReg_D_reg[BiasBuffer_D][5]\ => biasSR_n_33,
      \BiasConfigReg_D_reg[IFThrBn_D][11]\ => biasSR_n_13,
      \BiasConfigReg_D_reg[IFThrBn_D][2]\ => biasSR_n_45,
      \BiasConfigReg_D_reg[IFThrBn_D][3]\ => biasSR_n_41,
      \BiasConfigReg_D_reg[IFThrBn_D][9]\ => biasSR_n_19,
      \BiasConfigReg_D_reg[LocalBufBn_D][10]\ => biasSR_n_15,
      \BiasConfigReg_D_reg[LocalBufBn_D][12]\ => biasSR_n_0,
      \BiasConfigReg_D_reg[LocalBufBn_D][4]\ => biasSR_n_34,
      \BiasConfigReg_D_reg[LocalBufBn_D][6]\ => biasSR_n_27,
      \BiasConfigReg_D_reg[LocalBufBn_D][8]\ => biasSR_n_21,
      \BiasConfigReg_D_reg[OffBn_D][0]\ => biasSR_n_51,
      \BiasConfigReg_D_reg[OffBn_D][13]\ => biasSR_n_5,
      \BiasConfigReg_D_reg[OffBn_D][14]\ => biasSR_n_9,
      \BiasConfigReg_D_reg[OffBn_D][1]\ => biasSR_n_47,
      \BiasConfigReg_D_reg[OffBn_D][5]\ => biasSR_n_31,
      \BiasConfigReg_D_reg[OnBn_D][11]\ => biasSR_n_12,
      \BiasConfigReg_D_reg[OnBn_D][3]\ => biasSR_n_39,
      \BiasConfigReg_D_reg[OnBn_D][9]\ => biasSR_n_18,
      \BiasConfigReg_D_reg[PrBp_D][7]\ => biasSR_n_24,
      \BiasConfigReg_D_reg[PrSFBp_D][3]\ => biasSR_n_40,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][11]\ => biasSR_n_14,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][7]\ => biasSR_n_25,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][9]\ => biasSR_n_20,
      \BiasConfigReg_D_reg[RefrBp_D][12]\ => biasSR_n_2,
      \BiasConfigReg_D_reg[RefrBp_D][13]\ => biasSR_n_6,
      \BiasConfigReg_D_reg[RefrBp_D][14]\ => biasSR_n_10,
      \BiasConfigReg_D_reg[RefrBp_D][1]\ => biasSR_n_48,
      \BiasConfigReg_D_reg[RefrBp_D][4]\ => biasSR_n_36,
      \BiasConfigReg_D_reg[RefrBp_D][5]\ => biasSR_n_32,
      \BiasConfigReg_D_reg[SSN_D][7]\ => biasSR_n_26,
      \BiasConfigReg_D_reg[SSP_D][15]\(0) => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\,
      ChipBiasClockReg_CB => ChipBiasClockReg_CB,
      \ChipConfigReg_D_reg[DigitalMux0_D][3]\(39 downto 0) => ChipChangedInput_D(39 downto 0),
      \Count_DP_reg[5]_0\ => waitCyclesCounter_n_1,
      \Count_DP_reg[5]_1\ => waitCyclesCounter_n_60,
      D(55 downto 0) => ShiftReg_DN_1(55 downto 0),
      E(0) => waitCyclesCounter_n_0,
      \FSM_onehot_State_DP_reg[0]\(0) => waitCyclesCounter_n_59,
      \FSM_onehot_State_DP_reg[0]_0\ => ChipBiasClock_CBO_i_2_n_0,
      \FSM_onehot_State_DP_reg[0]_1\ => detectBias8Change_n_1,
      \FSM_onehot_State_DP_reg[11]\ => ChipBiasClock_CBO_i_11_n_0,
      \FSM_onehot_State_DP_reg[15]\ => biasAddrSR_n_12,
      \FSM_onehot_State_DP_reg[19]\ => ChipBiasClock_CBO_i_5_n_0,
      \FSM_onehot_State_DP_reg[27]\ => ChipBiasAddrSelect_SBO_i_2_n_0,
      \FSM_onehot_State_DP_reg[28]\ => ChipBiasAddrSelect_SBO_i_4_n_0,
      \FSM_onehot_State_DP_reg[29]\ => ChipBiasLatch_SBO_i_2_n_0,
      \FSM_onehot_State_DP_reg[2]\ => \FSM_onehot_State_DP[40]_i_12_n_0\,
      \FSM_onehot_State_DP_reg[32]\ => biasSR_n_4,
      \FSM_onehot_State_DP_reg[32]_0\ => biasSR_n_8,
      \FSM_onehot_State_DP_reg[32]_1\ => biasSR_n_30,
      \FSM_onehot_State_DP_reg[32]_2\ => biasSR_n_38,
      \FSM_onehot_State_DP_reg[32]_3\ => biasSR_n_43,
      \FSM_onehot_State_DP_reg[33]\ => \FSM_onehot_State_DP[40]_i_15_n_0\,
      \FSM_onehot_State_DP_reg[33]_0\ => biasSR_n_1,
      \FSM_onehot_State_DP_reg[33]_1\ => biasSR_n_35,
      \FSM_onehot_State_DP_reg[33]_2\ => biasSR_n_46,
      \FSM_onehot_State_DP_reg[33]_3\ => biasSR_n_50,
      \FSM_onehot_State_DP_reg[36]\ => \FSM_onehot_State_DP[40]_i_14_n_0\,
      \FSM_onehot_State_DP_reg[38]\ => sentBitsCounter_n_0,
      \FSM_onehot_State_DP_reg[40]\ => ChipBiasClock_CBO_i_6_n_0,
      \FSM_onehot_State_DP_reg[6]\ => \FSM_onehot_State_DP[40]_i_5_n_0\,
      \FSM_onehot_State_DP_reg[7]\ => biasAddrSR_n_4,
      \FSM_onehot_State_DP_reg[7]_0\ => ChipBiasAddrSelect_SBO_i_5_n_0,
      \FSM_onehot_State_DP_reg[7]_1\ => biasAddrSR_n_11,
      \FSM_onehot_State_DP_reg[9]\ => biasAddrSR_n_3,
      LogicClk_CI => LogicClk_CI,
      Q(0) => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\,
      \ShiftReg_DP_reg[0]\(0) => ShiftReg_DN(0),
      \ShiftReg_DP_reg[0]_0\ => waitCyclesCounter_n_78,
      \ShiftReg_DP_reg[14]\(14) => biasSR_n_55,
      \ShiftReg_DP_reg[14]\(13) => biasSR_n_56,
      \ShiftReg_DP_reg[14]\(12) => biasSR_n_57,
      \ShiftReg_DP_reg[14]\(11) => biasSR_n_58,
      \ShiftReg_DP_reg[14]\(10) => biasSR_n_59,
      \ShiftReg_DP_reg[14]\(9) => biasSR_n_60,
      \ShiftReg_DP_reg[14]\(8) => biasSR_n_61,
      \ShiftReg_DP_reg[14]\(7) => biasSR_n_62,
      \ShiftReg_DP_reg[14]\(6) => biasSR_n_63,
      \ShiftReg_DP_reg[14]\(5) => biasSR_n_64,
      \ShiftReg_DP_reg[14]\(4) => biasSR_n_65,
      \ShiftReg_DP_reg[14]\(3) => biasSR_n_66,
      \ShiftReg_DP_reg[14]\(2) => biasSR_n_67,
      \ShiftReg_DP_reg[14]\(1) => biasSR_n_68,
      \ShiftReg_DP_reg[14]\(0) => biasSR_n_69,
      \ShiftReg_DP_reg[15]\(15 downto 0) => ShiftReg_DN_0(15 downto 0),
      \ShiftReg_DP_reg[54]\(54) => chipSR_n_1,
      \ShiftReg_DP_reg[54]\(53) => chipSR_n_2,
      \ShiftReg_DP_reg[54]\(52) => chipSR_n_3,
      \ShiftReg_DP_reg[54]\(51) => chipSR_n_4,
      \ShiftReg_DP_reg[54]\(50) => chipSR_n_5,
      \ShiftReg_DP_reg[54]\(49) => chipSR_n_6,
      \ShiftReg_DP_reg[54]\(48) => chipSR_n_7,
      \ShiftReg_DP_reg[54]\(47) => chipSR_n_8,
      \ShiftReg_DP_reg[54]\(46) => chipSR_n_9,
      \ShiftReg_DP_reg[54]\(45) => chipSR_n_10,
      \ShiftReg_DP_reg[54]\(44) => chipSR_n_11,
      \ShiftReg_DP_reg[54]\(43) => chipSR_n_12,
      \ShiftReg_DP_reg[54]\(42) => chipSR_n_13,
      \ShiftReg_DP_reg[54]\(41) => chipSR_n_14,
      \ShiftReg_DP_reg[54]\(40) => chipSR_n_15,
      \ShiftReg_DP_reg[54]\(39) => chipSR_n_16,
      \ShiftReg_DP_reg[54]\(38) => chipSR_n_17,
      \ShiftReg_DP_reg[54]\(37) => chipSR_n_18,
      \ShiftReg_DP_reg[54]\(36) => chipSR_n_19,
      \ShiftReg_DP_reg[54]\(35) => chipSR_n_20,
      \ShiftReg_DP_reg[54]\(34) => chipSR_n_21,
      \ShiftReg_DP_reg[54]\(33) => chipSR_n_22,
      \ShiftReg_DP_reg[54]\(32) => chipSR_n_23,
      \ShiftReg_DP_reg[54]\(31) => chipSR_n_24,
      \ShiftReg_DP_reg[54]\(30) => chipSR_n_25,
      \ShiftReg_DP_reg[54]\(29) => chipSR_n_26,
      \ShiftReg_DP_reg[54]\(28) => chipSR_n_27,
      \ShiftReg_DP_reg[54]\(27) => chipSR_n_28,
      \ShiftReg_DP_reg[54]\(26) => chipSR_n_29,
      \ShiftReg_DP_reg[54]\(25) => chipSR_n_30,
      \ShiftReg_DP_reg[54]\(24) => chipSR_n_31,
      \ShiftReg_DP_reg[54]\(23) => chipSR_n_32,
      \ShiftReg_DP_reg[54]\(22) => chipSR_n_33,
      \ShiftReg_DP_reg[54]\(21) => chipSR_n_34,
      \ShiftReg_DP_reg[54]\(20) => chipSR_n_35,
      \ShiftReg_DP_reg[54]\(19) => chipSR_n_36,
      \ShiftReg_DP_reg[54]\(18) => chipSR_n_37,
      \ShiftReg_DP_reg[54]\(17) => chipSR_n_38,
      \ShiftReg_DP_reg[54]\(16) => chipSR_n_39,
      \ShiftReg_DP_reg[54]\(15) => chipSR_n_40,
      \ShiftReg_DP_reg[54]\(14) => chipSR_n_41,
      \ShiftReg_DP_reg[54]\(13) => chipSR_n_42,
      \ShiftReg_DP_reg[54]\(12) => chipSR_n_43,
      \ShiftReg_DP_reg[54]\(11) => chipSR_n_44,
      \ShiftReg_DP_reg[54]\(10) => chipSR_n_45,
      \ShiftReg_DP_reg[54]\(9) => chipSR_n_46,
      \ShiftReg_DP_reg[54]\(8) => chipSR_n_47,
      \ShiftReg_DP_reg[54]\(7) => chipSR_n_48,
      \ShiftReg_DP_reg[54]\(6) => chipSR_n_49,
      \ShiftReg_DP_reg[54]\(5) => chipSR_n_50,
      \ShiftReg_DP_reg[54]\(4) => chipSR_n_51,
      \ShiftReg_DP_reg[54]\(3) => chipSR_n_52,
      \ShiftReg_DP_reg[54]\(2) => chipSR_n_53,
      \ShiftReg_DP_reg[54]\(1) => chipSR_n_54,
      \ShiftReg_DP_reg[54]\(0) => chipSR_n_55,
      \ShiftReg_DP_reg[55]\(0) => waitCyclesCounter_n_80,
      \ShiftReg_DP_reg[7]\(0) => waitCyclesCounter_n_79,
      \SyncSignalSyncFF_S_reg_rep__31\(0) => \SyncSignalSyncFF_S_reg_rep__31\(1),
      \out\(19) => \FSM_onehot_State_DP_reg_n_0_[40]\,
      \out\(18) => \FSM_onehot_State_DP_reg_n_0_[39]\,
      \out\(17) => \FSM_onehot_State_DP_reg_n_0_[38]\,
      \out\(16) => \FSM_onehot_State_DP_reg_n_0_[37]\,
      \out\(15) => \FSM_onehot_State_DP_reg_n_0_[36]\,
      \out\(14) => \FSM_onehot_State_DP_reg_n_0_[35]\,
      \out\(13) => \FSM_onehot_State_DP_reg_n_0_[34]\,
      \out\(12) => Bias0Sent_S,
      \out\(11) => Bias1Sent_S,
      \out\(10) => Bias17Sent_S,
      \out\(9) => Bias19Sent_S,
      \out\(8) => Bias25Sent_S,
      \out\(7) => Bias34Sent_S,
      \out\(6) => Bias35Sent_S,
      \out\(5) => Bias36Sent_S,
      \out\(4) => \FSM_onehot_State_DP_reg_n_0_[5]\,
      \out\(3) => \FSM_onehot_State_DP_reg_n_0_[4]\,
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[3]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[2]\,
      \out\(0) => ChipSent_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSBAFilterStateMachine is
  port (
    \LookupAddress0_DP_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    IsCornerUpLeft_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LookupAddress3_DP_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LookupAddress1_DP_reg[2]_0\ : out STD_LOGIC;
    LookupValid1_DP_reg_0 : out STD_LOGIC;
    LookupValid2_DP_reg_0 : out STD_LOGIC;
    \LookupAddress1_DP_reg[1]_0\ : out STD_LOGIC;
    StatisticsFilteredBackgroundActivity_SN : out STD_LOGIC;
    StatisticsFilteredRefractoryPeriod_SN : out STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[1]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ : in STD_LOGIC;
    \Output_SO_reg[13]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    PixelFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[2]\ : in STD_LOGIC;
    \Output_SO_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_2\ : in STD_LOGIC;
    \Output_SO_reg[6]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSBAFilterStateMachine : entity is "DVSBAFilterStateMachine";
end brd_testAERDVSSM_0_0_DVSBAFilterStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSBAFilterStateMachine is
  signal A : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \BOOL_carry__0_n_0\ : STD_LOGIC;
  signal \BOOL_carry__0_n_1\ : STD_LOGIC;
  signal \BOOL_carry__0_n_2\ : STD_LOGIC;
  signal \BOOL_carry__0_n_3\ : STD_LOGIC;
  signal BOOL_carry_n_0 : STD_LOGIC;
  signal BOOL_carry_n_1 : STD_LOGIC;
  signal BOOL_carry_n_2 : STD_LOGIC;
  signal BOOL_carry_n_3 : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \BOOL_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal BooleanToStdLogic : STD_LOGIC;
  signal BooleanToStdLogic17_in : STD_LOGIC;
  signal Count_DP_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Data_DO : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^iscornerupleft_s\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal L0_in : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \LastRowAddress_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal LookupAddress0_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \LookupAddress0_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^lookupaddress0_dp_reg[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \LookupAddress0_DP_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \LookupAddress0_DP_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal LookupAddress1_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \LookupAddress1_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[10]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_10_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_7_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_8_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[12]_i_9_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[4]_i_8_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_6_n_1\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \^lookupaddress1_dp_reg[2]_0\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \LookupAddress1_DP_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal LookupAddress2_DN : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal LookupAddress2_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal LookupAddress3_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \LookupAddress3_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \^lookupaddress3_dp_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LookupAddress3_DP_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \LookupAddress3_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal LookupResult_D : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \LookupResult_D_carry__0_n_0\ : STD_LOGIC;
  signal \LookupResult_D_carry__0_n_1\ : STD_LOGIC;
  signal \LookupResult_D_carry__0_n_2\ : STD_LOGIC;
  signal \LookupResult_D_carry__0_n_3\ : STD_LOGIC;
  signal \LookupResult_D_carry__1_n_0\ : STD_LOGIC;
  signal \LookupResult_D_carry__1_n_1\ : STD_LOGIC;
  signal \LookupResult_D_carry__1_n_2\ : STD_LOGIC;
  signal \LookupResult_D_carry__1_n_3\ : STD_LOGIC;
  signal \LookupResult_D_carry__2_n_0\ : STD_LOGIC;
  signal \LookupResult_D_carry__2_n_1\ : STD_LOGIC;
  signal \LookupResult_D_carry__2_n_2\ : STD_LOGIC;
  signal \LookupResult_D_carry__2_n_3\ : STD_LOGIC;
  signal \LookupResult_D_carry__3_n_3\ : STD_LOGIC;
  signal LookupResult_D_carry_n_0 : STD_LOGIC;
  signal LookupResult_D_carry_n_1 : STD_LOGIC;
  signal LookupResult_D_carry_n_2 : STD_LOGIC;
  signal LookupResult_D_carry_n_3 : STD_LOGIC;
  signal LookupValid1_DP : STD_LOGIC;
  signal LookupValid1_DP_i_1_n_0 : STD_LOGIC;
  signal LookupValid1_DP_i_2_n_0 : STD_LOGIC;
  signal LookupValid1_DP_i_3_n_0 : STD_LOGIC;
  signal \^lookupvalid1_dp_reg_0\ : STD_LOGIC;
  signal LookupValid2_DP : STD_LOGIC;
  signal LookupValid2_DP_i_11_n_0 : STD_LOGIC;
  signal \^lookupvalid2_dp_reg_0\ : STD_LOGIC;
  signal LookupValid3_DN : STD_LOGIC;
  signal LookupValid3_DP : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Output_SO[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_3_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_4_n_0\ : STD_LOGIC;
  signal PixelType_DN1 : STD_LOGIC;
  signal PixelType_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \PixelType_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \State_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal TSMapBuffer_n_0 : STD_LOGIC;
  signal TSMapBuffer_n_1 : STD_LOGIC;
  signal TSMapBuffer_n_10 : STD_LOGIC;
  signal TSMapBuffer_n_11 : STD_LOGIC;
  signal TSMapBuffer_n_12 : STD_LOGIC;
  signal TSMapBuffer_n_13 : STD_LOGIC;
  signal TSMapBuffer_n_14 : STD_LOGIC;
  signal TSMapBuffer_n_15 : STD_LOGIC;
  signal TSMapBuffer_n_16 : STD_LOGIC;
  signal TSMapBuffer_n_17 : STD_LOGIC;
  signal TSMapBuffer_n_2 : STD_LOGIC;
  signal TSMapBuffer_n_3 : STD_LOGIC;
  signal TSMapBuffer_n_4 : STD_LOGIC;
  signal TSMapBuffer_n_5 : STD_LOGIC;
  signal TSMapBuffer_n_6 : STD_LOGIC;
  signal TSMapBuffer_n_7 : STD_LOGIC;
  signal TSMapBuffer_n_8 : STD_LOGIC;
  signal TSMapBuffer_n_9 : STD_LOGIC;
  signal TimestampAddress_D : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal TimestampAddress_D0 : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal TimestampBuffer_D : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal TimestampRefresh_S : STD_LOGIC;
  signal baFilterTSBuffer_n_0 : STD_LOGIC;
  signal baFilterTSBuffer_n_1 : STD_LOGIC;
  signal baFilterTSBuffer_n_20 : STD_LOGIC;
  signal baFilterTSBuffer_n_21 : STD_LOGIC;
  signal baFilterTSBuffer_n_22 : STD_LOGIC;
  signal baFilterTSBuffer_n_23 : STD_LOGIC;
  signal baFilterTSBuffer_n_24 : STD_LOGIC;
  signal baFilterTSBuffer_n_25 : STD_LOGIC;
  signal baFilterTSBuffer_n_26 : STD_LOGIC;
  signal baFilterTSBuffer_n_27 : STD_LOGIC;
  signal baFilterTSBuffer_n_28 : STD_LOGIC;
  signal baFilterTSBuffer_n_29 : STD_LOGIC;
  signal baFilterTSBuffer_n_30 : STD_LOGIC;
  signal baFilterTSBuffer_n_31 : STD_LOGIC;
  signal baFilterTSBuffer_n_32 : STD_LOGIC;
  signal baFilterTSBuffer_n_33 : STD_LOGIC;
  signal baFilterTSBuffer_n_34 : STD_LOGIC;
  signal baFilterTSBuffer_n_35 : STD_LOGIC;
  signal baFilterTSBuffer_n_38 : STD_LOGIC;
  signal baFilterTSBuffer_n_39 : STD_LOGIC;
  signal baFilterTSBuffer_n_40 : STD_LOGIC;
  signal baFilterTSBuffer_n_41 : STD_LOGIC;
  signal baFilterTSBuffer_n_42 : STD_LOGIC;
  signal baFilterTSBuffer_n_43 : STD_LOGIC;
  signal baFilterTSBuffer_n_44 : STD_LOGIC;
  signal baFilterTSBuffer_n_45 : STD_LOGIC;
  signal baFilterTSBuffer_n_46 : STD_LOGIC;
  signal baFilterTSBuffer_n_47 : STD_LOGIC;
  signal baFilterTSBuffer_n_48 : STD_LOGIC;
  signal baFilterTSBuffer_n_49 : STD_LOGIC;
  signal baFilterTSBuffer_n_50 : STD_LOGIC;
  signal baFilterTSBuffer_n_51 : STD_LOGIC;
  signal baFilterTSBuffer_n_52 : STD_LOGIC;
  signal baFilterTSBuffer_n_53 : STD_LOGIC;
  signal baFilterTSBuffer_n_54 : STD_LOGIC;
  signal baFilterTSBuffer_n_55 : STD_LOGIC;
  signal baFilterTSBuffer_n_56 : STD_LOGIC;
  signal baFilterTSBuffer_n_57 : STD_LOGIC;
  signal baFilterTSBuffer_n_58 : STD_LOGIC;
  signal baFilterTSBuffer_n_59 : STD_LOGIC;
  signal baFilterTSBuffer_n_60 : STD_LOGIC;
  signal baFilterTSBuffer_n_61 : STD_LOGIC;
  signal baFilterTSBuffer_n_62 : STD_LOGIC;
  signal baFilterTSBuffer_n_63 : STD_LOGIC;
  signal baFilterTSBuffer_n_64 : STD_LOGIC;
  signal baFilterTSBuffer_n_65 : STD_LOGIC;
  signal baFilterTSBuffer_n_66 : STD_LOGIC;
  signal baFilterTSBuffer_n_67 : STD_LOGIC;
  signal baFilterTSBuffer_n_68 : STD_LOGIC;
  signal baFilterTSBuffer_n_69 : STD_LOGIC;
  signal baFilterTSBuffer_n_70 : STD_LOGIC;
  signal baFilterTSBuffer_n_71 : STD_LOGIC;
  signal baFilterTSTick_n_0 : STD_LOGIC;
  signal \i___1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_5_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \minusOp__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i___1_carry_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal NLW_BOOL_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BOOL_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL_inferred__4/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BOOL_inferred__4/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LookupAddress0_DP_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LookupAddress0_DP_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_LookupAddress0_DP_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LookupAddress1_DP_reg[12]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LookupAddress1_DP_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LookupAddress3_DP_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LookupAddress3_DP_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_LookupResult_D_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_LookupResult_D_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__0/i___1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_inferred__0/i___1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LookupAddress1_DP[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \LookupAddress3_DP[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \LookupAddress3_DP[1]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \LookupAddress3_DP[1]_i_5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of LookupValid2_DP_i_4 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of LookupValid2_DP_i_6 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of LookupValid2_DP_i_7 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of LookupValid2_DP_i_9 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_3__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_4__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \PixelType_DP[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \PixelType_DP[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \State_DP[2]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \State_DP[2]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \State_DP[2]_i_6\ : label is "soft_lutpair40";
begin
  IsCornerUpLeft_S <= \^iscornerupleft_s\;
  \LookupAddress0_DP_reg[7]_0\(6 downto 0) <= \^lookupaddress0_dp_reg[7]_0\(6 downto 0);
  \LookupAddress1_DP_reg[2]_0\ <= \^lookupaddress1_dp_reg[2]_0\;
  \LookupAddress3_DP_reg[1]_0\(0) <= \^lookupaddress3_dp_reg[1]_0\(0);
  LookupValid1_DP_reg_0 <= \^lookupvalid1_dp_reg_0\;
  LookupValid2_DP_reg_0 <= \^lookupvalid2_dp_reg_0\;
  O(0) <= \^o\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
BOOL_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BOOL_carry_n_0,
      CO(2) => BOOL_carry_n_1,
      CO(1) => BOOL_carry_n_2,
      CO(0) => BOOL_carry_n_3,
      CYINIT => '0',
      DI(3) => baFilterTSBuffer_n_43,
      DI(2) => baFilterTSBuffer_n_44,
      DI(1) => baFilterTSBuffer_n_45,
      DI(0) => baFilterTSBuffer_n_46,
      O(3 downto 0) => NLW_BOOL_carry_O_UNCONNECTED(3 downto 0),
      S(3) => baFilterTSBuffer_n_39,
      S(2) => baFilterTSBuffer_n_40,
      S(1) => baFilterTSBuffer_n_41,
      S(0) => baFilterTSBuffer_n_42
    );
\BOOL_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BOOL_carry_n_0,
      CO(3) => \BOOL_carry__0_n_0\,
      CO(2) => \BOOL_carry__0_n_1\,
      CO(1) => \BOOL_carry__0_n_2\,
      CO(0) => \BOOL_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => baFilterTSBuffer_n_51,
      DI(2) => baFilterTSBuffer_n_52,
      DI(1) => baFilterTSBuffer_n_53,
      DI(0) => baFilterTSBuffer_n_54,
      O(3 downto 0) => \NLW_BOOL_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => baFilterTSBuffer_n_47,
      S(2) => baFilterTSBuffer_n_48,
      S(1) => baFilterTSBuffer_n_49,
      S(0) => baFilterTSBuffer_n_50
    );
\BOOL_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BOOL_carry__0_n_0\,
      CO(3 downto 1) => \NLW_BOOL_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BooleanToStdLogic,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => baFilterTSBuffer_n_59,
      O(3 downto 0) => \NLW_BOOL_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => baFilterTSBuffer_n_71
    );
\BOOL_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BOOL_inferred__4/i__carry_n_0\,
      CO(2) => \BOOL_inferred__4/i__carry_n_1\,
      CO(1) => \BOOL_inferred__4/i__carry_n_2\,
      CO(0) => \BOOL_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => baFilterTSBuffer_n_65,
      DI(2) => baFilterTSBuffer_n_66,
      DI(1) => baFilterTSBuffer_n_67,
      DI(0) => baFilterTSBuffer_n_68,
      O(3 downto 0) => \NLW_BOOL_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => baFilterTSBuffer_n_61,
      S(2) => baFilterTSBuffer_n_62,
      S(1) => baFilterTSBuffer_n_63,
      S(0) => baFilterTSBuffer_n_64
    );
\BOOL_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \BOOL_inferred__4/i__carry_n_0\,
      CO(3) => \BOOL_inferred__4/i__carry__0_n_0\,
      CO(2) => \BOOL_inferred__4/i__carry__0_n_1\,
      CO(1) => \BOOL_inferred__4/i__carry__0_n_2\,
      CO(0) => \BOOL_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => baFilterTSBuffer_n_69,
      DI(0) => baFilterTSBuffer_n_70,
      O(3 downto 0) => \NLW_BOOL_inferred__4/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => baFilterTSBuffer_n_55,
      S(2) => baFilterTSBuffer_n_56,
      S(1) => baFilterTSBuffer_n_57,
      S(0) => baFilterTSBuffer_n_58
    );
\BOOL_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BOOL_inferred__4/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_BOOL_inferred__4/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BooleanToStdLogic17_in,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BOOL_inferred__4/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => baFilterTSBuffer_n_60
    );
\LastRowAddress_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Output_SO_reg[13]\(9),
      I4 => PixelFilterOutValidReg_S,
      I5 => baFilterTSBuffer_n_38,
      O => \LastRowAddress_DP[8]_i_1_n_0\
    );
\LastRowAddress_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(0),
      Q => \^q\(0)
    );
\LastRowAddress_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(1),
      Q => \^q\(1)
    );
\LastRowAddress_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(2),
      Q => A(0)
    );
\LastRowAddress_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(3),
      Q => A(1)
    );
\LastRowAddress_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(4),
      Q => A(2)
    );
\LastRowAddress_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(5),
      Q => A(3)
    );
\LastRowAddress_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(6),
      Q => A(4)
    );
\LastRowAddress_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(7),
      Q => A(5)
    );
\LastRowAddress_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LastRowAddress_DP[8]_i_1_n_0\,
      CLR => AR(1),
      D => \Output_SO_reg[13]\(8),
      Q => A(6)
    );
\LookupAddress0_DP[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(0),
      I1 => A(6),
      O => \LookupAddress0_DP[11]_i_3_n_0\
    );
\LookupAddress0_DP[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(3),
      I1 => \Output_SO_reg[13]\(5),
      O => \LookupAddress0_DP[3]_i_2_n_0\
    );
\LookupAddress0_DP[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(2),
      I1 => \Output_SO_reg[13]\(4),
      O => \LookupAddress0_DP[3]_i_3_n_0\
    );
\LookupAddress0_DP[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(1),
      I1 => \Output_SO_reg[13]\(3),
      O => \LookupAddress0_DP[3]_i_4_n_0\
    );
\LookupAddress0_DP[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(0),
      I1 => \Output_SO_reg[13]\(2),
      O => \LookupAddress0_DP[3]_i_5_n_0\
    );
\LookupAddress0_DP[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TimestampAddress_D0(6),
      I1 => \Output_SO_reg[13]\(8),
      O => \LookupAddress0_DP[7]_i_2_n_0\
    );
\LookupAddress0_DP[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TimestampAddress_D0(5),
      I1 => \Output_SO_reg[13]\(7),
      O => \LookupAddress0_DP[7]_i_3_n_0\
    );
\LookupAddress0_DP[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(4),
      I1 => \Output_SO_reg[13]\(6),
      O => \LookupAddress0_DP[7]_i_4_n_0\
    );
\LookupAddress0_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(0),
      Q => LookupAddress0_DP(0)
    );
\LookupAddress0_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => AR(1),
      D => TimestampAddress_D(10),
      Q => LookupAddress0_DP(10)
    );
\LookupAddress0_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => AR(1),
      D => TimestampAddress_D(11),
      Q => LookupAddress0_DP(11)
    );
\LookupAddress0_DP_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress0_DP_reg[7]_i_1_n_0\,
      CO(3) => \LookupAddress0_DP_reg[11]_i_1_n_0\,
      CO(2) => \LookupAddress0_DP_reg[11]_i_1_n_1\,
      CO(1) => \LookupAddress0_DP_reg[11]_i_1_n_2\,
      CO(0) => \LookupAddress0_DP_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => TimestampAddress_D(11 downto 8),
      S(3 downto 0) => TimestampAddress_D0(11 downto 8)
    );
\LookupAddress0_DP_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LookupAddress0_DP_reg[11]_i_2_n_0\,
      CO(2) => \LookupAddress0_DP_reg[11]_i_2_n_1\,
      CO(1) => \LookupAddress0_DP_reg[11]_i_2_n_2\,
      CO(0) => \LookupAddress0_DP_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => A(0),
      DI(0) => '0',
      O(3 downto 0) => TimestampAddress_D0(8 downto 5),
      S(3 downto 2) => A(2 downto 1),
      S(1) => \LookupAddress0_DP[11]_i_3_n_0\,
      S(0) => A(5)
    );
\LookupAddress0_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => AR(1),
      D => TimestampAddress_D(12),
      Q => LookupAddress0_DP(12)
    );
\LookupAddress0_DP_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress0_DP_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_LookupAddress0_DP_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_LookupAddress0_DP_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => TimestampAddress_D(12),
      S(3 downto 1) => B"000",
      S(0) => TimestampAddress_D0(12)
    );
\LookupAddress0_DP_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress0_DP_reg[11]_i_2_n_0\,
      CO(3) => \NLW_LookupAddress0_DP_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LookupAddress0_DP_reg[12]_i_2_n_1\,
      CO(1) => \LookupAddress0_DP_reg[12]_i_2_n_2\,
      CO(0) => \LookupAddress0_DP_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => TimestampAddress_D0(12 downto 9),
      S(3 downto 0) => A(6 downto 3)
    );
\LookupAddress0_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(1),
      Q => LookupAddress0_DP(1)
    );
\LookupAddress0_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(2),
      Q => LookupAddress0_DP(2)
    );
\LookupAddress0_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(3),
      Q => LookupAddress0_DP(3)
    );
\LookupAddress0_DP_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LookupAddress0_DP_reg[3]_i_1_n_0\,
      CO(2) => \LookupAddress0_DP_reg[3]_i_1_n_1\,
      CO(1) => \LookupAddress0_DP_reg[3]_i_1_n_2\,
      CO(0) => \LookupAddress0_DP_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(3 downto 0),
      O(3 downto 0) => \^lookupaddress0_dp_reg[7]_0\(3 downto 0),
      S(3) => \LookupAddress0_DP[3]_i_2_n_0\,
      S(2) => \LookupAddress0_DP[3]_i_3_n_0\,
      S(1) => \LookupAddress0_DP[3]_i_4_n_0\,
      S(0) => \LookupAddress0_DP[3]_i_5_n_0\
    );
\LookupAddress0_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => TimestampAddress_D(4),
      Q => LookupAddress0_DP(4)
    );
\LookupAddress0_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(4),
      Q => LookupAddress0_DP(5)
    );
\LookupAddress0_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(5),
      Q => LookupAddress0_DP(6)
    );
\LookupAddress0_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \^lookupaddress0_dp_reg[7]_0\(6),
      Q => LookupAddress0_DP(7)
    );
\LookupAddress0_DP_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress0_DP_reg[3]_i_1_n_0\,
      CO(3) => \LookupAddress0_DP_reg[7]_i_1_n_0\,
      CO(2) => \LookupAddress0_DP_reg[7]_i_1_n_1\,
      CO(1) => \LookupAddress0_DP_reg[7]_i_1_n_2\,
      CO(0) => \LookupAddress0_DP_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => TimestampAddress_D0(6 downto 5),
      DI(0) => A(4),
      O(3 downto 1) => \^lookupaddress0_dp_reg[7]_0\(6 downto 4),
      O(0) => TimestampAddress_D(4),
      S(3) => TimestampAddress_D0(7),
      S(2) => \LookupAddress0_DP[7]_i_2_n_0\,
      S(1) => \LookupAddress0_DP[7]_i_3_n_0\,
      S(0) => \LookupAddress0_DP[7]_i_4_n_0\
    );
\LookupAddress0_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => TimestampAddress_D(8),
      Q => LookupAddress0_DP(8)
    );
\LookupAddress0_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => AR(1),
      D => TimestampAddress_D(9),
      Q => LookupAddress0_DP(9)
    );
\LookupAddress1_DP[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(0),
      O => \minusOp__0\(0)
    );
\LookupAddress1_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[10]_i_2_n_0\,
      I1 => \LookupAddress1_DP[10]_i_3_n_0\,
      I2 => L0_in(10),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(10)
    );
\LookupAddress1_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(10),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[12]_i_2_n_6\,
      O => \LookupAddress1_DP[10]_i_2_n_0\
    );
\LookupAddress1_DP[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(10),
      O => \LookupAddress1_DP[10]_i_3_n_0\
    );
\LookupAddress1_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[11]_i_2_n_0\,
      I1 => \LookupAddress1_DP[11]_i_3_n_0\,
      I2 => L0_in(11),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(11)
    );
\LookupAddress1_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(11),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[12]_i_2_n_5\,
      O => \LookupAddress1_DP[11]_i_2_n_0\
    );
\LookupAddress1_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(11),
      O => \LookupAddress1_DP[11]_i_3_n_0\
    );
\LookupAddress1_DP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8282AA"
    )
        port map (
      I0 => TimestampRefresh_S,
      I1 => \Output_SO_reg[13]\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \LookupAddress1_DP[12]_i_1_n_0\
    );
\LookupAddress1_DP[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(9),
      O => \LookupAddress1_DP[12]_i_10_n_0\
    );
\LookupAddress1_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[12]_i_3_n_0\,
      I1 => \LookupAddress1_DP[12]_i_4_n_0\,
      I2 => L0_in(12),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(12)
    );
\LookupAddress1_DP[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(12),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[12]_i_2_n_4\,
      O => \LookupAddress1_DP[12]_i_3_n_0\
    );
\LookupAddress1_DP[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(12),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(12),
      O => \LookupAddress1_DP[12]_i_4_n_0\
    );
\LookupAddress1_DP[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(12),
      O => \LookupAddress1_DP[12]_i_7_n_0\
    );
\LookupAddress1_DP[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(11),
      O => \LookupAddress1_DP[12]_i_8_n_0\
    );
\LookupAddress1_DP[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(10),
      O => \LookupAddress1_DP[12]_i_9_n_0\
    );
\LookupAddress1_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F6F6F6FFF6F6F6"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(0),
      I1 => \^lookupaddress0_dp_reg[7]_0\(1),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^o\(0),
      O => \LookupAddress1_DP_reg[1]_0\
    );
\LookupAddress1_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[2]_i_2_n_0\,
      I1 => \LookupAddress1_DP[2]_i_3_n_0\,
      I2 => L0_in(2),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(2)
    );
\LookupAddress1_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(2),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[4]_i_2_n_6\,
      O => \LookupAddress1_DP[2]_i_2_n_0\
    );
\LookupAddress1_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(2),
      O => \LookupAddress1_DP[2]_i_3_n_0\
    );
\LookupAddress1_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[3]_i_2_n_0\,
      I1 => \LookupAddress1_DP[3]_i_3_n_0\,
      I2 => L0_in(3),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(3)
    );
\LookupAddress1_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(3),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[4]_i_2_n_5\,
      O => \LookupAddress1_DP[3]_i_2_n_0\
    );
\LookupAddress1_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(3),
      O => \LookupAddress1_DP[3]_i_3_n_0\
    );
\LookupAddress1_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[4]_i_2_n_0\,
      I1 => \LookupAddress1_DP[4]_i_3_n_0\,
      I2 => L0_in(4),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(4)
    );
\LookupAddress1_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(4),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[4]_i_2_n_4\,
      O => \LookupAddress1_DP[4]_i_2_n_0\
    );
\LookupAddress1_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(4),
      O => \LookupAddress1_DP[4]_i_3_n_0\
    );
\LookupAddress1_DP[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(4),
      O => \LookupAddress1_DP[4]_i_5_n_0\
    );
\LookupAddress1_DP[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(3),
      O => \LookupAddress1_DP[4]_i_6_n_0\
    );
\LookupAddress1_DP[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(2),
      O => \LookupAddress1_DP[4]_i_7_n_0\
    );
\LookupAddress1_DP[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(1),
      O => \LookupAddress1_DP[4]_i_8_n_0\
    );
\LookupAddress1_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[5]_i_2_n_0\,
      I1 => \LookupAddress1_DP[5]_i_3_n_0\,
      I2 => L0_in(5),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(5)
    );
\LookupAddress1_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(5),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[8]_i_2_n_7\,
      O => \LookupAddress1_DP[5]_i_2_n_0\
    );
\LookupAddress1_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(5),
      O => \LookupAddress1_DP[5]_i_3_n_0\
    );
\LookupAddress1_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[6]_i_2_n_0\,
      I1 => \LookupAddress1_DP[6]_i_3_n_0\,
      I2 => L0_in(6),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(6)
    );
\LookupAddress1_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(6),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[8]_i_2_n_6\,
      O => \LookupAddress1_DP[6]_i_2_n_0\
    );
\LookupAddress1_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(6),
      O => \LookupAddress1_DP[6]_i_3_n_0\
    );
\LookupAddress1_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[7]_i_2_n_0\,
      I1 => \LookupAddress1_DP[7]_i_3_n_0\,
      I2 => L0_in(7),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(7)
    );
\LookupAddress1_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(7),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[8]_i_2_n_5\,
      O => \LookupAddress1_DP[7]_i_2_n_0\
    );
\LookupAddress1_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(7),
      O => \LookupAddress1_DP[7]_i_3_n_0\
    );
\LookupAddress1_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[8]_i_2_n_0\,
      I1 => \LookupAddress1_DP[8]_i_3_n_0\,
      I2 => L0_in(8),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(8)
    );
\LookupAddress1_DP[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(8),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[8]_i_2_n_4\,
      O => \LookupAddress1_DP[8]_i_2_n_0\
    );
\LookupAddress1_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(8),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(8),
      O => \LookupAddress1_DP[8]_i_3_n_0\
    );
\LookupAddress1_DP[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(8),
      O => \LookupAddress1_DP[8]_i_6_n_0\
    );
\LookupAddress1_DP[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(6),
      O => \LookupAddress1_DP[8]_i_7_n_0\
    );
\LookupAddress1_DP[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(4),
      O => \LookupAddress1_DP[8]_i_8_n_0\
    );
\LookupAddress1_DP[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(5),
      O => \LookupAddress1_DP[8]_i_9_n_0\
    );
\LookupAddress1_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEEEEE"
    )
        port map (
      I0 => \LookupAddress1_DP[9]_i_2_n_0\,
      I1 => \LookupAddress1_DP[9]_i_3_n_0\,
      I2 => L0_in(9),
      I3 => \^lookupaddress1_dp_reg[2]_0\,
      I4 => \Output_SO_reg[13]\(0),
      I5 => \Output_SO_reg[13]\(1),
      O => p_1_in(9)
    );
\LookupAddress1_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E00000E0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => L(9),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => \LookupAddress3_DP_reg[12]_i_2_n_7\,
      O => \LookupAddress1_DP[9]_i_2_n_0\
    );
\LookupAddress1_DP[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000455540004000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => L(9),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \Output_SO_reg[13]\(1),
      I5 => minusOp(9),
      O => \LookupAddress1_DP[9]_i_3_n_0\
    );
\LookupAddress1_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => \minusOp__0\(0),
      Q => LookupAddress1_DP(0)
    );
\LookupAddress1_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(10),
      Q => LookupAddress1_DP(10)
    );
\LookupAddress1_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(11),
      Q => LookupAddress1_DP(11)
    );
\LookupAddress1_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(12),
      Q => LookupAddress1_DP(12)
    );
\LookupAddress1_DP_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress1_DP_reg[8]_i_4_n_0\,
      CO(3) => \NLW_LookupAddress1_DP_reg[12]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \LookupAddress1_DP_reg[12]_i_5_n_1\,
      CO(1) => \LookupAddress1_DP_reg[12]_i_5_n_2\,
      CO(0) => \LookupAddress1_DP_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => TimestampAddress_D(11 downto 9),
      O(3 downto 0) => L0_in(12 downto 9),
      S(3) => \LookupAddress1_DP[12]_i_7_n_0\,
      S(2) => \LookupAddress1_DP[12]_i_8_n_0\,
      S(1) => \LookupAddress1_DP[12]_i_9_n_0\,
      S(0) => \LookupAddress1_DP[12]_i_10_n_0\
    );
\LookupAddress1_DP_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress1_DP_reg[8]_i_5_n_0\,
      CO(3) => \NLW_LookupAddress1_DP_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \LookupAddress1_DP_reg[12]_i_6_n_1\,
      CO(1) => \LookupAddress1_DP_reg[12]_i_6_n_2\,
      CO(0) => \LookupAddress1_DP_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => L(12 downto 9),
      S(3 downto 0) => TimestampAddress_D(12 downto 9)
    );
\LookupAddress1_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => D(0),
      Q => LookupAddress1_DP(1)
    );
\LookupAddress1_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(2),
      Q => LookupAddress1_DP(2)
    );
\LookupAddress1_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(3),
      Q => LookupAddress1_DP(3)
    );
\LookupAddress1_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(4),
      Q => LookupAddress1_DP(4)
    );
\LookupAddress1_DP_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LookupAddress1_DP_reg[4]_i_4_n_0\,
      CO(2) => \LookupAddress1_DP_reg[4]_i_4_n_1\,
      CO(1) => \LookupAddress1_DP_reg[4]_i_4_n_2\,
      CO(0) => \LookupAddress1_DP_reg[4]_i_4_n_3\,
      CYINIT => \^lookupaddress0_dp_reg[7]_0\(0),
      DI(3) => TimestampAddress_D(4),
      DI(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(3 downto 1),
      O(3 downto 1) => L0_in(4 downto 2),
      O(0) => \^lookupaddress3_dp_reg[1]_0\(0),
      S(3) => \LookupAddress1_DP[4]_i_5_n_0\,
      S(2) => \LookupAddress1_DP[4]_i_6_n_0\,
      S(1) => \LookupAddress1_DP[4]_i_7_n_0\,
      S(0) => \LookupAddress1_DP[4]_i_8_n_0\
    );
\LookupAddress1_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(5),
      Q => LookupAddress1_DP(5)
    );
\LookupAddress1_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(6),
      Q => LookupAddress1_DP(6)
    );
\LookupAddress1_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(7),
      Q => LookupAddress1_DP(7)
    );
\LookupAddress1_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(8),
      Q => LookupAddress1_DP(8)
    );
\LookupAddress1_DP_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress1_DP_reg[4]_i_4_n_0\,
      CO(3) => \LookupAddress1_DP_reg[8]_i_4_n_0\,
      CO(2) => \LookupAddress1_DP_reg[8]_i_4_n_1\,
      CO(1) => \LookupAddress1_DP_reg[8]_i_4_n_2\,
      CO(0) => \LookupAddress1_DP_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => TimestampAddress_D(8),
      DI(2) => \^lookupaddress0_dp_reg[7]_0\(6),
      DI(1) => '0',
      DI(0) => \^lookupaddress0_dp_reg[7]_0\(4),
      O(3 downto 0) => L0_in(8 downto 5),
      S(3) => \LookupAddress1_DP[8]_i_6_n_0\,
      S(2) => \LookupAddress1_DP[8]_i_7_n_0\,
      S(1) => \^lookupaddress0_dp_reg[7]_0\(5),
      S(0) => \LookupAddress1_DP[8]_i_8_n_0\
    );
\LookupAddress1_DP_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress3_DP_reg[1]_i_3_n_0\,
      CO(3) => \LookupAddress1_DP_reg[8]_i_5_n_0\,
      CO(2) => \LookupAddress1_DP_reg[8]_i_5_n_1\,
      CO(1) => \LookupAddress1_DP_reg[8]_i_5_n_2\,
      CO(0) => \LookupAddress1_DP_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^lookupaddress0_dp_reg[7]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => L(8 downto 5),
      S(3) => TimestampAddress_D(8),
      S(2) => \^lookupaddress0_dp_reg[7]_0\(6),
      S(1) => \LookupAddress1_DP[8]_i_9_n_0\,
      S(0) => \^lookupaddress0_dp_reg[7]_0\(4)
    );
\LookupAddress1_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => AR(1),
      D => p_1_in(9),
      Q => LookupAddress1_DP(9)
    );
\LookupAddress2_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(0),
      Q => LookupAddress2_DP(0)
    );
\LookupAddress2_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => LookupAddress2_DN(10),
      Q => LookupAddress2_DP(10)
    );
\LookupAddress2_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => LookupAddress2_DN(11),
      Q => LookupAddress2_DP(11)
    );
\LookupAddress2_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => LookupAddress2_DN(12),
      Q => LookupAddress2_DP(12)
    );
\LookupAddress2_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(1),
      Q => LookupAddress2_DP(1)
    );
\LookupAddress2_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(2),
      Q => LookupAddress2_DP(2)
    );
\LookupAddress2_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(3),
      Q => LookupAddress2_DP(3)
    );
\LookupAddress2_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(4),
      Q => LookupAddress2_DP(4)
    );
\LookupAddress2_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(5),
      Q => LookupAddress2_DP(5)
    );
\LookupAddress2_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(6),
      Q => LookupAddress2_DP(6)
    );
\LookupAddress2_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(7),
      Q => LookupAddress2_DP(7)
    );
\LookupAddress2_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(8),
      Q => LookupAddress2_DP(8)
    );
\LookupAddress2_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupAddress2_DN(9),
      Q => LookupAddress2_DP(9)
    );
\LookupAddress3_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(10),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[12]_i_2_n_6\,
      I5 => \LookupAddress3_DP[10]_i_2_n_0\,
      O => \LookupAddress3_DP[10]_i_1_n_0\
    );
\LookupAddress3_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(10),
      O => \LookupAddress3_DP[10]_i_2_n_0\
    );
\LookupAddress3_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(11),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[12]_i_2_n_5\,
      I5 => \LookupAddress3_DP[11]_i_2_n_0\,
      O => \LookupAddress3_DP[11]_i_1_n_0\
    );
\LookupAddress3_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(11),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(11),
      O => \LookupAddress3_DP[11]_i_2_n_0\
    );
\LookupAddress3_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(12),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[12]_i_2_n_4\,
      I5 => \LookupAddress3_DP[12]_i_3_n_0\,
      O => \LookupAddress3_DP[12]_i_1_n_0\
    );
\LookupAddress3_DP[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(12),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(12),
      O => \LookupAddress3_DP[12]_i_3_n_0\
    );
\LookupAddress3_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8BBBB8B8B8"
    )
        port map (
      I0 => \^lookupaddress3_dp_reg[1]_0\(0),
      I1 => \^iscornerupleft_s\,
      I2 => \LookupAddress3_DP[1]_i_2_n_0\,
      I3 => \^o\(0),
      I4 => \LookupAddress3_DP[1]_i_4_n_0\,
      I5 => \LookupAddress3_DP[1]_i_5_n_0\,
      O => \LookupAddress3_DP[1]_i_1_n_0\
    );
\LookupAddress3_DP[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => \LookupAddress3_DP[1]_i_2_n_0\
    );
\LookupAddress3_DP[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => \LookupAddress3_DP[1]_i_4_n_0\
    );
\LookupAddress3_DP[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(0),
      I1 => \^lookupaddress0_dp_reg[7]_0\(1),
      O => \LookupAddress3_DP[1]_i_5_n_0\
    );
\LookupAddress3_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(2),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[4]_i_2_n_6\,
      I5 => \LookupAddress3_DP[2]_i_2_n_0\,
      O => \LookupAddress3_DP[2]_i_1_n_0\
    );
\LookupAddress3_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(2),
      O => \LookupAddress3_DP[2]_i_2_n_0\
    );
\LookupAddress3_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(3),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[4]_i_2_n_5\,
      I5 => \LookupAddress3_DP[3]_i_2_n_0\,
      O => \LookupAddress3_DP[3]_i_1_n_0\
    );
\LookupAddress3_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(3),
      O => \LookupAddress3_DP[3]_i_2_n_0\
    );
\LookupAddress3_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(4),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[4]_i_2_n_4\,
      I5 => \LookupAddress3_DP[4]_i_3_n_0\,
      O => \LookupAddress3_DP[4]_i_1_n_0\
    );
\LookupAddress3_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(4),
      O => \LookupAddress3_DP[4]_i_3_n_0\
    );
\LookupAddress3_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(5),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[8]_i_2_n_7\,
      I5 => \LookupAddress3_DP[5]_i_2_n_0\,
      O => \LookupAddress3_DP[5]_i_1_n_0\
    );
\LookupAddress3_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(5),
      O => \LookupAddress3_DP[5]_i_2_n_0\
    );
\LookupAddress3_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(6),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[8]_i_2_n_6\,
      I5 => \LookupAddress3_DP[6]_i_2_n_0\,
      O => \LookupAddress3_DP[6]_i_1_n_0\
    );
\LookupAddress3_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(6),
      O => \LookupAddress3_DP[6]_i_2_n_0\
    );
\LookupAddress3_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(7),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[8]_i_2_n_5\,
      I5 => \LookupAddress3_DP[7]_i_2_n_0\,
      O => \LookupAddress3_DP[7]_i_1_n_0\
    );
\LookupAddress3_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(7),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(7),
      O => \LookupAddress3_DP[7]_i_2_n_0\
    );
\LookupAddress3_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(8),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[8]_i_2_n_4\,
      I5 => \LookupAddress3_DP[8]_i_3_n_0\,
      O => \LookupAddress3_DP[8]_i_1_n_0\
    );
\LookupAddress3_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(8),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(8),
      O => \LookupAddress3_DP[8]_i_3_n_0\
    );
\LookupAddress3_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3FFBC0080008"
    )
        port map (
      I0 => L0_in(9),
      I1 => \^lookupaddress1_dp_reg[2]_0\,
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      I4 => \LookupAddress3_DP_reg[12]_i_2_n_7\,
      I5 => \LookupAddress3_DP[9]_i_2_n_0\,
      O => \LookupAddress3_DP[9]_i_1_n_0\
    );
\LookupAddress3_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => L(9),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      I5 => minusOp(9),
      O => \LookupAddress3_DP[9]_i_2_n_0\
    );
\LookupAddress3_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \minusOp__0\(0),
      Q => LookupAddress3_DP(0)
    );
\LookupAddress3_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[10]_i_1_n_0\,
      Q => LookupAddress3_DP(10)
    );
\LookupAddress3_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[11]_i_1_n_0\,
      Q => LookupAddress3_DP(11)
    );
\LookupAddress3_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[12]_i_1_n_0\,
      Q => LookupAddress3_DP(12)
    );
\LookupAddress3_DP_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress3_DP_reg[8]_i_2_n_0\,
      CO(3) => \NLW_LookupAddress3_DP_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LookupAddress3_DP_reg[12]_i_2_n_1\,
      CO(1) => \LookupAddress3_DP_reg[12]_i_2_n_2\,
      CO(0) => \LookupAddress3_DP_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LookupAddress3_DP_reg[12]_i_2_n_4\,
      O(2) => \LookupAddress3_DP_reg[12]_i_2_n_5\,
      O(1) => \LookupAddress3_DP_reg[12]_i_2_n_6\,
      O(0) => \LookupAddress3_DP_reg[12]_i_2_n_7\,
      S(3 downto 0) => TimestampAddress_D(12 downto 9)
    );
\LookupAddress3_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[1]_i_1_n_0\,
      Q => LookupAddress3_DP(1)
    );
\LookupAddress3_DP_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LookupAddress3_DP_reg[1]_i_3_n_0\,
      CO(2) => \LookupAddress3_DP_reg[1]_i_3_n_1\,
      CO(1) => \LookupAddress3_DP_reg[1]_i_3_n_2\,
      CO(0) => \LookupAddress3_DP_reg[1]_i_3_n_3\,
      CYINIT => \^lookupaddress0_dp_reg[7]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => L(4 downto 2),
      O(0) => \^o\(0),
      S(3) => TimestampAddress_D(4),
      S(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(3 downto 1)
    );
\LookupAddress3_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[2]_i_1_n_0\,
      Q => LookupAddress3_DP(2)
    );
\LookupAddress3_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[3]_i_1_n_0\,
      Q => LookupAddress3_DP(3)
    );
\LookupAddress3_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[4]_i_1_n_0\,
      Q => LookupAddress3_DP(4)
    );
\LookupAddress3_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LookupAddress3_DP_reg[4]_i_2_n_0\,
      CO(2) => \LookupAddress3_DP_reg[4]_i_2_n_1\,
      CO(1) => \LookupAddress3_DP_reg[4]_i_2_n_2\,
      CO(0) => \LookupAddress3_DP_reg[4]_i_2_n_3\,
      CYINIT => \^lookupaddress0_dp_reg[7]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \LookupAddress3_DP_reg[4]_i_2_n_4\,
      O(2) => \LookupAddress3_DP_reg[4]_i_2_n_5\,
      O(1) => \LookupAddress3_DP_reg[4]_i_2_n_6\,
      O(0) => \NLW_LookupAddress3_DP_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => TimestampAddress_D(4),
      S(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(3 downto 1)
    );
\LookupAddress3_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[5]_i_1_n_0\,
      Q => LookupAddress3_DP(5)
    );
\LookupAddress3_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[6]_i_1_n_0\,
      Q => LookupAddress3_DP(6)
    );
\LookupAddress3_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[7]_i_1_n_0\,
      Q => LookupAddress3_DP(7)
    );
\LookupAddress3_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[8]_i_1_n_0\,
      Q => LookupAddress3_DP(8)
    );
\LookupAddress3_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupAddress3_DP_reg[4]_i_2_n_0\,
      CO(3) => \LookupAddress3_DP_reg[8]_i_2_n_0\,
      CO(2) => \LookupAddress3_DP_reg[8]_i_2_n_1\,
      CO(1) => \LookupAddress3_DP_reg[8]_i_2_n_2\,
      CO(0) => \LookupAddress3_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LookupAddress3_DP_reg[8]_i_2_n_4\,
      O(2) => \LookupAddress3_DP_reg[8]_i_2_n_5\,
      O(1) => \LookupAddress3_DP_reg[8]_i_2_n_6\,
      O(0) => \LookupAddress3_DP_reg[8]_i_2_n_7\,
      S(3) => TimestampAddress_D(8),
      S(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(6 downto 4)
    );
\LookupAddress3_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \LookupAddress3_DP[9]_i_1_n_0\,
      Q => LookupAddress3_DP(9)
    );
LookupResult_D_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LookupResult_D_carry_n_0,
      CO(2) => LookupResult_D_carry_n_1,
      CO(1) => LookupResult_D_carry_n_2,
      CO(0) => LookupResult_D_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => TimestampBuffer_D(3 downto 0),
      O(3 downto 0) => LookupResult_D(3 downto 0),
      S(3) => baFilterTSBuffer_n_32,
      S(2) => baFilterTSBuffer_n_33,
      S(1) => baFilterTSBuffer_n_34,
      S(0) => baFilterTSBuffer_n_35
    );
\LookupResult_D_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LookupResult_D_carry_n_0,
      CO(3) => \LookupResult_D_carry__0_n_0\,
      CO(2) => \LookupResult_D_carry__0_n_1\,
      CO(1) => \LookupResult_D_carry__0_n_2\,
      CO(0) => \LookupResult_D_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => TimestampBuffer_D(7 downto 4),
      O(3 downto 0) => LookupResult_D(7 downto 4),
      S(3) => baFilterTSBuffer_n_28,
      S(2) => baFilterTSBuffer_n_29,
      S(1) => baFilterTSBuffer_n_30,
      S(0) => baFilterTSBuffer_n_31
    );
\LookupResult_D_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupResult_D_carry__0_n_0\,
      CO(3) => \LookupResult_D_carry__1_n_0\,
      CO(2) => \LookupResult_D_carry__1_n_1\,
      CO(1) => \LookupResult_D_carry__1_n_2\,
      CO(0) => \LookupResult_D_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => TimestampBuffer_D(11 downto 8),
      O(3 downto 0) => LookupResult_D(11 downto 8),
      S(3) => baFilterTSBuffer_n_24,
      S(2) => baFilterTSBuffer_n_25,
      S(1) => baFilterTSBuffer_n_26,
      S(0) => baFilterTSBuffer_n_27
    );
\LookupResult_D_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupResult_D_carry__1_n_0\,
      CO(3) => \LookupResult_D_carry__2_n_0\,
      CO(2) => \LookupResult_D_carry__2_n_1\,
      CO(1) => \LookupResult_D_carry__2_n_2\,
      CO(0) => \LookupResult_D_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => TimestampBuffer_D(15 downto 12),
      O(3 downto 0) => LookupResult_D(15 downto 12),
      S(3) => baFilterTSBuffer_n_20,
      S(2) => baFilterTSBuffer_n_21,
      S(1) => baFilterTSBuffer_n_22,
      S(0) => baFilterTSBuffer_n_23
    );
\LookupResult_D_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \LookupResult_D_carry__2_n_0\,
      CO(3 downto 1) => \NLW_LookupResult_D_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \LookupResult_D_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => TimestampBuffer_D(16),
      O(3 downto 2) => \NLW_LookupResult_D_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => LookupResult_D(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => baFilterTSBuffer_n_0,
      S(0) => baFilterTSBuffer_n_1
    );
LookupValid1_DP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF74FF74FF7400"
    )
        port map (
      I0 => \Output_SO_reg[2]\,
      I1 => \^iscornerupleft_s\,
      I2 => LookupValid1_DP_i_2_n_0,
      I3 => PixelType_DN1,
      I4 => \Output_SO_reg[0]_1\,
      I5 => LookupValid1_DP_i_3_n_0,
      O => LookupValid1_DP_i_1_n_0
    );
LookupValid1_DP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554455775547557"
    )
        port map (
      I0 => \^lookupvalid1_dp_reg_0\,
      I1 => \Output_SO_reg[0]_2\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^lookupvalid2_dp_reg_0\,
      I5 => \Output_SO_reg[6]\,
      O => LookupValid1_DP_i_2_n_0
    );
LookupValid1_DP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606060006060666"
    )
        port map (
      I0 => \Output_SO_reg[13]\(1),
      I1 => \Output_SO_reg[13]\(0),
      I2 => \^lookupvalid1_dp_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^lookupvalid2_dp_reg_0\,
      O => LookupValid1_DP_i_3_n_0
    );
LookupValid1_DP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \LookupAddress1_DP[12]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => LookupValid1_DP_i_1_n_0,
      Q => LookupValid1_DP
    );
LookupValid2_DP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \Output_SO_reg[13]\(0),
      I1 => \Output_SO_reg[13]\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => TimestampRefresh_S,
      O => LookupValid3_DN
    );
LookupValid2_DP_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A(5),
      I1 => A(0),
      I2 => A(3),
      O => LookupValid2_DP_i_11_n_0
    );
LookupValid2_DP_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^lookupaddress1_dp_reg[2]_0\
    );
LookupValid2_DP_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => \^iscornerupleft_s\
    );
LookupValid2_DP_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => LookupValid2_DP_i_11_n_0,
      I1 => A(4),
      I2 => A(1),
      I3 => A(6),
      I4 => A(2),
      O => \^lookupvalid2_dp_reg_0\
    );
LookupValid2_DP_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => LookupValid2_DP_i_11_n_0,
      I1 => A(4),
      I2 => A(1),
      I3 => A(6),
      I4 => A(2),
      O => \^lookupvalid1_dp_reg_0\
    );
LookupValid2_DP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \Output_SO_reg[0]\,
      Q => LookupValid2_DP
    );
LookupValid3_DP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => LookupValid3_DN,
      CLR => AR(1),
      D => \Output_SO_reg[1]\,
      Q => LookupValid3_DP
    );
\Output_SO[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA30000000"
    )
        port map (
      I0 => \Output_SO[0]_i_2__1_n_0\,
      I1 => \Output_SO[0]_i_3__1_n_0\,
      I2 => \Output_SO[0]_i_4__1_n_0\,
      I3 => State_DP(1),
      I4 => State_DP(0),
      I5 => State_DP(2),
      O => StatisticsFilteredBackgroundActivity_SN
    );
\Output_SO[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => BooleanToStdLogic17_in,
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      O => StatisticsFilteredRefractoryPeriod_SN
    );
\Output_SO[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC4444CFCC4744"
    )
        port map (
      I0 => LookupValid3_DP,
      I1 => State_DP(1),
      I2 => PixelType_DP(1),
      I3 => PixelType_DP(0),
      I4 => BooleanToStdLogic,
      I5 => LookupValid1_DP,
      O => \Output_SO[0]_i_2__1_n_0\
    );
\Output_SO[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => BooleanToStdLogic17_in,
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I2 => BooleanToStdLogic,
      I3 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      O => \Output_SO[0]_i_3__1_n_0\
    );
\Output_SO[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PixelType_DP(1),
      I1 => PixelType_DP(0),
      O => \Output_SO[0]_i_4__1_n_0\
    );
\Output_SO[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => LookupValid3_DP,
      I1 => State_DP(1),
      I2 => LookupValid2_DP,
      I3 => State_DP(0),
      I4 => LookupValid1_DP,
      I5 => BooleanToStdLogic,
      O => \Output_SO[13]_i_3_n_0\
    );
\Output_SO[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005700"
    )
        port map (
      I0 => \Output_SO_reg[13]\(9),
      I1 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I3 => PixelFilterOutValidReg_S,
      I4 => State_DP(1),
      I5 => State_DP(0),
      O => \Output_SO[13]_i_4_n_0\
    );
\PixelType_DP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => \PixelType_DP[0]_i_1_n_0\
    );
\PixelType_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => PixelType_DN1
    );
\PixelType_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => \PixelType_DP[0]_i_1_n_0\,
      Q => PixelType_DP(0)
    );
\PixelType_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => TimestampRefresh_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => PixelType_DN1,
      Q => PixelType_DP(1)
    );
\State_DP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \State_DP[2]_i_2__0_n_0\,
      I1 => State_DP(2),
      I2 => \State_DP[2]_i_5_n_0\,
      I3 => State_DP(0),
      O => \State_DP[0]_i_1_n_0\
    );
\State_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFFDF000000"
    )
        port map (
      I0 => LookupValid2_DP,
      I1 => BooleanToStdLogic,
      I2 => State_DP(2),
      I3 => State_DP(0),
      I4 => \State_DP[2]_i_5_n_0\,
      I5 => State_DP(1),
      O => \State_DP[1]_i_1_n_0\
    );
\State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2EFFFFFF000000"
    )
        port map (
      I0 => \State_DP[2]_i_2__0_n_0\,
      I1 => State_DP(0),
      I2 => \State_DP[2]_i_3_n_0\,
      I3 => \State_DP[2]_i_4_n_0\,
      I4 => \State_DP[2]_i_5_n_0\,
      I5 => State_DP(2),
      O => \State_DP[2]_i_1_n_0\
    );
\State_DP[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000D0D"
    )
        port map (
      I0 => LookupValid1_DP,
      I1 => BooleanToStdLogic,
      I2 => State_DP(1),
      I3 => PixelType_DP(1),
      I4 => PixelType_DP(0),
      O => \State_DP[2]_i_2__0_n_0\
    );
\State_DP[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => LookupValid2_DP,
      I1 => BooleanToStdLogic,
      O => \State_DP[2]_i_3_n_0\
    );
\State_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010001000"
    )
        port map (
      I0 => \State_DP[2]_i_6_n_0\,
      I1 => \Output_SO[0]_i_4__1_n_0\,
      I2 => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      I3 => BooleanToStdLogic,
      I4 => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      I5 => BooleanToStdLogic17_in,
      O => \State_DP[2]_i_4_n_0\
    );
\State_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFFFFFFF08"
    )
        port map (
      I0 => PixelFilterOutValidReg_S,
      I1 => \Output_SO_reg[13]\(9),
      I2 => baFilterTSBuffer_n_38,
      I3 => State_DP(1),
      I4 => State_DP(2),
      I5 => State_DP(0),
      O => \State_DP[2]_i_5_n_0\
    );
\State_DP[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      O => \State_DP[2]_i_6_n_0\
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \State_DP[0]_i_1_n_0\,
      Q => State_DP(0)
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \State_DP[1]_i_1_n_0\,
      Q => State_DP(1)
    );
\State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \State_DP[2]_i_1_n_0\,
      Q => State_DP(2)
    );
TSMap: entity work.brd_testAERDVSSM_0_0_BlockRAM
     port map (
      LogicClk_CI => LogicClk_CI,
      \LookupAddress0_DP_reg[12]\(12 downto 0) => LookupAddress0_DP(12 downto 0),
      \LookupAddress2_DP_reg[12]\(12 downto 0) => LookupAddress2_DP(12 downto 0),
      \LookupAddress3_DP_reg[12]\(12 downto 0) => LookupAddress3_DP(12 downto 0),
      \Output_SO_reg[17]\(17 downto 0) => TimestampBuffer_D(17 downto 0),
      Q(12 downto 0) => LookupAddress1_DP(12 downto 0),
      State_DP(2 downto 0) => State_DP(2 downto 0),
      p_1_out(17 downto 0) => Data_DO(17 downto 0)
    );
TSMapBuffer: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized4\
     port map (
      D(17 downto 0) => Data_DO(17 downto 0),
      LogicClk_CI => LogicClk_CI,
      Q(17) => TSMapBuffer_n_0,
      Q(16) => TSMapBuffer_n_1,
      Q(15) => TSMapBuffer_n_2,
      Q(14) => TSMapBuffer_n_3,
      Q(13) => TSMapBuffer_n_4,
      Q(12) => TSMapBuffer_n_5,
      Q(11) => TSMapBuffer_n_6,
      Q(10) => TSMapBuffer_n_7,
      Q(9) => TSMapBuffer_n_8,
      Q(8) => TSMapBuffer_n_9,
      Q(7) => TSMapBuffer_n_10,
      Q(6) => TSMapBuffer_n_11,
      Q(5) => TSMapBuffer_n_12,
      Q(4) => TSMapBuffer_n_13,
      Q(3) => TSMapBuffer_n_14,
      Q(2) => TSMapBuffer_n_15,
      Q(1) => TSMapBuffer_n_16,
      Q(0) => TSMapBuffer_n_17,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(0)
    );
baFilterTSBuffer: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized4_34\
     port map (
      CO(0) => BooleanToStdLogic17_in,
      D(17 downto 0) => Count_DP_reg(17 downto 0),
      DI(3) => baFilterTSBuffer_n_43,
      DI(2) => baFilterTSBuffer_n_44,
      DI(1) => baFilterTSBuffer_n_45,
      DI(0) => baFilterTSBuffer_n_46,
      \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(0) => BooleanToStdLogic,
      \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]_0\(11 downto 0) => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11 downto 0) => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      E(0) => E(0),
      LogicClk_CI => LogicClk_CI,
      LookupResult_D(17 downto 0) => LookupResult_D(17 downto 0),
      LookupValid3_DP_reg => \Output_SO[13]_i_3_n_0\,
      \Output_SO_reg[0]_0\(3) => baFilterTSBuffer_n_55,
      \Output_SO_reg[0]_0\(2) => baFilterTSBuffer_n_56,
      \Output_SO_reg[0]_0\(1) => baFilterTSBuffer_n_57,
      \Output_SO_reg[0]_0\(0) => baFilterTSBuffer_n_58,
      \Output_SO_reg[0]_1\(0) => baFilterTSBuffer_n_60,
      \Output_SO_reg[0]_2\(3) => baFilterTSBuffer_n_61,
      \Output_SO_reg[0]_2\(2) => baFilterTSBuffer_n_62,
      \Output_SO_reg[0]_2\(1) => baFilterTSBuffer_n_63,
      \Output_SO_reg[0]_2\(0) => baFilterTSBuffer_n_64,
      \Output_SO_reg[0]_3\(3) => baFilterTSBuffer_n_65,
      \Output_SO_reg[0]_3\(2) => baFilterTSBuffer_n_66,
      \Output_SO_reg[0]_3\(1) => baFilterTSBuffer_n_67,
      \Output_SO_reg[0]_3\(0) => baFilterTSBuffer_n_68,
      \Output_SO_reg[0]_4\(1) => baFilterTSBuffer_n_69,
      \Output_SO_reg[0]_4\(0) => baFilterTSBuffer_n_70,
      \Output_SO_reg[13]_0\ => \Output_SO[13]_i_4_n_0\,
      \Output_SO_reg[13]_1\(0) => \Output_SO_reg[13]\(9),
      \Output_SO_reg[17]_0\(0) => TimestampRefresh_S,
      \Output_SO_reg[17]_1\ => baFilterTSBuffer_n_38,
      \Output_SO_reg[17]_2\(17) => TSMapBuffer_n_0,
      \Output_SO_reg[17]_2\(16) => TSMapBuffer_n_1,
      \Output_SO_reg[17]_2\(15) => TSMapBuffer_n_2,
      \Output_SO_reg[17]_2\(14) => TSMapBuffer_n_3,
      \Output_SO_reg[17]_2\(13) => TSMapBuffer_n_4,
      \Output_SO_reg[17]_2\(12) => TSMapBuffer_n_5,
      \Output_SO_reg[17]_2\(11) => TSMapBuffer_n_6,
      \Output_SO_reg[17]_2\(10) => TSMapBuffer_n_7,
      \Output_SO_reg[17]_2\(9) => TSMapBuffer_n_8,
      \Output_SO_reg[17]_2\(8) => TSMapBuffer_n_9,
      \Output_SO_reg[17]_2\(7) => TSMapBuffer_n_10,
      \Output_SO_reg[17]_2\(6) => TSMapBuffer_n_11,
      \Output_SO_reg[17]_2\(5) => TSMapBuffer_n_12,
      \Output_SO_reg[17]_2\(4) => TSMapBuffer_n_13,
      \Output_SO_reg[17]_2\(3) => TSMapBuffer_n_14,
      \Output_SO_reg[17]_2\(2) => TSMapBuffer_n_15,
      \Output_SO_reg[17]_2\(1) => TSMapBuffer_n_16,
      \Output_SO_reg[17]_2\(0) => TSMapBuffer_n_17,
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S,
      Q(17 downto 0) => TimestampBuffer_D(17 downto 0),
      S(1) => baFilterTSBuffer_n_0,
      S(0) => baFilterTSBuffer_n_1,
      State_DP(2 downto 0) => State_DP(2 downto 0),
      \State_DP_reg[1]\(3) => baFilterTSBuffer_n_20,
      \State_DP_reg[1]\(2) => baFilterTSBuffer_n_21,
      \State_DP_reg[1]\(1) => baFilterTSBuffer_n_22,
      \State_DP_reg[1]\(0) => baFilterTSBuffer_n_23,
      \State_DP_reg[1]_0\(3) => baFilterTSBuffer_n_24,
      \State_DP_reg[1]_0\(2) => baFilterTSBuffer_n_25,
      \State_DP_reg[1]_0\(1) => baFilterTSBuffer_n_26,
      \State_DP_reg[1]_0\(0) => baFilterTSBuffer_n_27,
      \State_DP_reg[1]_1\(3) => baFilterTSBuffer_n_28,
      \State_DP_reg[1]_1\(2) => baFilterTSBuffer_n_29,
      \State_DP_reg[1]_1\(1) => baFilterTSBuffer_n_30,
      \State_DP_reg[1]_1\(0) => baFilterTSBuffer_n_31,
      \State_DP_reg[1]_2\(3) => baFilterTSBuffer_n_32,
      \State_DP_reg[1]_2\(2) => baFilterTSBuffer_n_33,
      \State_DP_reg[1]_2\(1) => baFilterTSBuffer_n_34,
      \State_DP_reg[1]_2\(0) => baFilterTSBuffer_n_35,
      \State_DP_reg[1]_3\(3) => baFilterTSBuffer_n_39,
      \State_DP_reg[1]_3\(2) => baFilterTSBuffer_n_40,
      \State_DP_reg[1]_3\(1) => baFilterTSBuffer_n_41,
      \State_DP_reg[1]_3\(0) => baFilterTSBuffer_n_42,
      \State_DP_reg[1]_4\(3) => baFilterTSBuffer_n_47,
      \State_DP_reg[1]_4\(2) => baFilterTSBuffer_n_48,
      \State_DP_reg[1]_4\(1) => baFilterTSBuffer_n_49,
      \State_DP_reg[1]_4\(0) => baFilterTSBuffer_n_50,
      \State_DP_reg[1]_5\(3) => baFilterTSBuffer_n_51,
      \State_DP_reg[1]_5\(2) => baFilterTSBuffer_n_52,
      \State_DP_reg[1]_5\(1) => baFilterTSBuffer_n_53,
      \State_DP_reg[1]_5\(0) => baFilterTSBuffer_n_54,
      \State_DP_reg[1]_6\(0) => baFilterTSBuffer_n_59,
      \State_DP_reg[1]_7\(0) => baFilterTSBuffer_n_71,
      \State_DP_reg[1]_8\ => \State_DP[2]_i_6_n_0\,
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
baFilterTSCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized0\
     port map (
      \Count_DP_reg[14]_0\ => baFilterTSTick_n_0,
      D(17 downto 0) => Count_DP_reg(17 downto 0),
      \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\,
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
baFilterTSTick: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized2\
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[17]\ => baFilterTSTick_n_0,
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ => baFilterTSBuffer_n_38,
      LogicClk_CI => LogicClk_CI
    );
\i___1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(4),
      I1 => \^lookupaddress0_dp_reg[7]_0\(5),
      O => \i___1_carry__0_i_3_n_0\
    );
\i___1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => TimestampAddress_D(4),
      I1 => \^lookupaddress0_dp_reg[7]_0\(4),
      O => \i___1_carry__0_i_4_n_0\
    );
\i___1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(3),
      I1 => TimestampAddress_D(4),
      O => \i___1_carry__0_i_5_n_0\
    );
\i___1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => TimestampAddress_D(10),
      I1 => TimestampAddress_D(11),
      O => \i___1_carry__1_i_2_n_0\
    );
\i___1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => TimestampAddress_D(9),
      I1 => TimestampAddress_D(10),
      O => \i___1_carry__1_i_3_n_0\
    );
\i___1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => TimestampAddress_D(8),
      I1 => TimestampAddress_D(9),
      O => \i___1_carry__1_i_4_n_0\
    );
\i___1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F00087770FFF7"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(5),
      I1 => \^lookupaddress0_dp_reg[7]_0\(4),
      I2 => \^iscornerupleft_s\,
      I3 => \LookupAddress3_DP[1]_i_2_n_0\,
      I4 => \^lookupaddress0_dp_reg[7]_0\(6),
      I5 => TimestampAddress_D(8),
      O => \i___1_carry__1_i_5_n_0\
    );
\i___1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => TimestampAddress_D(11),
      I1 => TimestampAddress_D(12),
      O => \i___1_carry__2_i_1_n_0\
    );
\i___1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \Output_SO_reg[13]\(1),
      I3 => \Output_SO_reg[13]\(0),
      O => \i___1_carry_i_2_n_0\
    );
\i___1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \Output_SO_reg[13]\(1),
      I4 => \Output_SO_reg[13]\(0),
      O => \i___1_carry_i_5_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => \^lookupaddress0_dp_reg[7]_0\(0),
      DI(3) => TimestampAddress_D(4),
      DI(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(3 downto 1),
      O(3 downto 1) => minusOp(4 downto 2),
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => TimestampAddress_D(8),
      DI(2 downto 0) => \^lookupaddress0_dp_reg[7]_0\(6 downto 4),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(6),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(5),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(4),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => TimestampAddress_D(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TimestampAddress_D(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lookupaddress0_dp_reg[7]_0\(1),
      O => minusOp_carry_i_4_n_0
    );
\minusOp_inferred__0/i___1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i___1_carry_n_0\,
      CO(2) => \minusOp_inferred__0/i___1_carry_n_1\,
      CO(1) => \minusOp_inferred__0/i___1_carry_n_2\,
      CO(0) => \minusOp_inferred__0/i___1_carry_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \i___1_carry_i_2_n_0\,
      DI(1) => \^lookupaddress0_dp_reg[7]_0\(1),
      DI(0) => '0',
      O(3 downto 0) => LookupAddress2_DN(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \i___1_carry_i_5_n_0\,
      S(0) => \^lookupaddress0_dp_reg[7]_0\(0)
    );
\minusOp_inferred__0/i___1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i___1_carry_n_0\,
      CO(3) => \minusOp_inferred__0/i___1_carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i___1_carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i___1_carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i___1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Output_SO_reg[1]_0\(0),
      DI(2) => '0',
      DI(1) => TimestampAddress_D(4),
      DI(0) => \^lookupaddress0_dp_reg[7]_0\(3),
      O(3 downto 0) => LookupAddress2_DN(7 downto 4),
      S(3) => \Output_SO_reg[0]_0\(0),
      S(2) => \i___1_carry__0_i_3_n_0\,
      S(1) => \i___1_carry__0_i_4_n_0\,
      S(0) => \i___1_carry__0_i_5_n_0\
    );
\minusOp_inferred__0/i___1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i___1_carry__0_n_0\,
      CO(3) => \minusOp_inferred__0/i___1_carry__1_n_0\,
      CO(2) => \minusOp_inferred__0/i___1_carry__1_n_1\,
      CO(1) => \minusOp_inferred__0/i___1_carry__1_n_2\,
      CO(0) => \minusOp_inferred__0/i___1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => TimestampAddress_D(10 downto 8),
      DI(0) => \Output_SO_reg[1]_1\(0),
      O(3 downto 0) => LookupAddress2_DN(11 downto 8),
      S(3) => \i___1_carry__1_i_2_n_0\,
      S(2) => \i___1_carry__1_i_3_n_0\,
      S(1) => \i___1_carry__1_i_4_n_0\,
      S(0) => \i___1_carry__1_i_5_n_0\
    );
\minusOp_inferred__0/i___1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i___1_carry__1_n_0\,
      CO(3 downto 0) => \NLW_minusOp_inferred__0/i___1_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_inferred__0/i___1_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => LookupAddress2_DN(12),
      S(3 downto 1) => B"000",
      S(0) => \i___1_carry__2_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    I145 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \State_DP_reg[2]_0\ : out STD_LOGIC;
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : out STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    O164 : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O163 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC;
    O162 : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O167 : in STD_LOGIC;
    SyncInClockSync_CO : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : in STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    \State_DP_reg[3]_0\ : in STD_LOGIC;
    In1Timestamp_S : in STD_LOGIC;
    \FifoData_DO_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerStateMachine : entity is "MultiplexerStateMachine";
end brd_testAERDVSSM_0_0_MultiplexerStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  signal \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_6_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_7_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_8_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SN0 : STD_LOGIC;
  signal HighestTimestampSent_SN1 : STD_LOGIC;
  signal HighestTimestampSent_SP : STD_LOGIC;
  signal HighestTimestampSent_SP_i_4_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_6_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_8_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_9_n_0 : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[Run_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_]\ : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal StateTimestampNext_DN : STD_LOGIC_VECTOR ( 1 to 1 );
  signal StateTimestampNext_DP : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal State_DN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal State_DN1 : STD_LOGIC;
  signal State_DN10_out : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \State_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \State_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \State_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \^state_dp_reg[2]_0\ : STD_LOGIC;
  signal TimestampOverflowBufferOverflow_S : STD_LOGIC;
  signal TimestampOverflow_S : STD_LOGIC;
  signal TimestampResetBufferClear_S : STD_LOGIC;
  signal TimestampResetBuffer_S : STD_LOGIC;
  signal TimestampResetExternalDetected_S : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsDVSDroppedReg_n_0\ : STD_LOGIC;
  signal timestampChangeDetector_n_17 : STD_LOGIC;
  signal tsGenerator_n_1 : STD_LOGIC;
  signal tsGenerator_n_10 : STD_LOGIC;
  signal tsGenerator_n_11 : STD_LOGIC;
  signal tsGenerator_n_12 : STD_LOGIC;
  signal tsGenerator_n_13 : STD_LOGIC;
  signal tsGenerator_n_14 : STD_LOGIC;
  signal tsGenerator_n_15 : STD_LOGIC;
  signal tsGenerator_n_17 : STD_LOGIC;
  signal tsGenerator_n_18 : STD_LOGIC;
  signal tsGenerator_n_19 : STD_LOGIC;
  signal tsGenerator_n_2 : STD_LOGIC;
  signal tsGenerator_n_20 : STD_LOGIC;
  signal tsGenerator_n_21 : STD_LOGIC;
  signal tsGenerator_n_22 : STD_LOGIC;
  signal tsGenerator_n_23 : STD_LOGIC;
  signal tsGenerator_n_24 : STD_LOGIC;
  signal tsGenerator_n_25 : STD_LOGIC;
  signal tsGenerator_n_26 : STD_LOGIC;
  signal tsGenerator_n_27 : STD_LOGIC;
  signal tsGenerator_n_28 : STD_LOGIC;
  signal tsGenerator_n_29 : STD_LOGIC;
  signal tsGenerator_n_3 : STD_LOGIC;
  signal tsGenerator_n_30 : STD_LOGIC;
  signal tsGenerator_n_31 : STD_LOGIC;
  signal tsGenerator_n_32 : STD_LOGIC;
  signal tsGenerator_n_33 : STD_LOGIC;
  signal tsGenerator_n_34 : STD_LOGIC;
  signal tsGenerator_n_35 : STD_LOGIC;
  signal tsGenerator_n_4 : STD_LOGIC;
  signal tsGenerator_n_5 : STD_LOGIC;
  signal tsGenerator_n_6 : STD_LOGIC;
  signal tsGenerator_n_7 : STD_LOGIC;
  signal tsGenerator_n_8 : STD_LOGIC;
  signal tsGenerator_n_9 : STD_LOGIC;
  signal tsOverflowBuffer_n_1 : STD_LOGIC;
  signal tsOverflowBuffer_n_10 : STD_LOGIC;
  signal tsOverflowBuffer_n_11 : STD_LOGIC;
  signal tsOverflowBuffer_n_12 : STD_LOGIC;
  signal tsOverflowBuffer_n_13 : STD_LOGIC;
  signal tsOverflowBuffer_n_2 : STD_LOGIC;
  signal tsOverflowBuffer_n_3 : STD_LOGIC;
  signal tsOverflowBuffer_n_4 : STD_LOGIC;
  signal tsOverflowBuffer_n_5 : STD_LOGIC;
  signal tsOverflowBuffer_n_6 : STD_LOGIC;
  signal tsOverflowBuffer_n_7 : STD_LOGIC;
  signal tsOverflowBuffer_n_8 : STD_LOGIC;
  signal tsOverflowBuffer_n_9 : STD_LOGIC;
  signal tsResetBuffer_n_5 : STD_LOGIC;
  signal tsSynchronizer_n_2 : STD_LOGIC;
  signal tsSynchronizer_n_3 : STD_LOGIC;
  signal tsSynchronizer_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[14]_INST_0_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_7 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of HighestTimestampSent_SP_i_9 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \State_DP[2]_i_2\ : label is "soft_lutpair87";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \State_DP_reg[2]_0\ <= \^state_dp_reg[2]_0\;
\AERSMOutFifoData_DO[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => FifoData_DO(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[0]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => State_DP(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => State_DP(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\
    );
AERSMOutFifoWrite_SO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_6_n_0,
      I1 => AERSMOutFifoWrite_SO_INST_0_i_7_n_0,
      I2 => PreviousData_DP(7),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(10),
      I5 => AERSMOutFifoWrite_SO_INST_0_i_8_n_0,
      O => HighestTimestampSent_SN0
    );
AERSMOutFifoWrite_SO_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(14),
      I1 => PreviousData_DP(12),
      I2 => PreviousData_DP(3),
      I3 => PreviousData_DP(2),
      O => AERSMOutFifoWrite_SO_INST_0_i_6_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(8),
      I1 => PreviousData_DP(11),
      I2 => PreviousData_DP(13),
      I3 => PreviousData_DP(9),
      O => AERSMOutFifoWrite_SO_INST_0_i_7_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(1),
      I1 => PreviousData_DP(0),
      I2 => PreviousData_DP(5),
      I3 => PreviousData_DP(4),
      O => AERSMOutFifoWrite_SO_INST_0_i_8_n_0
    );
HighestTimestampSent_SP_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => HighestTimestampSent_SP_i_4_n_0
    );
HighestTimestampSent_SP_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => PreviousData_DP(2),
      I1 => PreviousData_DP(3),
      I2 => PreviousData_DP(0),
      I3 => PreviousData_DP(1),
      I4 => HighestTimestampSent_SP_i_8_n_0,
      O => HighestTimestampSent_SP_i_6_n_0
    );
HighestTimestampSent_SP_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => PreviousData_DP(7),
      I1 => PreviousData_DP(6),
      I2 => PreviousData_DP(5),
      I3 => PreviousData_DP(4),
      O => HighestTimestampSent_SP_i_8_n_0
    );
HighestTimestampSent_SP_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => PreviousData_DP(11),
      I1 => PreviousData_DP(10),
      I2 => PreviousData_DP(9),
      I3 => PreviousData_DP(8),
      O => HighestTimestampSent_SP_i_9_n_0
    );
HighestTimestampSent_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => tsGenerator_n_35,
      Q => HighestTimestampSent_SP
    );
\MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => O167,
      Q => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\
    );
\MultiplexerConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => O162,
      Q => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\
    );
\MultiplexerConfigReg_D_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => O164,
      Q => State_DN10_out
    );
\MultiplexerConfigReg_D_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => O163,
      Q => \MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_]\
    );
\StateTimestampNext_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^state_dp_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => FifoData_DO(13),
      I4 => FifoData_DO(14),
      I5 => FifoData_DO(12),
      O => StateTimestampNext_DN(1)
    );
\StateTimestampNext_DP[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      O => \^state_dp_reg[2]_0\
    );
\StateTimestampNext_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => StateTimestampNext_DN(1),
      PRE => AR(0),
      Q => StateTimestampNext_DP(1)
    );
\StateTimestampNext_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FifoData_DO_reg[12]\(0),
      Q => StateTimestampNext_DP(3)
    );
\State_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000055555555"
    )
        port map (
      I0 => \State_DP_reg[3]_0\,
      I1 => StateTimestampNext_DP(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => State_DP(1),
      I5 => State_DP(0),
      O => \State_DP[1]_i_2_n_0\
    );
\State_DP[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => State_DP(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \State_DP[2]_i_2_n_0\
    );
\State_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000F000F000F00"
    )
        port map (
      I0 => AERSMFifoAlmostFull_AI,
      I1 => AERSMFifoFull_AI,
      I2 => \^q\(0),
      I3 => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      I4 => \OutFifoControl_SO[Empty_S]\,
      I5 => \OutFifoControl_SO[AlmostEmpty_S]\,
      O => \State_DP[3]_i_3_n_0\
    );
\State_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000F000500"
    )
        port map (
      I0 => In1Timestamp_S,
      I1 => StateTimestampNext_DP(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => State_DP(1),
      I5 => State_DP(0),
      O => \State_DP[3]_i_5_n_0\
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsResetBuffer_n_5,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => State_DN(0),
      Q => State_DP(0)
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsResetBuffer_n_5,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => State_DN(1),
      Q => State_DP(1)
    );
\State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsResetBuffer_n_5,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => State_DN(2),
      Q => \^q\(0)
    );
\State_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsResetBuffer_n_5,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => State_DN(3),
      Q => \^q\(1)
    );
\TimestampBuffer_D_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_15,
      Q => PreviousData_DP(0)
    );
\TimestampBuffer_D_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_5,
      Q => PreviousData_DP(10)
    );
\TimestampBuffer_D_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_4,
      Q => PreviousData_DP(11)
    );
\TimestampBuffer_D_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_3,
      Q => PreviousData_DP(12)
    );
\TimestampBuffer_D_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_2,
      Q => PreviousData_DP(13)
    );
\TimestampBuffer_D_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_1,
      Q => PreviousData_DP(14)
    );
\TimestampBuffer_D_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_14,
      Q => PreviousData_DP(1)
    );
\TimestampBuffer_D_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_13,
      Q => PreviousData_DP(2)
    );
\TimestampBuffer_D_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_12,
      Q => PreviousData_DP(3)
    );
\TimestampBuffer_D_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_11,
      Q => PreviousData_DP(4)
    );
\TimestampBuffer_D_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_10,
      Q => PreviousData_DP(5)
    );
\TimestampBuffer_D_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_9,
      Q => PreviousData_DP(6)
    );
\TimestampBuffer_D_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_8,
      Q => PreviousData_DP(7)
    );
\TimestampBuffer_D_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_7,
      Q => PreviousData_DP(8)
    );
\TimestampBuffer_D_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => tsGenerator_n_6,
      Q => PreviousData_DP(9)
    );
\i__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i__i_2_n_0\,
      I1 => \^state_dp_reg[2]_0\,
      I2 => \OutFifoControl_SO[Empty_S]\,
      I3 => \^q\(0),
      I4 => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\,
      I5 => \^q\(1),
      O => \DVSAERFifoControlIn_S[ReadSide][Read_S]\
    );
\i__i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200021"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \OutFifoControl_SO[Empty_S]\,
      I5 => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      O => \i__i_2_n_0\
    );
\statisticsSupport.StatisticsDVSDroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter
     port map (
      AR(0) => AR(0),
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\(39 downto 0),
      \MultiplexerConfigReg_D_reg[Run_S]\ => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsDVSDroppedReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0)
    );
\statisticsSupport.StatisticsDVSDroppedReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_3\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsDVSDroppedReg_n_0\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]\ => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\,
      \MultiplexerConfigReg_D_reg[Run_S]\ => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      \OutFifoControl_SO[Empty_S]\ => \OutFifoControl_SO[Empty_S]\,
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1 downto 0) => State_DP(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0)
    );
\statisticsSupport.StatisticsExtInputDroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_4
     port map (
      AR(0) => AR(0),
      D(39 downto 0) => D(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_D_reg[Run_S]\ => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0)
    );
timestampChangeDetector: entity work.brd_testAERDVSSM_0_0_ChangeDetector
     port map (
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(0) => AR(0),
      \Count_DP_reg[0]\ => tsOverflowBuffer_n_12,
      \Count_DP_reg[12]\(0) => tsGenerator_n_34,
      FifoData_DO(13 downto 0) => FifoData_DO(14 downto 1),
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN1 => HighestTimestampSent_SN1,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => timestampChangeDetector_n_17,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => tsGenerator_n_28,
      Q(14 downto 0) => PreviousData_DP(14 downto 0),
      S(3) => tsGenerator_n_30,
      S(2) => tsGenerator_n_31,
      S(1) => tsGenerator_n_32,
      S(0) => tsGenerator_n_33,
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\,
      \State_DP_reg[1]_0\ => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\,
      \State_DP_reg[1]_1\ => tsGenerator_n_17,
      \State_DP_reg[1]_10\ => tsGenerator_n_26,
      \State_DP_reg[1]_11\ => tsGenerator_n_27,
      \State_DP_reg[1]_2\ => tsGenerator_n_18,
      \State_DP_reg[1]_3\ => tsGenerator_n_19,
      \State_DP_reg[1]_4\ => tsGenerator_n_20,
      \State_DP_reg[1]_5\ => tsGenerator_n_21,
      \State_DP_reg[1]_6\ => tsGenerator_n_22,
      \State_DP_reg[1]_7\ => tsGenerator_n_23,
      \State_DP_reg[1]_8\ => tsGenerator_n_24,
      \State_DP_reg[1]_9\ => tsGenerator_n_25,
      \State_DP_reg[2]\ => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\,
      \State_DP_reg[3]\(3 downto 2) => \^q\(1 downto 0),
      \State_DP_reg[3]\(1 downto 0) => State_DP(1 downto 0),
      \TimestampBuffer_D_reg[11]\ => HighestTimestampSent_SP_i_9_n_0,
      TimestampOverflow_S => TimestampOverflow_S
    );
tsGenerator: entity work.brd_testAERDVSSM_0_0_ContinuousCounter
     port map (
      \AERSMOutFifoData_DO[10]\ => tsGenerator_n_26,
      \AERSMOutFifoData_DO[11]\ => tsGenerator_n_27,
      \AERSMOutFifoData_DO[12]\ => tsGenerator_n_28,
      \AERSMOutFifoData_DO[1]\ => tsGenerator_n_17,
      \AERSMOutFifoData_DO[2]\ => tsGenerator_n_18,
      \AERSMOutFifoData_DO[3]\ => tsGenerator_n_19,
      \AERSMOutFifoData_DO[4]\ => tsGenerator_n_20,
      \AERSMOutFifoData_DO[5]\ => tsGenerator_n_21,
      \AERSMOutFifoData_DO[6]\ => tsGenerator_n_22,
      \AERSMOutFifoData_DO[7]\ => tsGenerator_n_23,
      \AERSMOutFifoData_DO[8]\ => tsGenerator_n_24,
      \AERSMOutFifoData_DO[9]\ => tsGenerator_n_25,
      AR(0) => AR(0),
      \Count_DP_reg[11]_0\(10) => tsOverflowBuffer_n_1,
      \Count_DP_reg[11]_0\(9) => tsOverflowBuffer_n_2,
      \Count_DP_reg[11]_0\(8) => tsOverflowBuffer_n_3,
      \Count_DP_reg[11]_0\(7) => tsOverflowBuffer_n_4,
      \Count_DP_reg[11]_0\(6) => tsOverflowBuffer_n_5,
      \Count_DP_reg[11]_0\(5) => tsOverflowBuffer_n_6,
      \Count_DP_reg[11]_0\(4) => tsOverflowBuffer_n_7,
      \Count_DP_reg[11]_0\(3) => tsOverflowBuffer_n_8,
      \Count_DP_reg[11]_0\(2) => tsOverflowBuffer_n_9,
      \Count_DP_reg[11]_0\(1) => tsOverflowBuffer_n_10,
      \Count_DP_reg[11]_0\(0) => tsOverflowBuffer_n_11,
      E(0) => tsGenerator_n_29,
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => tsGenerator_n_35,
      HighestTimestampSent_SP_reg_0 => tsOverflowBuffer_n_13,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg(0) => tsGenerator_n_34,
      \MultiplexerConfigReg_D_reg[TimestampRun_S]\ => \MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_]\,
      \MultiplexerConfigReg_D_reg[TimestampRun_S]_0\(0) => tsSynchronizer_n_2,
      Q(14) => tsGenerator_n_1,
      Q(13) => tsGenerator_n_2,
      Q(12) => tsGenerator_n_3,
      Q(11) => tsGenerator_n_4,
      Q(10) => tsGenerator_n_5,
      Q(9) => tsGenerator_n_6,
      Q(8) => tsGenerator_n_7,
      Q(7) => tsGenerator_n_8,
      Q(6) => tsGenerator_n_9,
      Q(5) => tsGenerator_n_10,
      Q(4) => tsGenerator_n_11,
      Q(3) => tsGenerator_n_12,
      Q(2) => tsGenerator_n_13,
      Q(1) => tsGenerator_n_14,
      Q(0) => tsGenerator_n_15,
      S(3) => tsGenerator_n_30,
      S(2) => tsGenerator_n_31,
      S(1) => tsGenerator_n_32,
      S(0) => tsGenerator_n_33,
      \State_DP_reg[2]\ => HighestTimestampSent_SP_i_4_n_0,
      \State_DP_reg[3]\(3 downto 2) => \^q\(1 downto 0),
      \State_DP_reg[3]\(1 downto 0) => State_DP(1 downto 0),
      \SyncSignalSyncFF_S_reg[0]\ => tsSynchronizer_n_3,
      \SyncSignalSyncFF_S_reg_rep__3\(0) => \SyncSignalSyncFF_S_reg_rep__3\(0),
      \TimestampBuffer_D_reg[14]\(14 downto 0) => PreviousData_DP(14 downto 0),
      TimestampOverflow_S => TimestampOverflow_S,
      TimestampResetBufferClear_S => TimestampResetBufferClear_S
    );
tsOverflowBuffer: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\
     port map (
      \AERSMOutFifoData_DO[0]\ => tsOverflowBuffer_n_12,
      AR(0) => AR(0),
      E(0) => tsGenerator_n_29,
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN1 => HighestTimestampSent_SN1,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => tsOverflowBuffer_n_13,
      LogicClk_CI => LogicClk_CI,
      Q(10) => tsOverflowBuffer_n_1,
      Q(9) => tsOverflowBuffer_n_2,
      Q(8) => tsOverflowBuffer_n_3,
      Q(7) => tsOverflowBuffer_n_4,
      Q(6) => tsOverflowBuffer_n_5,
      Q(5) => tsOverflowBuffer_n_6,
      Q(4) => tsOverflowBuffer_n_7,
      Q(3) => tsOverflowBuffer_n_8,
      Q(2) => tsOverflowBuffer_n_9,
      Q(1) => tsOverflowBuffer_n_10,
      Q(0) => tsOverflowBuffer_n_11,
      State_DN1 => State_DN1,
      \State_DP_reg[3]\(3 downto 2) => \^q\(1 downto 0),
      \State_DP_reg[3]\(1 downto 0) => State_DP(1 downto 0),
      \TimestampBuffer_D_reg[12]\ => timestampChangeDetector_n_17,
      \TimestampBuffer_D_reg[2]\ => HighestTimestampSent_SP_i_6_n_0,
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampOverflow_S => TimestampOverflow_S
    );
tsResetBuffer: entity work.brd_testAERDVSSM_0_0_BufferClear
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AR(0) => AR(0),
      D(3 downto 0) => State_DN(3 downto 0),
      E(0) => tsResetBuffer_n_5,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_D_reg[Run_S]\ => \MultiplexerConfigReg_D_reg[Run_S_n_0_]\,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \OutFifoControl_SO[AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \OutFifoControl_SO[Empty_S]\,
      \Output_SO_reg[0]\ => tsSynchronizer_n_4,
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1 downto 0) => State_DP(1 downto 0),
      \StateTimestampNext_DP_reg[1]\ => \State_DP[1]_i_2_n_0\,
      \StateTimestampNext_DP_reg[3]\ => \State_DP[3]_i_5_n_0\,
      State_DN1 => State_DN1,
      \State_DP_reg[0]\ => \State_DP[2]_i_2_n_0\,
      \State_DP_reg[1]\ => \^state_dp_reg[2]_0\,
      \State_DP_reg[2]\ => \State_DP[3]_i_3_n_0\,
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
tsResetExternalDetector: entity work.brd_testAERDVSSM_0_0_PulseDetector
     port map (
      LogicClk_CI => LogicClk_CI,
      State_DN10_out => State_DN10_out,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0),
      TimestampResetExternalDetected_S => TimestampResetExternalDetected_S
    );
tsSynchronizer: entity work.brd_testAERDVSSM_0_0_TimestampSynchronizer
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[14]\(0) => tsSynchronizer_n_2,
      \Count_DP_reg[14]_0\ => tsSynchronizer_n_3,
      I145(0) => I145(0),
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => tsSynchronizer_n_4,
      \MultiplexerConfigReg_D_reg[TimestampRun_S]\ => \MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_]\,
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1 downto 0) => State_DP(1 downto 0),
      SyncInClockSync_CO => SyncInClockSync_CO,
      SyncOutClock_CO => SyncOutClock_CO,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0),
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampResetBufferClear_S => TimestampResetBufferClear_S,
      TimestampResetBuffer_S => TimestampResetBuffer_S,
      TimestampResetExternalDetected_S => TimestampResetExternalDetected_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChipBiasSelector is
  port (
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[GlobalShutter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ChipOutput_DP_reg[0]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \ParamOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[5]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[5]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[7]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_1\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__32\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChipBiasSelector : entity is "ChipBiasSelector";
end brd_testAERDVSSM_0_0_ChipBiasSelector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChipBiasSelector is
  signal \BiasConfigReg_DP_reg[AEPdBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AEPuXBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AEPuYBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcCompBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcRefHigh_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcRefLow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcTestVoltage_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[ApsCas_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[ApsROSFBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[BiasBuffer_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[ColSelLowBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[DACBufBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[DiffBn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[IFRefrBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[IFThrBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[LocalBufBn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[OffBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[OnBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PadFollBn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[PixInvBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PrBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PrSFBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[ReadoutBufBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[RefrBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[SSN_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[SSP_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^chipconfigreg_dp_reg[aernarow_s]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[AnalogMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AnalogMux1_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AnalogMux2_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[BiasMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux1_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux2_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux3_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^chipconfigreg_dp_reg[globalshutter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resetcalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resettestpixel_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[selectgraycounter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[testadc_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[typencalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[useaout_s]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_]\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\ : STD_LOGIC;
  signal \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0\ : STD_LOGIC;
begin
  \ChipConfigReg_DP_reg[AERnArow_S]\ <= \^chipconfigreg_dp_reg[aernarow_s]\;
  \ChipConfigReg_DP_reg[GlobalShutter_S]\ <= \^chipconfigreg_dp_reg[globalshutter_s]\;
  \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[resetcalibneuron_s]\;
  \ChipConfigReg_DP_reg[ResetTestPixel_S]\ <= \^chipconfigreg_dp_reg[resettestpixel_s]\;
  \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ <= \^chipconfigreg_dp_reg[selectgraycounter_s]\;
  \ChipConfigReg_DP_reg[TestADC_S]\ <= \^chipconfigreg_dp_reg[testadc_s]\;
  \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[typencalibneuron_s]\;
  \ChipConfigReg_DP_reg[UseAOut_S]\ <= \^chipconfigreg_dp_reg[useaout_s]\;
  Q(0) <= \^q\(0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0\(5 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(5 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0\(5 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(5 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0\(5 downto 0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(5 downto 0);
  \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0\(0) <= \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]_0\(0);
\davis346ChipBias.davis346ChipBiasSM\: entity work.brd_testAERDVSSM_0_0_DAVIS346StateMachine
     port map (
      AR(1) => \SyncSignalSyncFF_S_reg_rep__34\(0),
      AR(0) => \SyncSignalSyncFF_S_reg_rep__33\(0),
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      \ChipConfig_DI[AERnArow_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_]\,
      \ChipConfig_DI[GlobalShutter_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_]\,
      \ChipConfig_DI[ResetCalibNeuron_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\,
      \ChipConfig_DI[ResetTestPixel_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\,
      \ChipConfig_DI[SelectGrayCounter_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\,
      \ChipConfig_DI[TestADC_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_]\,
      \ChipConfig_DI[TypeNCalibNeuron_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\,
      \ChipConfig_DI[UseAOut_S]\ => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_]\,
      LogicClk_CI => LogicClk_CI,
      Q(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\,
      Q(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\,
      Q(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\,
      Q(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0),
      \SyncSignalSyncFF_S_reg_rep__23\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__23\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__25\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__25\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__27\(0) => \SyncSignalSyncFF_S_reg_rep__27\(1),
      \SyncSignalSyncFF_S_reg_rep__28\(1) => \SyncSignalSyncFF_S_reg_rep__27\(0),
      \SyncSignalSyncFF_S_reg_rep__28\(0) => \SyncSignalSyncFF_S_reg_rep__29\(0),
      \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__31\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__32\(0) => \SyncSignalSyncFF_S_reg_rep__32\(0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(15) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(15) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(14) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(13) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(12) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(11) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(10) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(9) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(8) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(7) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(6) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(5) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(4) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(3) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(2) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(1) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\(0) => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(3) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(2) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(1) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\,
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\(0) => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\
    );
\davis346ChipBias.davis346ChipBiasSPIConfig\: entity work.brd_testAERDVSSM_0_0_DAVIS346SPIConfig
     port map (
      AR(1) => \SyncSignalSyncFF_S_reg_rep__15\(0),
      AR(0) => AR(0),
      \BiasOutput_DP_reg[10]_0\ => \BiasOutput_DP_reg[10]\,
      \BiasOutput_DP_reg[10]_1\ => \BiasOutput_DP_reg[10]_0\,
      \BiasOutput_DP_reg[11]_0\ => \BiasOutput_DP_reg[11]\,
      \BiasOutput_DP_reg[11]_1\ => \BiasOutput_DP_reg[11]_0\,
      \BiasOutput_DP_reg[12]_0\ => \BiasOutput_DP_reg[12]\,
      \BiasOutput_DP_reg[12]_1\ => \BiasOutput_DP_reg[12]_0\,
      \BiasOutput_DP_reg[13]_0\ => \BiasOutput_DP_reg[13]\,
      \BiasOutput_DP_reg[13]_1\ => \BiasOutput_DP_reg[13]_0\,
      \BiasOutput_DP_reg[14]_0\ => \BiasOutput_DP_reg[14]\,
      \BiasOutput_DP_reg[14]_1\ => \BiasOutput_DP_reg[14]_0\,
      \BiasOutput_DP_reg[9]_0\ => \BiasOutput_DP_reg[9]\,
      \BiasOutput_DP_reg[9]_1\ => \BiasOutput_DP_reg[9]_0\,
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \^chipconfigreg_dp_reg[aernarow_s]\,
      \ChipConfigReg_DP_reg[GlobalShutter_S]\ => \^chipconfigreg_dp_reg[globalshutter_s]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \^chipconfigreg_dp_reg[testadc_s]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \^chipconfigreg_dp_reg[useaout_s]\,
      \ChipOutput_DP_reg[0]_0\ => \ChipOutput_DP_reg[0]\,
      \ChipOutput_DP_reg[0]_1\ => \ChipOutput_DP_reg[0]_0\,
      \ChipOutput_DP_reg[1]_0\ => \ChipOutput_DP_reg[1]\,
      \ChipOutput_DP_reg[1]_1\ => \ChipOutput_DP_reg[1]_0\,
      \ChipOutput_DP_reg[2]_0\ => \ChipOutput_DP_reg[2]\,
      \ChipOutput_DP_reg[2]_1\ => \ChipOutput_DP_reg[2]_0\,
      \ChipOutput_DP_reg[3]_0\ => \ChipOutput_DP_reg[3]\,
      \ChipOutput_DP_reg[3]_1\ => \ChipOutput_DP_reg[3]_0\,
      ConfigParamAddress_DO(2 downto 0) => ConfigParamAddress_DO(2 downto 0),
      ConfigParamInput_DO(15 downto 0) => ConfigParamInput_DO(15 downto 0),
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]\ => \ParamAddressReg_DP_reg[0]\,
      \ParamAddressReg_DP_reg[0]_0\ => \ParamAddressReg_DP_reg[0]_0\,
      \ParamAddressReg_DP_reg[0]_1\ => \ParamAddressReg_DP_reg[0]_1\,
      \ParamAddressReg_DP_reg[0]_2\(0) => \ParamAddressReg_DP_reg[0]_2\(0),
      \ParamAddressReg_DP_reg[0]_3\(0) => \ParamAddressReg_DP_reg[0]_3\(0),
      \ParamAddressReg_DP_reg[0]_4\(0) => \ParamAddressReg_DP_reg[0]_4\(0),
      \ParamAddressReg_DP_reg[0]_5\(0) => \ParamAddressReg_DP_reg[0]_5\(0),
      \ParamAddressReg_DP_reg[0]_6\(0) => \ParamAddressReg_DP_reg[0]_6\(0),
      \ParamAddressReg_DP_reg[0]_7\(0) => \ParamAddressReg_DP_reg[0]_7\(0),
      \ParamAddressReg_DP_reg[1]\(0) => \ParamAddressReg_DP_reg[1]\(0),
      \ParamAddressReg_DP_reg[1]_0\(0) => \ParamAddressReg_DP_reg[1]_0\(0),
      \ParamAddressReg_DP_reg[1]_1\(0) => \ParamAddressReg_DP_reg[1]_1\(0),
      \ParamAddressReg_DP_reg[1]_2\(0) => \ParamAddressReg_DP_reg[1]_2\(0),
      \ParamAddressReg_DP_reg[1]_3\(0) => \ParamAddressReg_DP_reg[1]_3\(0),
      \ParamAddressReg_DP_reg[1]_4\(0) => \ParamAddressReg_DP_reg[1]_4\(0),
      \ParamAddressReg_DP_reg[1]_5\(0) => \ParamAddressReg_DP_reg[1]_5\(0),
      \ParamAddressReg_DP_reg[1]_6\(0) => \ParamAddressReg_DP_reg[1]_6\(0),
      \ParamAddressReg_DP_reg[1]_7\(0) => \ParamAddressReg_DP_reg[1]_7\(0),
      \ParamAddressReg_DP_reg[1]_8\(0) => \ParamAddressReg_DP_reg[1]_8\(0),
      \ParamAddressReg_DP_reg[2]\(0) => \ParamAddressReg_DP_reg[2]\(0),
      \ParamAddressReg_DP_reg[2]_0\(0) => \ParamAddressReg_DP_reg[2]_0\(0),
      \ParamAddressReg_DP_reg[2]_1\(0) => \ParamAddressReg_DP_reg[2]_1\(0),
      \ParamAddressReg_DP_reg[3]\(0) => \ParamAddressReg_DP_reg[3]\(0),
      \ParamAddressReg_DP_reg[3]_0\(0) => \ParamAddressReg_DP_reg[3]_0\(0),
      \ParamAddressReg_DP_reg[3]_1\(0) => \ParamAddressReg_DP_reg[3]_1\(0),
      \ParamAddressReg_DP_reg[3]_2\(0) => \ParamAddressReg_DP_reg[3]_2\(0),
      \ParamAddressReg_DP_reg[3]_3\(0) => \ParamAddressReg_DP_reg[3]_3\(0),
      \ParamAddressReg_DP_reg[3]_4\(0) => \ParamAddressReg_DP_reg[3]_4\(0),
      \ParamAddressReg_DP_reg[3]_5\(0) => \ParamAddressReg_DP_reg[3]_5\(0),
      \ParamAddressReg_DP_reg[3]_6\(0) => \ParamAddressReg_DP_reg[3]_6\(0),
      \ParamAddressReg_DP_reg[4]\(0) => \ParamAddressReg_DP_reg[4]\(0),
      \ParamAddressReg_DP_reg[4]_0\(0) => \ParamAddressReg_DP_reg[4]_0\(0),
      \ParamAddressReg_DP_reg[4]_1\(0) => \ParamAddressReg_DP_reg[4]_1\(0),
      \ParamAddressReg_DP_reg[4]_2\(3 downto 0) => \ParamAddressReg_DP_reg[4]_2\(3 downto 0),
      \ParamAddressReg_DP_reg[5]\ => \ParamAddressReg_DP_reg[5]\,
      \ParamAddressReg_DP_reg[5]_0\ => \ParamAddressReg_DP_reg[5]_0\,
      \ParamAddressReg_DP_reg[5]_1\(0) => \ParamAddressReg_DP_reg[5]_1\(0),
      \ParamAddressReg_DP_reg[5]_2\(0) => \ParamAddressReg_DP_reg[5]_2\(0),
      \ParamAddressReg_DP_reg[5]_3\(0) => \ParamAddressReg_DP_reg[5]_3\(0),
      \ParamAddressReg_DP_reg[5]_4\(0) => \ParamAddressReg_DP_reg[5]_4\(0),
      \ParamAddressReg_DP_reg[7]\ => \ParamAddressReg_DP_reg[7]\,
      \ParamAddressReg_DP_reg[7]_0\(0) => \ParamAddressReg_DP_reg[7]_0\(0),
      \ParamInput_DP_reg[0]\ => \ParamInput_DP_reg[0]\,
      \ParamInput_DP_reg[0]_0\ => \ParamInput_DP_reg[0]_0\,
      \ParamInput_DP_reg[0]_1\ => \ParamInput_DP_reg[0]_1\,
      \ParamInput_DP_reg[0]_2\ => \ParamInput_DP_reg[0]_2\,
      \ParamInput_DP_reg[0]_3\ => \ParamInput_DP_reg[0]_3\,
      \ParamInput_DP_reg[0]_4\ => \ParamInput_DP_reg[0]_4\,
      \ParamInput_DP_reg[0]_5\ => \ParamInput_DP_reg[0]_5\,
      \ParamInput_DP_reg[0]_6\ => \ParamInput_DP_reg[0]_6\,
      \ParamOutput_DP_reg[15]\(15 downto 0) => \ParamOutput_DP_reg[15]\(15 downto 0),
      \ParamOutput_DP_reg[3]\(3 downto 0) => \ParamOutput_DP_reg[3]\(3 downto 0),
      Q(15) => \^q\(0),
      Q(14 downto 0) => \BiasConfigReg_DP_reg[SSN_D]\(14 downto 0),
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0),
      \SyncSignalSyncFF_S_reg_rep__11\(1) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__10\(0),
      \SyncSignalSyncFF_S_reg_rep__19\(1) => \SyncSignalSyncFF_S_reg_rep__19\(0),
      \SyncSignalSyncFF_S_reg_rep__19\(0) => \SyncSignalSyncFF_S_reg_rep__18\(0),
      \SyncSignalSyncFF_S_reg_rep__21\(1) => \SyncSignalSyncFF_S_reg_rep__21\(0),
      \SyncSignalSyncFF_S_reg_rep__21\(0) => \SyncSignalSyncFF_S_reg_rep__20\(0),
      \SyncSignalSyncFF_S_reg_rep__23\(1) => \SyncSignalSyncFF_S_reg_rep__23\(1),
      \SyncSignalSyncFF_S_reg_rep__23\(0) => \SyncSignalSyncFF_S_reg_rep__22\(0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPdBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPuXBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPuYBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AdcCompBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[AdcRefLow_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[ApsCas_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[BiasBuffer_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[DACBufBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]\(14 downto 9) => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(5 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]\(8 downto 0) => \BiasConfigReg_DP_reg[DiffBn_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[IFRefrBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[IFThrBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]\(14 downto 9) => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(5 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]\(8 downto 0) => \BiasConfigReg_DP_reg[LocalBufBn_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[OffBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[OnBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]\(14 downto 9) => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(5 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]\(8 downto 0) => \BiasConfigReg_DP_reg[PadFollBn_D]\(8 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PixInvBn_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PrBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PrSFBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[RefrBp_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]\(15) => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]_0\(0),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]\(14 downto 0) => \BiasConfigReg_DP_reg[SSP_D]\(14 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux0_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux1_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux2_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[BiasMux0_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux0_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux1_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux2_D]\(3 downto 0),
      \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux3_D]\(3 downto 0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(1),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__25\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(15),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(15),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9]\
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[AdcTestVoltage_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsCas_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \BiasConfigReg_DP_reg[ApsOverflowLevel_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ColSelLowBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[diffbn_d][14]_0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[localbufbn_d][14]_0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\(1),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[padfollbn_d][14]_0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__22\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \^q\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(15)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSN_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(10),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(10)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(11),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(11)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(12),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(12)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(13),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(13)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(14),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(14)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => \^davis346chipbias.timingreg2support.davis128biasconfigreg_d_reg[ssp_d][15]_0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(15)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(4),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(4)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(5),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(5)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(6),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(6)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(7),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(7)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(8),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(8)
    );
\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(9),
      Q => \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0\(9)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__29\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__31\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_]\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[aernarow_s]\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(0)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(1),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(1)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(2),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(2)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__15\(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(3),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0\(3)
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \^chipconfigreg_dp_reg[globalshutter_s]\,
      PRE => AR(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      PRE => AR(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      PRE => AR(0),
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[testadc_s]\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\
    );
\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[useaout_s]\,
      Q => \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERStateMachine is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \FifoControl_SI[WriteSide][Write_S]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__4\ : in STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O148 : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC;
    O150 : in STD_LOGIC;
    O149 : in STD_LOGIC;
    O157 : in STD_LOGIC;
    \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O153 : in STD_LOGIC;
    O154 : in STD_LOGIC;
    \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O160 : in STD_LOGIC;
    O161 : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERStateMachine : entity is "DVSAERStateMachine";
end brd_testAERDVSSM_0_0_DVSAERStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERStateMachine is
  signal BAFilterOutputValid_SO : STD_LOGIC;
  signal BARefrFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal BARefrFilterOutValidReg_S : STD_LOGIC;
  signal BOOL1 : STD_LOGIC;
  signal BOOL10_out : STD_LOGIC;
  signal BOOL122_in : STD_LOGIC;
  signal BOOL124_in : STD_LOGIC;
  signal BOOL2 : STD_LOGIC;
  signal BOOL21_out : STD_LOGIC;
  signal BOOL3 : STD_LOGIC;
  signal BOOL32_out : STD_LOGIC;
  signal BOOL4 : STD_LOGIC;
  signal BOOL43_out : STD_LOGIC;
  signal BOOL5 : STD_LOGIC;
  signal BOOL54_out : STD_LOGIC;
  signal BOOL6 : STD_LOGIC;
  signal BOOL65_out : STD_LOGIC;
  signal BOOL7 : STD_LOGIC;
  signal BOOL76_out : STD_LOGIC;
  signal BOOL77_out : STD_LOGIC;
  signal BOOL78_out : STD_LOGIC;
  signal C : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ChipAERDataCapture_S : STD_LOGIC;
  signal DVSAERAckReg_SB : STD_LOGIC;
  signal DVSAERAckReg_SB0 : STD_LOGIC;
  signal DVSAERAck_SBO_i_2_n_0 : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\ : STD_LOGIC;
  signal DVSAERResetReg_SB : STD_LOGIC;
  signal DVSEventDataReg_D : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal DVSEventOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal DVSEventOutValidReg_S : STD_LOGIC;
  signal DVSEventValidReg_S : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5__0_n_0\ : STD_LOGIC;
  signal FilterSkipCounterIncrement_S : STD_LOGIC;
  signal IsCornerUpLeft_S : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 1 to 1 );
  signal L0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal PixelFilterInValidReg_S : STD_LOGIC;
  signal PixelFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal PixelFilterOutValidReg_S : STD_LOGIC;
  signal PolarityFilterInDataReg_D : STD_LOGIC_VECTOR ( 12 to 12 );
  signal PolarityFilterInValidReg_S : STD_LOGIC;
  signal PolarityFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal PolarityFilterOutValidReg_S : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ROIFilterInValidReg_S : STD_LOGIC;
  signal ROIFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal ROIFilterOutValidReg_S : STD_LOGIC;
  signal RowOnlyFilterInValidReg_S : STD_LOGIC;
  signal SkipFilterInValidReg_S : STD_LOGIC;
  signal SkipFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal SkipFilterOutValidReg_S : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal StatisticsFilteredBackgroundActivity_SN : STD_LOGIC;
  signal StatisticsFilteredPixels_SN : STD_LOGIC;
  signal StatisticsFilteredRefractoryPeriod_SN : STD_LOGIC;
  signal TimestampAddress_D : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_10\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_11\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_2\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_3\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_4\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_5\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_6\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_7\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_8\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilterDataRegister_n_9\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_13\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_14\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_15\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_16\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_8\ : STD_LOGIC;
  signal \baRefrFilterSupportEnabled.baFilter_n_9\ : STD_LOGIC;
  signal dvsEventDataRegister_n_10 : STD_LOGIC;
  signal dvsEventDataRegister_n_11 : STD_LOGIC;
  signal dvsEventDataRegister_n_3 : STD_LOGIC;
  signal dvsEventDataRegister_n_4 : STD_LOGIC;
  signal dvsEventDataRegister_n_5 : STD_LOGIC;
  signal dvsEventDataRegister_n_6 : STD_LOGIC;
  signal dvsEventDataRegister_n_7 : STD_LOGIC;
  signal dvsEventDataRegister_n_8 : STD_LOGIC;
  signal dvsEventDataRegister_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_0\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_11\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_12\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_13\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_14\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_15\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_16\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_17\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_19\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_20\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_21\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_22\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_23\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_1\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_10\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_12\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_13\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_14\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_15\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_16\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_17\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_18\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_19\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_2\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_20\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_3\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_4\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_5\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_6\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_7\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_8\ : STD_LOGIC;
  signal \polarityFilterSupportEnabled.polarityFilterDataRegister_n_9\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_1\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_10\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_12\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_13\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_14\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_15\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_16\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_17\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_18\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_19\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_2\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_20\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_3\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_4\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_5\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_6\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_7\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_8\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_9\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_10\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_4\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_5\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_6\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_7\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_8\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_9\ : STD_LOGIC;
  signal rowCaptureDelayCounter_n_0 : STD_LOGIC;
  signal rowCaptureDelayCounter_n_1 : STD_LOGIC;
  signal rowCaptureDelayCounter_n_2 : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_10\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_11\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_2\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_3\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_4\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_5\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_6\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_7\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_8\ : STD_LOGIC;
  signal \skipFilterSupportEnabled.skipFilterDataRegister_n_9\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsColumnReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsColumnReg_n_1\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsDroppedReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsRowReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredBackgroundActivityReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredRefractoryPeriodReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]_rep\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stidle:000,staerwriterow:011,staerwritecol:101,staerack:110,stfifofull:111,stdifferentiaterowcol:001,staercapturecol:100,staercapturerow:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stidle:000,staerwriterow:011,staerwritecol:101,staerack:110,stfifofull:111,stdifferentiaterowcol:001,staercapturecol:100,staercapturerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stidle:000,staerwriterow:011,staerwritecol:101,staerack:110,stfifofull:111,stdifferentiaterowcol:001,staercapturecol:100,staercapturerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
DVSAERAck_SBO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DVSAERAck_SBO_i_2_n_0,
      I1 => DVSAERAckReg_SB0,
      O => DVSAERAckReg_SB
    );
DVSAERAck_SBO_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"833F"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => DVSAERAck_SBO_i_2_n_0
    );
DVSAERAck_SBO_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]__0\,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_]\,
      O => DVSAERAckReg_SB0
    );
DVSAERAck_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => DVSAERAckReg_SB,
      PRE => SyncReset_RO,
      Q => DVSAERAck_SBO
    );
\DVSAERConfigReg_D_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => O150,
      Q => \DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_]\
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(10),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(10)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(11),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(11)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(4),
      PRE => SyncSignalSyncFF_S_reg_rep(0),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(6),
      PRE => SyncSignalSyncFF_S_reg_rep(0),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(9),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(9)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => O153,
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S_n_0_]\
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(6),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__37\(0),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__37\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__35\(1),
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__35\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => O159,
      Q => \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => O161,
      Q => \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => O160,
      Q => \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S_n_0_]\
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(0),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(3),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(4),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(6),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(0),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(1),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(8),
      PRE => AR(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(10),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(10)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(11),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(11)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(1),
      PRE => SyncSignalSyncFF_S_reg_rep(0),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(8)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(9),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(9)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => O154,
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S_n_0_]\
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__1\(0),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(0)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(1)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__1\(0),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(2)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(3)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(4)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(5)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(6)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(7)
    );
\DVSAERConfigReg_D_reg[FilterSkipEvents_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => O157,
      Q => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\
    );
\DVSAERConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => O148,
      Q => \DVSAERConfigReg_D_reg[Run_S]__0\
    );
\DVSAERConfigReg_D_reg[Run_S]_rep\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => O148,
      Q => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\
    );
\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\,
      D => O149,
      Q => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\
    );
DVSAERReset_SBO_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_]\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]__0\,
      I2 => State_DP(2),
      I3 => State_DP(1),
      I4 => State_DP(0),
      O => DVSAERResetReg_SB
    );
DVSAERReset_SBO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => DVSAERResetReg_SB,
      Q => DVSAERReset_SBO
    );
\FSM_sequential_State_DP[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5B0F5B0A"
    )
        port map (
      I0 => State_DP(1),
      I1 => DVSAERData_AI(10),
      I2 => State_DP(2),
      I3 => State_DP(0),
      I4 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      O => \State_DN__0\(1)
    );
\FSM_sequential_State_DP[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BA98"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I3 => DVSAERData_AI(10),
      I4 => State_DP(2),
      O => \State_DN__0\(2)
    );
\FSM_sequential_State_DP[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0444"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \DVSAERConfigReg_D_reg[Run_S]__0\,
      I2 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I3 => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\,
      I4 => State_DP(0),
      I5 => State_DP(1),
      O => \FSM_sequential_State_DP[2]_i_5__0_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => rowCaptureDelayCounter_n_2,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => rowCaptureDelayCounter_n_1,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__4\,
      D => rowCaptureDelayCounter_n_0,
      Q => State_DP(2)
    );
\baRefrFilterSupportEnabled.baFilter\: entity work.brd_testAERDVSSM_0_0_DVSBAFilterStateMachine
     port map (
      AR(1) => AR(0),
      AR(0) => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D(0) => p_1_in(1),
      DI(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_21\,
      \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(11 downto 0) => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]__0\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\ => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S_n_0_]\,
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11 downto 0) => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]__0\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\ => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S_n_0_]\,
      E(0) => BAFilterOutputValid_SO,
      IsCornerUpLeft_S => IsCornerUpLeft_S,
      LogicClk_CI => LogicClk_CI,
      \LookupAddress0_DP_reg[7]_0\(6 downto 4) => TimestampAddress_D(7 downto 5),
      \LookupAddress0_DP_reg[7]_0\(3 downto 0) => TimestampAddress_D(3 downto 0),
      \LookupAddress1_DP_reg[1]_0\ => \baRefrFilterSupportEnabled.baFilter_n_16\,
      \LookupAddress1_DP_reg[2]_0\ => \baRefrFilterSupportEnabled.baFilter_n_13\,
      \LookupAddress3_DP_reg[1]_0\(0) => L0_in(1),
      LookupValid1_DP_reg_0 => \baRefrFilterSupportEnabled.baFilter_n_14\,
      LookupValid2_DP_reg_0 => \baRefrFilterSupportEnabled.baFilter_n_15\,
      O(0) => L(1),
      \Output_SO_reg[0]\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_14\,
      \Output_SO_reg[0]_0\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_23\,
      \Output_SO_reg[0]_1\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_15\,
      \Output_SO_reg[0]_2\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_22\,
      \Output_SO_reg[13]\(9) => PixelFilterOutDataReg_D(13),
      \Output_SO_reg[13]\(8 downto 2) => C(6 downto 0),
      \Output_SO_reg[13]\(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_11\,
      \Output_SO_reg[13]\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_12\,
      \Output_SO_reg[1]\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_20\,
      \Output_SO_reg[1]_0\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_13\,
      \Output_SO_reg[1]_1\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_19\,
      \Output_SO_reg[2]\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_16\,
      \Output_SO_reg[6]\ => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_17\,
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S,
      Q(1) => \baRefrFilterSupportEnabled.baFilter_n_8\,
      Q(0) => \baRefrFilterSupportEnabled.baFilter_n_9\,
      S(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_0\,
      S(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\,
      StatisticsFilteredBackgroundActivity_SN => StatisticsFilteredBackgroundActivity_SN,
      StatisticsFilteredRefractoryPeriod_SN => StatisticsFilteredRefractoryPeriod_SN,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(0),
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
\baRefrFilterSupportEnabled.baFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2\
     port map (
      AR(1) => \SyncSignalSyncFF_S_reg_rep__3\,
      AR(0) => AR(0),
      BARefrFilterOutValidReg_S => BARefrFilterOutValidReg_S,
      \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\ => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\,
      E(0) => FilterSkipCounterIncrement_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]_0\(10) => PixelFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(8 downto 2) => C(6 downto 0),
      \Output_SO_reg[13]_0\(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_11\,
      \Output_SO_reg[13]_0\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_12\,
      Q(10) => BARefrFilterOutDataReg_D(13),
      Q(9) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_2\,
      Q(8) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_3\,
      Q(7) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_4\,
      Q(6) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_5\,
      Q(5) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_6\,
      Q(4) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_7\,
      Q(3) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_8\,
      Q(2) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_9\,
      Q(1) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_10\,
      Q(0) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_11\,
      \State_DP_reg[2]\(0) => BAFilterOutputValid_SO
    );
\baRefrFilterSupportEnabled.baFilterValidRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\
     port map (
      BARefrFilterOutValidReg_S => BARefrFilterOutValidReg_S,
      E(0) => BAFilterOutputValid_SO,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0)
    );
dvsChipAERDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\
     port map (
      D(9) => DVSEventDataReg_D(12),
      D(8 downto 0) => DVSEventDataReg_D(8 downto 0),
      DVSAERData_AI(9 downto 0) => DVSAERData_AI(9 downto 0),
      E(0) => ChipAERDataCapture_S,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      \out\(1 downto 0) => State_DP(2 downto 1)
    );
dvsEventDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_9\
     port map (
      AR(0) => AR(1),
      D(10) => DVSEventOutDataReg_D(13),
      D(9) => PolarityFilterInDataReg_D(12),
      D(8) => dvsEventDataRegister_n_3,
      D(7) => dvsEventDataRegister_n_4,
      D(6) => dvsEventDataRegister_n_5,
      D(5) => dvsEventDataRegister_n_6,
      D(4) => dvsEventDataRegister_n_7,
      D(3) => dvsEventDataRegister_n_8,
      D(2) => dvsEventDataRegister_n_9,
      D(1) => dvsEventDataRegister_n_10,
      D(0) => dvsEventDataRegister_n_11,
      \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]\ => \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\,
      \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]\ => \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\,
      \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]\ => \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S_n_0_]\,
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      E(0) => DVSEventValidReg_S,
      \FSM_sequential_State_DP_reg[1]\(10) => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      \FSM_sequential_State_DP_reg[1]\(9) => DVSEventDataReg_D(12),
      \FSM_sequential_State_DP_reg[1]\(8 downto 0) => DVSEventDataReg_D(8 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => PolarityFilterInValidReg_S,
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
dvsEventValidRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\
     port map (
      AR(0) => AR(1),
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      E(0) => DVSEventValidReg_S,
      LogicClk_CI => LogicClk_CI
    );
\pixelFilterSupportEnabled.pixelFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_11\
     port map (
      AR(1) => \SyncSignalSyncFF_S_reg_rep__3\,
      AR(0) => AR(0),
      D(0) => p_1_in(1),
      DI(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_21\,
      E(0) => PixelFilterInValidReg_S,
      IsCornerUpLeft_S => IsCornerUpLeft_S,
      \LastRowAddress_DP_reg[0]\ => \baRefrFilterSupportEnabled.baFilter_n_13\,
      \LastRowAddress_DP_reg[1]\(1) => \baRefrFilterSupportEnabled.baFilter_n_8\,
      \LastRowAddress_DP_reg[1]\(0) => \baRefrFilterSupportEnabled.baFilter_n_9\,
      \LastRowAddress_DP_reg[5]\(0) => L0_in(1),
      \LastRowAddress_DP_reg[6]\(6 downto 4) => TimestampAddress_D(7 downto 5),
      \LastRowAddress_DP_reg[6]\(3 downto 0) => TimestampAddress_D(3 downto 0),
      \LastRowAddress_DP_reg[6]_0\ => \baRefrFilterSupportEnabled.baFilter_n_15\,
      \LastRowAddress_DP_reg[6]_1\ => \baRefrFilterSupportEnabled.baFilter_n_14\,
      LogicClk_CI => LogicClk_CI,
      \LookupAddress2_DP_reg[11]\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_19\,
      \LookupAddress2_DP_reg[7]\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_13\,
      \LookupAddress2_DP_reg[7]_0\(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_23\,
      LookupValid2_DP_reg => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_14\,
      LookupValid2_DP_reg_0 => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_15\,
      LookupValid2_DP_reg_1 => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_16\,
      LookupValid2_DP_reg_2 => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_22\,
      LookupValid3_DP_reg => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_17\,
      LookupValid3_DP_reg_0 => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_20\,
      O(0) => L(1),
      \Output_SO_reg[13]_0\(10) => ROIFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      \Output_SO_reg[13]_0\(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      \Output_SO_reg[13]_0\(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      \Output_SO_reg[13]_0\(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      \Output_SO_reg[13]_0\(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      \Output_SO_reg[13]_0\(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      \Output_SO_reg[13]_0\(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      \Output_SO_reg[13]_0\(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      \Output_SO_reg[13]_0\(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      \Output_SO_reg[1]_0\ => \baRefrFilterSupportEnabled.baFilter_n_16\,
      Q(10) => PixelFilterOutDataReg_D(13),
      Q(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      Q(8 downto 2) => C(6 downto 0),
      Q(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_11\,
      Q(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_12\,
      S(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_0\,
      S(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\
    );
\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized3\
     port map (
      CO(0) => BOOL76_out,
      \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0\(8 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      \Output_SO_reg[0]_1\(0) => BOOL65_out,
      \Output_SO_reg[0]_2\(0) => BOOL54_out,
      \Output_SO_reg[0]_3\(0) => BOOL43_out,
      \Output_SO_reg[0]_4\(0) => BOOL32_out,
      \Output_SO_reg[0]_5\(0) => BOOL21_out,
      \Output_SO_reg[0]_6\(0) => BOOL10_out,
      \Output_SO_reg[0]_7\(0) => BOOL78_out,
      \Output_SO_reg[0]_8\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_12\,
      \Output_SO_reg[1]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2\,
      \Output_SO_reg[1]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_13\,
      \Output_SO_reg[2]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1\,
      \Output_SO_reg[2]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_14\,
      \Output_SO_reg[3]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3\,
      \Output_SO_reg[3]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_15\,
      \Output_SO_reg[4]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5\,
      \Output_SO_reg[4]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_16\,
      \Output_SO_reg[5]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4\,
      \Output_SO_reg[5]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_17\,
      \Output_SO_reg[6]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6\,
      \Output_SO_reg[6]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_18\,
      \Output_SO_reg[7]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8\,
      \Output_SO_reg[7]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_19\,
      \Output_SO_reg[8]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7\,
      \Output_SO_reg[8]_1\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_20\,
      Q(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0\(8 downto 0),
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__37\(0) => \SyncSignalSyncFF_S_reg_rep__37\(0)
    );
\pixelFilterSupportEnabled.pixelFilterValidRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\
     port map (
      AR(0) => AR(0),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S
    );
\polarityFilterSupportEnabled.polarityFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_13\
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      CO(0) => BOOL122_in,
      D(10) => DVSEventOutDataReg_D(13),
      D(9) => PolarityFilterInDataReg_D(12),
      D(8) => dvsEventDataRegister_n_3,
      D(7) => dvsEventDataRegister_n_4,
      D(6) => dvsEventDataRegister_n_5,
      D(5) => dvsEventDataRegister_n_6,
      D(4) => dvsEventDataRegister_n_7,
      D(3) => dvsEventDataRegister_n_8,
      D(2) => dvsEventDataRegister_n_9,
      D(1) => dvsEventDataRegister_n_10,
      D(0) => dvsEventDataRegister_n_11,
      \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0\(8 downto 0),
      E(0) => ROIFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_12\,
      \Output_SO_reg[0]_1\(0) => PolarityFilterInValidReg_S,
      \Output_SO_reg[0]_2\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\,
      \Output_SO_reg[13]_0\(10) => PolarityFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_1\,
      \Output_SO_reg[13]_0\(8) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_2\,
      \Output_SO_reg[13]_0\(7) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(6) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_4\,
      \Output_SO_reg[13]_0\(5) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_5\,
      \Output_SO_reg[13]_0\(4) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_6\,
      \Output_SO_reg[13]_0\(3) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_7\,
      \Output_SO_reg[13]_0\(2) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_8\,
      \Output_SO_reg[13]_0\(1) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_9\,
      \Output_SO_reg[13]_0\(0) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_10\,
      \Output_SO_reg[1]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_13\,
      \Output_SO_reg[1]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_4\,
      \Output_SO_reg[2]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_14\,
      \Output_SO_reg[2]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_5\,
      \Output_SO_reg[3]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_15\,
      \Output_SO_reg[3]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_6\,
      \Output_SO_reg[4]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_16\,
      \Output_SO_reg[4]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_7\,
      \Output_SO_reg[5]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_17\,
      \Output_SO_reg[5]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_8\,
      \Output_SO_reg[6]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_18\,
      \Output_SO_reg[6]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_9\,
      \Output_SO_reg[7]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_19\,
      \Output_SO_reg[7]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_10\,
      \Output_SO_reg[8]_0\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_20\,
      \Output_SO_reg[8]_1\(0) => BOOL124_in,
      \Output_SO_reg[8]_2\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\,
      PolarityFilterOutValidReg_S => PolarityFilterOutValidReg_S,
      Q(8 downto 0) => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0\(8 downto 0)
    );
\polarityFilterSupportEnabled.polarityFilterValidRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_14\
     port map (
      AR(0) => AR(1),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => PolarityFilterInValidReg_S,
      PolarityFilterOutValidReg_S => PolarityFilterOutValidReg_S
    );
\roiFilterSupportEnabled.roiFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_15\
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      CO(0) => BOOL7,
      D(10) => PolarityFilterOutDataReg_D(13),
      D(9) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_1\,
      D(8) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_2\,
      D(7) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_3\,
      D(6) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_4\,
      D(5) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_5\,
      D(4) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_6\,
      D(3) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_7\,
      D(2) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_8\,
      D(1) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_9\,
      D(0) => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_10\,
      \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0\(8 downto 0),
      E(0) => ROIFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_12\,
      \Output_SO_reg[0]_1\(0) => BOOL6,
      \Output_SO_reg[0]_2\(0) => BOOL5,
      \Output_SO_reg[0]_3\(0) => BOOL4,
      \Output_SO_reg[0]_4\(0) => BOOL3,
      \Output_SO_reg[0]_5\(0) => BOOL2,
      \Output_SO_reg[0]_6\(0) => BOOL1,
      \Output_SO_reg[0]_7\(0) => BOOL77_out,
      \Output_SO_reg[0]_8\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      \Output_SO_reg[1]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_13\,
      \Output_SO_reg[1]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2\,
      \Output_SO_reg[2]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_14\,
      \Output_SO_reg[2]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1\,
      \Output_SO_reg[3]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_15\,
      \Output_SO_reg[3]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3\,
      \Output_SO_reg[4]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_16\,
      \Output_SO_reg[4]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5\,
      \Output_SO_reg[5]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_17\,
      \Output_SO_reg[5]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4\,
      \Output_SO_reg[6]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_18\,
      \Output_SO_reg[6]_1\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2\,
      \Output_SO_reg[6]_2\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1\,
      \Output_SO_reg[6]_3\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4\,
      \Output_SO_reg[6]_4\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3\,
      \Output_SO_reg[6]_5\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6\,
      \Output_SO_reg[7]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_19\,
      \Output_SO_reg[7]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8\,
      \Output_SO_reg[8]_0\ => \roiFilterSupportEnabled.roiFilterDataRegister_n_20\,
      \Output_SO_reg[8]_1\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7\,
      Q(10) => ROIFilterOutDataReg_D(13),
      Q(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      Q(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      Q(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      Q(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      Q(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      Q(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      Q(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      Q(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      Q(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      Q(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN
    );
\roiFilterSupportEnabled.roiFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized3_16\
     port map (
      AR(0) => AR(1),
      CO(0) => BOOL122_in,
      \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(8 downto 0) => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0\(8 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => BOOL124_in,
      \Output_SO_reg[0]_1\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\,
      \Output_SO_reg[0]_2\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_12\,
      \Output_SO_reg[1]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_4\,
      \Output_SO_reg[1]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_13\,
      \Output_SO_reg[2]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_5\,
      \Output_SO_reg[2]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_14\,
      \Output_SO_reg[3]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_6\,
      \Output_SO_reg[3]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_15\,
      \Output_SO_reg[4]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_7\,
      \Output_SO_reg[4]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_16\,
      \Output_SO_reg[5]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_8\,
      \Output_SO_reg[5]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_17\,
      \Output_SO_reg[6]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_9\,
      \Output_SO_reg[6]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_18\,
      \Output_SO_reg[7]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_10\,
      \Output_SO_reg[7]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_19\,
      \Output_SO_reg[8]_0\ => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\,
      \Output_SO_reg[8]_1\ => \polarityFilterSupportEnabled.polarityFilterDataRegister_n_20\,
      PolarityFilterOutValidReg_S => PolarityFilterOutValidReg_S,
      Q(8 downto 0) => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0\(8 downto 0)
    );
\roiFilterSupportEnabled.roiFilterValidRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_17\
     port map (
      E(0) => ROIFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => PixelFilterInValidReg_S,
      \Output_SO_reg[6]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3\,
      \Output_SO_reg[6]_0\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4\,
      \Output_SO_reg[6]_1\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1\,
      \Output_SO_reg[6]_2\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2\,
      Q(0) => ROIFilterOutDataReg_D(13),
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      \SyncSignalSyncFF_S_reg_rep__37\(0) => \SyncSignalSyncFF_S_reg_rep__37\(0)
    );
rowCaptureDelayCounter: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\
     port map (
      \DVSAERConfigReg_D_reg[Run_S]\ => \FSM_sequential_State_DP[2]_i_5__0_n_0\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      E(0) => ChipAERDataCapture_S,
      \FSM_sequential_State_DP_reg[0]\ => rowCaptureDelayCounter_n_2,
      \FSM_sequential_State_DP_reg[1]\ => rowCaptureDelayCounter_n_1,
      \FSM_sequential_State_DP_reg[2]\ => rowCaptureDelayCounter_n_0,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      \State_DN__0\(1 downto 0) => \State_DN__0\(2 downto 1),
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      in0(2 downto 0) => State_DP(2 downto 0),
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
rowOnlyFilterDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_18\
     port map (
      AR(0) => AR(0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]_0\(10) => SkipFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \skipFilterSupportEnabled.skipFilterDataRegister_n_2\,
      \Output_SO_reg[13]_0\(8) => \skipFilterSupportEnabled.skipFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(7) => \skipFilterSupportEnabled.skipFilterDataRegister_n_4\,
      \Output_SO_reg[13]_0\(6) => \skipFilterSupportEnabled.skipFilterDataRegister_n_5\,
      \Output_SO_reg[13]_0\(5) => \skipFilterSupportEnabled.skipFilterDataRegister_n_6\,
      \Output_SO_reg[13]_0\(4) => \skipFilterSupportEnabled.skipFilterDataRegister_n_7\,
      \Output_SO_reg[13]_0\(3) => \skipFilterSupportEnabled.skipFilterDataRegister_n_8\,
      \Output_SO_reg[13]_0\(2) => \skipFilterSupportEnabled.skipFilterDataRegister_n_9\,
      \Output_SO_reg[13]_0\(1) => \skipFilterSupportEnabled.skipFilterDataRegister_n_10\,
      \Output_SO_reg[13]_0\(0) => \skipFilterSupportEnabled.skipFilterDataRegister_n_11\,
      Q(10 downto 0) => \^q\(10 downto 0),
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
rowOnlyFilterValidRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_19\
     port map (
      AR(0) => AR(0),
      \FifoControl_SI[WriteSide][Write_S]\ => \FifoControl_SI[WriteSide][Write_S]\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]\(0) => SkipFilterOutDataReg_D(13),
      Q(0) => \^q\(10),
      RowOnlyFilterInValidReg_S => RowOnlyFilterInValidReg_S,
      SkipFilterOutValidReg_S => SkipFilterOutValidReg_S
    );
\skipFilterSupportEnabled.skipCounter\: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized3\
     port map (
      AR(0) => AR(0),
      BARefrFilterOutValidReg_S => BARefrFilterOutValidReg_S,
      D(0) => BARefrFilterOutDataReg_D(13),
      \DVSAERConfigReg_D_reg[FilterSkipEvents_S]\ => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\,
      E(0) => SkipFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]\(0) => FilterSkipCounterIncrement_S,
      Q(7 downto 0) => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]__0\(7 downto 0),
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0)
    );
\skipFilterSupportEnabled.skipFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized2_20\
     port map (
      AR(0) => AR(0),
      D(10) => BARefrFilterOutDataReg_D(13),
      D(9) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_2\,
      D(8) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_3\,
      D(7) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_4\,
      D(6) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_5\,
      D(5) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_6\,
      D(4) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_7\,
      D(3) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_8\,
      D(2) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_9\,
      D(1) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_10\,
      D(0) => \baRefrFilterSupportEnabled.baFilterDataRegister_n_11\,
      E(0) => SkipFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      Q(10) => SkipFilterOutDataReg_D(13),
      Q(9) => \skipFilterSupportEnabled.skipFilterDataRegister_n_2\,
      Q(8) => \skipFilterSupportEnabled.skipFilterDataRegister_n_3\,
      Q(7) => \skipFilterSupportEnabled.skipFilterDataRegister_n_4\,
      Q(6) => \skipFilterSupportEnabled.skipFilterDataRegister_n_5\,
      Q(5) => \skipFilterSupportEnabled.skipFilterDataRegister_n_6\,
      Q(4) => \skipFilterSupportEnabled.skipFilterDataRegister_n_7\,
      Q(3) => \skipFilterSupportEnabled.skipFilterDataRegister_n_8\,
      Q(2) => \skipFilterSupportEnabled.skipFilterDataRegister_n_9\,
      Q(1) => \skipFilterSupportEnabled.skipFilterDataRegister_n_10\,
      Q(0) => \skipFilterSupportEnabled.skipFilterDataRegister_n_11\,
      RowOnlyFilterInValidReg_S => RowOnlyFilterInValidReg_S,
      SkipFilterOutValidReg_S => SkipFilterOutValidReg_S,
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
\skipFilterSupportEnabled.skipFilterValidRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_21\
     port map (
      AR(0) => AR(0),
      E(0) => SkipFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      SkipFilterOutValidReg_S => SkipFilterOutValidReg_S
    );
\statisticsSupport.StatisticsEventsColumnCounter\: entity work.brd_testAERDVSSM_0_0_Counter_22
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsColumnReg_n_1\,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\
    );
\statisticsSupport.StatisticsEventsColumnReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_23\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsColumnReg_n_1\,
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
\statisticsSupport.StatisticsEventsDroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_24
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      \SyncSignalSyncFF_S_reg_rep__5\(0) => \SyncSignalSyncFF_S_reg_rep__5\(1)
    );
\statisticsSupport.StatisticsEventsDroppedReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_25\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]\ => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
\statisticsSupport.StatisticsEventsRowCounter\: entity work.brd_testAERDVSSM_0_0_Counter_26
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\
    );
\statisticsSupport.StatisticsEventsRowReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_27\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__4\ => \SyncSignalSyncFF_S_reg_rep__4\,
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
\statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredBackgroundActivityCounter\: entity work.brd_testAERDVSSM_0_0_Counter_28
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredBackgroundActivityReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__5\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
\statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredBackgroundActivityReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_29\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredBackgroundActivityReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      StatisticsFilteredBackgroundActivity_SN => StatisticsFilteredBackgroundActivity_SN,
      \SyncSignalSyncFF_S_reg_rep__3\ => \SyncSignalSyncFF_S_reg_rep__3\
    );
\statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredRefractoryPeriodCounter\: entity work.brd_testAERDVSSM_0_0_Counter_30
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredRefractoryPeriodReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__5\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
\statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredRefractoryPeriodReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_31\
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsFilteredBackgroundActivity.StatisticsFilteredRefractoryPeriodReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      StatisticsFilteredRefractoryPeriod_SN => StatisticsFilteredRefractoryPeriod_SN,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsCounter\: entity work.brd_testAERDVSSM_0_0_Counter_32
     port map (
      \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_33\
     port map (
      CO(0) => BOOL76_out,
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]__0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1\,
      \Output_SO_reg[0]_1\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2\,
      \Output_SO_reg[0]_2\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3\,
      \Output_SO_reg[0]_3\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4\,
      \Output_SO_reg[6]\(0) => BOOL65_out,
      \Output_SO_reg[6]_0\(0) => BOOL6,
      \Output_SO_reg[6]_1\(0) => BOOL7,
      \Output_SO_reg[6]_10\(0) => BOOL78_out,
      \Output_SO_reg[6]_11\(0) => BOOL77_out,
      \Output_SO_reg[6]_12\(0) => BOOL10_out,
      \Output_SO_reg[6]_13\(0) => BOOL1,
      \Output_SO_reg[6]_2\(0) => BOOL43_out,
      \Output_SO_reg[6]_3\(0) => BOOL4,
      \Output_SO_reg[6]_4\(0) => BOOL54_out,
      \Output_SO_reg[6]_5\(0) => BOOL5,
      \Output_SO_reg[6]_6\(0) => BOOL21_out,
      \Output_SO_reg[6]_7\(0) => BOOL2,
      \Output_SO_reg[6]_8\(0) => BOOL32_out,
      \Output_SO_reg[6]_9\(0) => BOOL3,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_testAERDVSSM is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    ChipBiasEnable_SO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_testAERDVSSM : entity is "testAERDVSSM";
end brd_testAERDVSSM_0_0_testAERDVSSM;

architecture STRUCTURE of brd_testAERDVSSM_0_0_testAERDVSSM is
  signal BiasConfigParamOutput_D : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BiasConfigReg_DP_reg[DiffBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal \BiasConfigReg_DP_reg[LocalBufBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal \BiasConfigReg_DP_reg[PadFollBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal \BiasConfigReg_DP_reg[SSN_D]\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \BiasConfigReg_DP_reg[SSP_D]\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ChipConfigParamOutput_D : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AERnArow_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[GlobalShutter_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[TestADC_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[UseAOut_S]\ : STD_LOGIC;
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ConfigParamInput_D : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][9]\ : STD_LOGIC;
  signal DVSAERConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterBackgroundActivity_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPolarityFlatten_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPolaritySuppressType_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterPolaritySuppress_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterRefractoryPeriod_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[FilterSkipEvents_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[Run_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel5Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel5Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterRefractoryPeriodTime_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterSkipEventsEvery_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[ExternalAERControl_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]__0\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\ : STD_LOGIC;
  signal DVSAERConfig_DRun_SORAPSADCConfig_DRun_S : STD_LOGIC;
  signal \DVSAERConfig_D[ExternalAERControl_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterBackgroundActivityTime_D]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfig_D[FilterBackgroundActivity_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterPixel0Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel0Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel1Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel1Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel2Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel2Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel3Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel3Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel4Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel4Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel5Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel5Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel6Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel6Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel7Column_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPixel7Row_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterPolarityFlatten_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterPolaritySuppressType_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterPolaritySuppress_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterROIEndColumn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterROIEndRow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterROIStartColumn_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterROIStartRow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DVSAERConfig_D[FilterRefractoryPeriod_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[FilterSkipEventsEvery_D]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DVSAERConfig_D[FilterSkipEvents_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[Run_S]\ : STD_LOGIC;
  signal \DVSAERConfig_D[WaitOnTransferStall_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : STD_LOGIC;
  signal DVSAERFifoDataIn_D : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal DVSAERFifoDataOut_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal DeviceIsMasterBuffer_S : STD_LOGIC;
  signal DeviceIsMaster_S : STD_LOGIC;
  signal \In1Timestamp_S__0\ : STD_LOGIC;
  signal LogicReset_R : STD_LOGIC;
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][9]\ : STD_LOGIC;
  signal MultiplexerConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \MultiplexerConfigReg2_D_reg[DropDVSOnTransferStall_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[Run_S]__0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[TimestampReset_S]__0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[TimestampRun_S]__0\ : STD_LOGIC;
  signal \MultiplexerConfig_D[DropDVSOnTransferStall_S]\ : STD_LOGIC;
  signal \MultiplexerConfig_D[RunChip_S]\ : STD_LOGIC;
  signal \MultiplexerConfig_D[Run_S]\ : STD_LOGIC;
  signal \MultiplexerConfig_D[TimestampReset_S]\ : STD_LOGIC;
  signal \MultiplexerConfig_D[TimestampRun_S]\ : STD_LOGIC;
  signal Output_SO : STD_LOGIC;
  signal SPIClockEdgeDetectorReg_S : STD_LOGIC;
  signal SPIClockSync_C : STD_LOGIC;
  signal SPISlaveSelectSync_SB : STD_LOGIC;
  signal StateTimestampNext_DN : STD_LOGIC_VECTOR ( 3 to 3 );
  signal State_DP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal State_DP_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SyncInClockSync_C : STD_LOGIC;
  signal SystemInfoConfigParamOutput_D : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal chipBiasSelector_n_10 : STD_LOGIC;
  signal chipBiasSelector_n_11 : STD_LOGIC;
  signal chipBiasSelector_n_12 : STD_LOGIC;
  signal chipBiasSelector_n_13 : STD_LOGIC;
  signal chipBiasSelector_n_14 : STD_LOGIC;
  signal chipBiasSelector_n_15 : STD_LOGIC;
  signal chipBiasSelector_n_16 : STD_LOGIC;
  signal chipBiasSelector_n_17 : STD_LOGIC;
  signal chipBiasSelector_n_18 : STD_LOGIC;
  signal chipBiasSelector_n_19 : STD_LOGIC;
  signal chipBiasSelector_n_40 : STD_LOGIC;
  signal chipBiasSelector_n_41 : STD_LOGIC;
  signal chipBiasSelector_n_42 : STD_LOGIC;
  signal chipBiasSelector_n_43 : STD_LOGIC;
  signal chipBiasSelector_n_44 : STD_LOGIC;
  signal chipBiasSelector_n_45 : STD_LOGIC;
  signal chipBiasSelector_n_46 : STD_LOGIC;
  signal chipBiasSelector_n_47 : STD_LOGIC;
  signal chipBiasSelector_n_8 : STD_LOGIC;
  signal chipBiasSelector_n_9 : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\ : STD_LOGIC;
  signal \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\ : STD_LOGIC;
  signal dvsAerFifo_n_16 : STD_LOGIC;
  signal dvsaerSPIConfig_n_9 : STD_LOGIC;
  signal logiecResetSync_n_1 : STD_LOGIC;
  signal logiecResetSync_n_10 : STD_LOGIC;
  signal logiecResetSync_n_11 : STD_LOGIC;
  signal logiecResetSync_n_12 : STD_LOGIC;
  signal logiecResetSync_n_13 : STD_LOGIC;
  signal logiecResetSync_n_14 : STD_LOGIC;
  signal logiecResetSync_n_15 : STD_LOGIC;
  signal logiecResetSync_n_16 : STD_LOGIC;
  signal logiecResetSync_n_17 : STD_LOGIC;
  signal logiecResetSync_n_18 : STD_LOGIC;
  signal logiecResetSync_n_19 : STD_LOGIC;
  signal logiecResetSync_n_2 : STD_LOGIC;
  signal logiecResetSync_n_20 : STD_LOGIC;
  signal logiecResetSync_n_21 : STD_LOGIC;
  signal logiecResetSync_n_22 : STD_LOGIC;
  signal logiecResetSync_n_23 : STD_LOGIC;
  signal logiecResetSync_n_24 : STD_LOGIC;
  signal logiecResetSync_n_25 : STD_LOGIC;
  signal logiecResetSync_n_26 : STD_LOGIC;
  signal logiecResetSync_n_27 : STD_LOGIC;
  signal logiecResetSync_n_28 : STD_LOGIC;
  signal logiecResetSync_n_29 : STD_LOGIC;
  signal logiecResetSync_n_3 : STD_LOGIC;
  signal logiecResetSync_n_30 : STD_LOGIC;
  signal logiecResetSync_n_31 : STD_LOGIC;
  signal logiecResetSync_n_32 : STD_LOGIC;
  signal logiecResetSync_n_33 : STD_LOGIC;
  signal logiecResetSync_n_34 : STD_LOGIC;
  signal logiecResetSync_n_35 : STD_LOGIC;
  signal logiecResetSync_n_36 : STD_LOGIC;
  signal logiecResetSync_n_37 : STD_LOGIC;
  signal logiecResetSync_n_38 : STD_LOGIC;
  signal logiecResetSync_n_39 : STD_LOGIC;
  signal logiecResetSync_n_4 : STD_LOGIC;
  signal logiecResetSync_n_5 : STD_LOGIC;
  signal logiecResetSync_n_6 : STD_LOGIC;
  signal logiecResetSync_n_7 : STD_LOGIC;
  signal logiecResetSync_n_8 : STD_LOGIC;
  signal logiecResetSync_n_9 : STD_LOGIC;
  signal multiplexerSM_n_100 : STD_LOGIC;
  signal multiplexerSPIConfig_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spiConfiguration_n_117 : STD_LOGIC;
  signal spiConfiguration_n_118 : STD_LOGIC;
  signal spiConfiguration_n_119 : STD_LOGIC;
  signal spiConfiguration_n_120 : STD_LOGIC;
  signal spiConfiguration_n_121 : STD_LOGIC;
  signal spiConfiguration_n_122 : STD_LOGIC;
  signal spiConfiguration_n_123 : STD_LOGIC;
  signal spiConfiguration_n_124 : STD_LOGIC;
  signal spiConfiguration_n_125 : STD_LOGIC;
  signal spiConfiguration_n_127 : STD_LOGIC;
  signal spiConfiguration_n_128 : STD_LOGIC;
  signal spiConfiguration_n_129 : STD_LOGIC;
  signal spiConfiguration_n_130 : STD_LOGIC;
  signal spiConfiguration_n_131 : STD_LOGIC;
  signal spiConfiguration_n_132 : STD_LOGIC;
  signal spiConfiguration_n_133 : STD_LOGIC;
  signal spiConfiguration_n_134 : STD_LOGIC;
  signal spiConfiguration_n_135 : STD_LOGIC;
  signal spiConfiguration_n_136 : STD_LOGIC;
  signal spiConfiguration_n_137 : STD_LOGIC;
  signal spiConfiguration_n_138 : STD_LOGIC;
  signal spiConfiguration_n_139 : STD_LOGIC;
  signal spiConfiguration_n_176 : STD_LOGIC;
  signal spiConfiguration_n_177 : STD_LOGIC;
  signal spiConfiguration_n_178 : STD_LOGIC;
  signal spiConfiguration_n_179 : STD_LOGIC;
  signal spiConfiguration_n_180 : STD_LOGIC;
  signal spiConfiguration_n_181 : STD_LOGIC;
  signal spiConfiguration_n_182 : STD_LOGIC;
  signal spiConfiguration_n_183 : STD_LOGIC;
  signal spiConfiguration_n_184 : STD_LOGIC;
  signal spiConfiguration_n_185 : STD_LOGIC;
  signal spiConfiguration_n_186 : STD_LOGIC;
  signal spiConfiguration_n_187 : STD_LOGIC;
  signal spiConfiguration_n_40 : STD_LOGIC;
  signal spiConfiguration_n_57 : STD_LOGIC;
  signal spiConfiguration_n_58 : STD_LOGIC;
  signal spiConfiguration_n_59 : STD_LOGIC;
  signal spiConfiguration_n_60 : STD_LOGIC;
  signal spiConfiguration_n_61 : STD_LOGIC;
  signal \spiInputShiftRegister/ShiftReg_DN\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_10,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(9)
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredBackgroundActivity_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_15,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_16,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredRefractoryPeriod_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][9]\
    );
\DVSAERConfigReg2_D_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigReg_D_reg[ExternalAERControl_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(10),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][10]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(11),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][11]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(4),
      PRE => logiecResetSync_n_1,
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(6),
      PRE => logiecResetSync_n_1,
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(8),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(9),
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][9]\
    );
\DVSAERConfigReg2_D_reg[FilterBackgroundActivity_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterBackgroundActivity_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(1),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(3),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(4),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(6),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(2),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(1),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(3),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(4),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(6),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(8),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(2),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_38,
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(8),
      PRE => logiecResetSync_n_38,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(1),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(3),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(4),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(6),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_39,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(8),
      PRE => logiecResetSync_n_39,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(2),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_37,
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(8),
      PRE => logiecResetSync_n_37,
      Q => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterPolarityFlatten_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterPolarityFlatten_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterPolaritySuppressType_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterPolaritySuppressType_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterPolaritySuppress_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterPolaritySuppress_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(0),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(3),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(4),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(6),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(8),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(0),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(1),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(8),
      PRE => logiecResetSync_n_2,
      Q => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(8),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_2,
      D => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(8),
      Q => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(0),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(10),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][10]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(11),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][11]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(1),
      PRE => logiecResetSync_n_1,
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(2),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(8),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][8]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(9),
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][9]\
    );
\DVSAERConfigReg2_D_reg[FilterRefractoryPeriod_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriod_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(0),
      PRE => logiecResetSync_n_5,
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][0]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(1),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][1]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(2),
      PRE => logiecResetSync_n_5,
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][2]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(3),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][3]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(4),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][4]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(5),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][5]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(6),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][6]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(7),
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][7]\
    );
\DVSAERConfigReg2_D_reg[FilterSkipEvents_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[FilterSkipEvents_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigReg_D_reg[Run_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[Run_S_n_0_]\
    );
\DVSAERConfigReg2_D_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\,
      Q => \DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_]\
    );
\DVSAERConfigReg_D_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[ExternalAERControl_S]\,
      Q => \DVSAERConfigReg_D_reg[ExternalAERControl_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(10),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(10)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(11),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(11)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(4),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(6),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(9),
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D]\(9)
    );
\DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterBackgroundActivity_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterBackgroundActivity_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel0Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel0Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel1Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel1Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel2Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel2Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel3Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel3Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel4Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel4Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(1),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(3),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(4),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(6),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Column_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel5Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel5Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(1),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(3),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(4),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(6),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Column_D]\(8),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel6Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel6Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(1),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(3),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(4),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(6),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Column_D]\(8),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Column_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(2),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterPixel7Row_D]\(8),
      PRE => logiecResetSync_n_18,
      Q => \DVSAERConfigReg_D_reg[FilterPixel7Row_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterPolarityFlatten_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterPolarityFlatten_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterPolaritySuppressType_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterPolaritySuppressType_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterPolaritySuppress_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterPolaritySuppress_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(0),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(3),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(4),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(6),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndColumn_D]\(8),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndColumn_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(0),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(1),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterROIEndRow_D]\(8),
      PRE => logiecResetSync_n_19,
      Q => \DVSAERConfigReg_D_reg[FilterROIEndRow_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterROIStartColumn_D]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartColumn_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterROIStartRow_D]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterROIStartRow_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(0),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(10),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(10)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(11),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(11)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(1),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(2),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(8),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(8)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(9),
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D]\(9)
    );
\DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterRefractoryPeriod_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterRefractoryPeriod_S]__0\
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(0),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(0)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(1),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(1)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(2),
      PRE => logiecResetSync_n_20,
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(2)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(3),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(3)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(4),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(4)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(5),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(5)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(6),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(6)
    );
\DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(7),
      Q => \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D]\(7)
    );
\DVSAERConfigReg_D_reg[FilterSkipEvents_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfig_D[FilterSkipEvents_S]\,
      Q => \DVSAERConfigReg_D_reg[FilterSkipEvents_S]__0\
    );
\DVSAERConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[Run_S]\,
      Q => \DVSAERConfigReg_D_reg[Run_S]__0\
    );
\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfig_D[WaitOnTransferStall_S]\,
      Q => \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0\
    );
In1Timestamp_S: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => DVSAERFifoDataOut_D(12),
      I1 => DVSAERFifoDataOut_D(14),
      I2 => DVSAERFifoDataOut_D(13),
      O => \In1Timestamp_S__0\
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(9)
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_14,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsExtInputDropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][9]\
    );
\MultiplexerConfigReg2_D_reg[DropDVSOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[DropDVSOnTransferStall_S_n_0_]\
    );
\MultiplexerConfigReg2_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigReg_D_reg[Run_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\
    );
\MultiplexerConfigReg2_D_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigReg_D_reg[TimestampReset_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_]\
    );
\MultiplexerConfigReg2_D_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigReg_D_reg[TimestampRun_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_]\
    );
\MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\,
      Q => \MultiplexerConfigReg_D_reg[DropDVSOnTransferStall_S]__0\
    );
\MultiplexerConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \MultiplexerConfig_D[Run_S]\,
      Q => \MultiplexerConfigReg_D_reg[Run_S]__0\
    );
\MultiplexerConfigReg_D_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \MultiplexerConfig_D[TimestampReset_S]\,
      Q => \MultiplexerConfigReg_D_reg[TimestampReset_S]__0\
    );
\MultiplexerConfigReg_D_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \MultiplexerConfig_D[TimestampRun_S]\,
      Q => \MultiplexerConfigReg_D_reg[TimestampRun_S]__0\
    );
chipBiasEnableBuffer: entity work.brd_testAERDVSSM_0_0_SimpleRegister
     port map (
      ChipBiasEnable_SO => ChipBiasEnable_SO,
      I144(0) => DVSAERConfig_DRun_SORAPSADCConfig_DRun_S,
      LogicClk_CI => LogicClk_CI,
      SyncReset_RO => LogicReset_R
    );
chipBiasSelector: entity work.brd_testAERDVSSM_0_0_ChipBiasSelector
     port map (
      AR(0) => logiecResetSync_n_19,
      \BiasOutput_DP_reg[10]\ => chipBiasSelector_n_12,
      \BiasOutput_DP_reg[10]_0\ => chipBiasSelector_n_18,
      \BiasOutput_DP_reg[11]\ => chipBiasSelector_n_11,
      \BiasOutput_DP_reg[11]_0\ => chipBiasSelector_n_17,
      \BiasOutput_DP_reg[12]\ => chipBiasSelector_n_10,
      \BiasOutput_DP_reg[12]_0\ => chipBiasSelector_n_16,
      \BiasOutput_DP_reg[13]\ => chipBiasSelector_n_9,
      \BiasOutput_DP_reg[13]_0\ => chipBiasSelector_n_15,
      \BiasOutput_DP_reg[14]\ => chipBiasSelector_n_8,
      \BiasOutput_DP_reg[14]_0\ => chipBiasSelector_n_14,
      \BiasOutput_DP_reg[9]\ => chipBiasSelector_n_13,
      \BiasOutput_DP_reg[9]_0\ => chipBiasSelector_n_19,
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \ChipConfigReg_DP_reg[AERnArow_S]\,
      \ChipConfigReg_DP_reg[GlobalShutter_S]\ => \ChipConfigReg_DP_reg[GlobalShutter_S]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \ChipConfigReg_DP_reg[TestADC_S]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \ChipConfigReg_DP_reg[UseAOut_S]\,
      \ChipOutput_DP_reg[0]\ => chipBiasSelector_n_40,
      \ChipOutput_DP_reg[0]_0\ => chipBiasSelector_n_41,
      \ChipOutput_DP_reg[1]\ => chipBiasSelector_n_42,
      \ChipOutput_DP_reg[1]_0\ => chipBiasSelector_n_43,
      \ChipOutput_DP_reg[2]\ => chipBiasSelector_n_44,
      \ChipOutput_DP_reg[2]_0\ => chipBiasSelector_n_45,
      \ChipOutput_DP_reg[3]\ => chipBiasSelector_n_46,
      \ChipOutput_DP_reg[3]_0\ => chipBiasSelector_n_47,
      ConfigParamAddress_DO(2 downto 0) => ConfigParamAddress_D(2 downto 0),
      ConfigParamInput_DO(15 downto 0) => ConfigParamInput_D(15 downto 0),
      D(6) => spiConfiguration_n_127,
      D(5) => spiConfiguration_n_128,
      D(4) => spiConfiguration_n_129,
      D(3) => spiConfiguration_n_130,
      D(2) => spiConfiguration_n_131,
      D(1) => spiConfiguration_n_132,
      D(0) => spiConfiguration_n_133,
      E(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]\,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]\ => spiConfiguration_n_136,
      \ParamAddressReg_DP_reg[0]_0\ => spiConfiguration_n_137,
      \ParamAddressReg_DP_reg[0]_1\ => spiConfiguration_n_138,
      \ParamAddressReg_DP_reg[0]_2\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\,
      \ParamAddressReg_DP_reg[0]_3\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\,
      \ParamAddressReg_DP_reg[0]_4\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\,
      \ParamAddressReg_DP_reg[0]_5\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\,
      \ParamAddressReg_DP_reg[0]_6\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\,
      \ParamAddressReg_DP_reg[0]_7\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\,
      \ParamAddressReg_DP_reg[1]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D]\,
      \ParamAddressReg_DP_reg[1]_0\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\,
      \ParamAddressReg_DP_reg[1]_1\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\,
      \ParamAddressReg_DP_reg[1]_2\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\,
      \ParamAddressReg_DP_reg[1]_3\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\,
      \ParamAddressReg_DP_reg[1]_4\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\,
      \ParamAddressReg_DP_reg[1]_5\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\,
      \ParamAddressReg_DP_reg[1]_6\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\,
      \ParamAddressReg_DP_reg[1]_7\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\,
      \ParamAddressReg_DP_reg[1]_8\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\,
      \ParamAddressReg_DP_reg[2]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\,
      \ParamAddressReg_DP_reg[2]_0\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\,
      \ParamAddressReg_DP_reg[2]_1\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\,
      \ParamAddressReg_DP_reg[3]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D]\,
      \ParamAddressReg_DP_reg[3]_0\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\,
      \ParamAddressReg_DP_reg[3]_1\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\,
      \ParamAddressReg_DP_reg[3]_2\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\,
      \ParamAddressReg_DP_reg[3]_3\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\,
      \ParamAddressReg_DP_reg[3]_4\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\,
      \ParamAddressReg_DP_reg[3]_5\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\,
      \ParamAddressReg_DP_reg[3]_6\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\,
      \ParamAddressReg_DP_reg[4]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\,
      \ParamAddressReg_DP_reg[4]_0\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\,
      \ParamAddressReg_DP_reg[4]_1\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\,
      \ParamAddressReg_DP_reg[4]_2\(3) => spiConfiguration_n_176,
      \ParamAddressReg_DP_reg[4]_2\(2) => spiConfiguration_n_177,
      \ParamAddressReg_DP_reg[4]_2\(1) => spiConfiguration_n_178,
      \ParamAddressReg_DP_reg[4]_2\(0) => spiConfiguration_n_179,
      \ParamAddressReg_DP_reg[5]\ => spiConfiguration_n_135,
      \ParamAddressReg_DP_reg[5]_0\ => spiConfiguration_n_134,
      \ParamAddressReg_DP_reg[5]_1\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\,
      \ParamAddressReg_DP_reg[5]_2\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D]\,
      \ParamAddressReg_DP_reg[5]_3\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\,
      \ParamAddressReg_DP_reg[5]_4\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\,
      \ParamAddressReg_DP_reg[7]\ => spiConfiguration_n_139,
      \ParamAddressReg_DP_reg[7]_0\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_187,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_186,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_185,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_184,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_183,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_182,
      \ParamInput_DP_reg[0]_5\ => spiConfiguration_n_181,
      \ParamInput_DP_reg[0]_6\ => spiConfiguration_n_180,
      \ParamOutput_DP_reg[15]\(15 downto 0) => BiasConfigParamOutput_D(15 downto 0),
      \ParamOutput_DP_reg[3]\(3 downto 0) => ChipConfigParamOutput_D(3 downto 0),
      Q(0) => \BiasConfigReg_DP_reg[SSN_D]\(15),
      SyncReset_RO => LogicReset_R,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => logiecResetSync_n_13,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => logiecResetSync_n_14,
      \SyncSignalSyncFF_S_reg_rep__15\(0) => logiecResetSync_n_12,
      \SyncSignalSyncFF_S_reg_rep__18\(0) => logiecResetSync_n_20,
      \SyncSignalSyncFF_S_reg_rep__19\(0) => logiecResetSync_n_21,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => logiecResetSync_n_22,
      \SyncSignalSyncFF_S_reg_rep__21\(0) => logiecResetSync_n_23,
      \SyncSignalSyncFF_S_reg_rep__22\(0) => logiecResetSync_n_24,
      \SyncSignalSyncFF_S_reg_rep__23\(1) => logiecResetSync_n_25,
      \SyncSignalSyncFF_S_reg_rep__23\(0) => logiecResetSync_n_26,
      \SyncSignalSyncFF_S_reg_rep__25\(1) => logiecResetSync_n_27,
      \SyncSignalSyncFF_S_reg_rep__25\(0) => logiecResetSync_n_28,
      \SyncSignalSyncFF_S_reg_rep__27\(1) => logiecResetSync_n_29,
      \SyncSignalSyncFF_S_reg_rep__27\(0) => logiecResetSync_n_30,
      \SyncSignalSyncFF_S_reg_rep__29\(0) => logiecResetSync_n_31,
      \SyncSignalSyncFF_S_reg_rep__31\(1) => logiecResetSync_n_32,
      \SyncSignalSyncFF_S_reg_rep__31\(0) => logiecResetSync_n_33,
      \SyncSignalSyncFF_S_reg_rep__32\(0) => logiecResetSync_n_34,
      \SyncSignalSyncFF_S_reg_rep__33\(0) => logiecResetSync_n_35,
      \SyncSignalSyncFF_S_reg_rep__34\(0) => logiecResetSync_n_36,
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0\(5 downto 0) => \BiasConfigReg_DP_reg[DiffBn_D]\(14 downto 9),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0\(5 downto 0) => \BiasConfigReg_DP_reg[LocalBufBn_D]\(14 downto 9),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0\(5 downto 0) => \BiasConfigReg_DP_reg[PadFollBn_D]\(14 downto 9),
      \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0\(0) => \BiasConfigReg_DP_reg[SSP_D]\(15)
    );
deviceIsMasterBuffer: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\
     port map (
      AR(0) => logiecResetSync_n_4,
      DeviceIsMaster_SO => DeviceIsMaster_S,
      LogicClk_CI => LogicClk_CI,
      O147(0) => DeviceIsMasterBuffer_S
    );
dvsAerFifo: entity work.brd_testAERDVSSM_0_0_FIFO
     port map (
      AR(0) => logiecResetSync_n_11,
      D(0) => StateTimestampNext_DN(3),
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      \FifoControl_SI[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      FifoData_DO(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      OutFifoData_DO(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      OutFifoData_DO(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      Q(1 downto 0) => State_DP(3 downto 2),
      Reset_RI => logiecResetSync_n_10,
      \State_DP_reg[1]\ => dvsAerFifo_n_16,
      \State_DP_reg[1]_0\ => multiplexerSM_n_100,
      \SyncSignalSyncFF_S_reg_rep__3\ => logiecResetSync_n_6
    );
dvsAerSMTest: entity work.brd_testAERDVSSM_0_0_DVSAERStateMachine
     port map (
      AR(1) => logiecResetSync_n_2,
      AR(0) => logiecResetSync_n_3,
      DVSAERAck_SBO => DVSAERAck_SBO,
      \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsFilteredBackgroundActivity_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredBackgroundActivity_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsFilteredRefractoryPeriod_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredRefractoryPeriod_D]\(39 downto 0),
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(11) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][11]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(10) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][10]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(9) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][9]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(8) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(7) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(6) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(5) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(4) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(3) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(2) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(1) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D][11]\(0) => \DVSAERConfigReg2_D_reg[FilterBackgroundActivityTime_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(8) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(7) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(6) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(5) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(4) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(3) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(2) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(1) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8]\(0) => \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(11) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][11]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(10) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][10]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(9) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][9]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(8) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][8]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(7) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(6) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(5) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(4) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(3) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(2) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(1) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D][11]\(0) => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriodTime_D_n_0_][0]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(7) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][7]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(6) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][6]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(5) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][5]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(4) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][4]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(3) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][3]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(2) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][2]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(1) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][1]\,
      \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D][7]\(0) => \DVSAERConfigReg2_D_reg[FilterSkipEventsEvery_D_n_0_][0]\,
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      \FifoControl_SI[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      O148 => \DVSAERConfigReg2_D_reg[Run_S_n_0_]\,
      O149 => \DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_]\,
      O150 => \DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_]\,
      O153 => \DVSAERConfigReg2_D_reg[FilterBackgroundActivity_S_n_0_]\,
      O154 => \DVSAERConfigReg2_D_reg[FilterRefractoryPeriod_S_n_0_]\,
      O157 => \DVSAERConfigReg2_D_reg[FilterSkipEvents_S_n_0_]\,
      O159 => \DVSAERConfigReg2_D_reg[FilterPolarityFlatten_S_n_0_]\,
      O160 => \DVSAERConfigReg2_D_reg[FilterPolaritySuppress_S_n_0_]\,
      O161 => \DVSAERConfigReg2_D_reg[FilterPolaritySuppressType_S_n_0_]\,
      Q(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      Q(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      SyncReset_RO => LogicReset_R,
      SyncSignalSyncFF_S_reg_rep(0) => logiecResetSync_n_1,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__3\ => logiecResetSync_n_6,
      \SyncSignalSyncFF_S_reg_rep__35\(1) => logiecResetSync_n_37,
      \SyncSignalSyncFF_S_reg_rep__35\(0) => logiecResetSync_n_38,
      \SyncSignalSyncFF_S_reg_rep__37\(0) => logiecResetSync_n_39,
      \SyncSignalSyncFF_S_reg_rep__4\ => logiecResetSync_n_7,
      \SyncSignalSyncFF_S_reg_rep__5\(1) => logiecResetSync_n_8,
      \SyncSignalSyncFF_S_reg_rep__5\(0) => logiecResetSync_n_9,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => logiecResetSync_n_10
    );
dvsaerSPIConfig: entity work.brd_testAERDVSSM_0_0_DVSAERSPIConfig
     port map (
      AR(1) => logiecResetSync_n_17,
      AR(0) => logiecResetSync_n_12,
      ConfigParamAddress_DO(2 downto 0) => ConfigParamAddress_D(6 downto 4),
      ConfigParamInput_DO(11 downto 0) => ConfigParamInput_D(11 downto 0),
      D(31 downto 0) => p_0_in_1(31 downto 0),
      \DVSAERConfigReg_D_reg[FilterBackgroundActivityTime_D][11]\(11 downto 0) => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel0Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel0Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel1Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel1Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel2Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel3Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel3Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel4Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel4Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel5Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel5Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel6Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel6Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel7Column_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel7Row_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterROIEndColumn_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterROIEndRow_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterROIStartColumn_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterROIStartRow_D]\(8 downto 0),
      \DVSAERConfigReg_D_reg[FilterRefractoryPeriodTime_D][11]\(11 downto 0) => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(11 downto 0),
      \DVSAERConfigReg_D_reg[FilterSkipEventsEvery_D][7]\(7 downto 0) => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(7 downto 0),
      \DVSAERConfig_D[ExternalAERControl_S]\ => \DVSAERConfig_D[ExternalAERControl_S]\,
      \DVSAERConfig_D[FilterBackgroundActivity_S]\ => \DVSAERConfig_D[FilterBackgroundActivity_S]\,
      \DVSAERConfig_D[FilterPolarityFlatten_S]\ => \DVSAERConfig_D[FilterPolarityFlatten_S]\,
      \DVSAERConfig_D[FilterPolaritySuppressType_S]\ => \DVSAERConfig_D[FilterPolaritySuppressType_S]\,
      \DVSAERConfig_D[FilterPolaritySuppress_S]\ => \DVSAERConfig_D[FilterPolaritySuppress_S]\,
      \DVSAERConfig_D[FilterRefractoryPeriod_S]\ => \DVSAERConfig_D[FilterRefractoryPeriod_S]\,
      \DVSAERConfig_D[FilterSkipEvents_S]\ => \DVSAERConfig_D[FilterSkipEvents_S]\,
      \DVSAERConfig_D[Run_S]\ => \DVSAERConfig_D[Run_S]\,
      \DVSAERConfig_D[WaitOnTransferStall_S]\ => \DVSAERConfig_D[WaitOnTransferStall_S]\,
      \DVSAEROutput_DP_reg[0]_0\ => dvsaerSPIConfig_n_9,
      E(0) => \DVSAERConfigReg_DP[FilterPixel0Row_D]\,
      I144(0) => DVSAERConfig_DRun_SORAPSADCConfig_DRun_S,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfig_D[RunChip_S]\ => \MultiplexerConfig_D[RunChip_S]\,
      \ParamAddressReg_DP_reg[0]\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \ParamAddressReg_DP_reg[0]_0\(0) => \DVSAERConfigReg_DP[FilterPixel1Row_D]\,
      \ParamAddressReg_DP_reg[0]_1\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \ParamAddressReg_DP_reg[0]_10\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \ParamAddressReg_DP_reg[0]_11\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \ParamAddressReg_DP_reg[0]_12\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \ParamAddressReg_DP_reg[0]_13\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \ParamAddressReg_DP_reg[0]_14\(0) => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D]\,
      \ParamAddressReg_DP_reg[0]_15\(0) => \DVSAERConfigReg_DP[FilterRefractoryPeriodTime_D]\,
      \ParamAddressReg_DP_reg[0]_16\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \ParamAddressReg_DP_reg[0]_17\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \ParamAddressReg_DP_reg[0]_18\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \ParamAddressReg_DP_reg[0]_19\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \ParamAddressReg_DP_reg[0]_2\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \ParamAddressReg_DP_reg[0]_20\(0) => \DVSAERConfigReg_DP[FilterSkipEventsEvery_D]\,
      \ParamAddressReg_DP_reg[0]_3\(0) => \DVSAERConfigReg_DP[FilterPixel2Column_D]\,
      \ParamAddressReg_DP_reg[0]_4\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \ParamAddressReg_DP_reg[0]_5\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \ParamAddressReg_DP_reg[0]_6\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \ParamAddressReg_DP_reg[0]_7\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \ParamAddressReg_DP_reg[0]_8\(0) => \DVSAERConfigReg_DP[FilterPixel5Row_D]\,
      \ParamAddressReg_DP_reg[0]_9\(0) => \DVSAERConfigReg_DP[FilterPixel5Column_D]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_117,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_118,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_119,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_120,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_121,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_122,
      \ParamInput_DP_reg[0]_5\ => spiConfiguration_n_123,
      \ParamInput_DP_reg[0]_6\ => spiConfiguration_n_124,
      \ParamInput_DP_reg[0]_7\ => spiConfiguration_n_125,
      \ParamOutput_DP_reg[31]\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      Q(8 downto 0) => \DVSAERConfig_D[FilterPixel2Row_D]\(8 downto 0),
      \SyncSignalSyncFF_S_reg_rep__13\(0) => logiecResetSync_n_16,
      \SyncSignalSyncFF_S_reg_rep__9\(1) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => logiecResetSync_n_5
    );
logiecResetSync: entity work.brd_testAERDVSSM_0_0_ResetSynchronizer
     port map (
      AR(0) => logiecResetSync_n_1,
      \BiasConfigReg_DP_reg[AdcRefLow_D][8]\(1) => logiecResetSync_n_25,
      \BiasConfigReg_DP_reg[AdcRefLow_D][8]\(0) => logiecResetSync_n_26,
      \BiasConfigReg_DP_reg[ColSelLowBn_D][9]\(0) => logiecResetSync_n_21,
      \BiasConfigReg_DP_reg[DiffBn_D][12]\(0) => logiecResetSync_n_24,
      \BiasConfigReg_DP_reg[IFRefrBn_D][8]\(0) => logiecResetSync_n_20,
      \BiasConfigReg_DP_reg[PrBp_D][10]\(0) => logiecResetSync_n_23,
      \BiasConfigReg_DP_reg[ReadoutBufBp_D][10]\(0) => logiecResetSync_n_22,
      \BiasConfigReg_DP_reg[SSN_D][15]\(1) => logiecResetSync_n_14,
      \BiasConfigReg_DP_reg[SSN_D][15]\(0) => logiecResetSync_n_15,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\(1) => logiecResetSync_n_29,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\(0) => logiecResetSync_n_30,
      \BiasConfigReg_D_reg[PrBp_D][7]\(1) => logiecResetSync_n_27,
      \BiasConfigReg_D_reg[PrBp_D][7]\(0) => logiecResetSync_n_28,
      \Count_DP_reg[0]\(1) => logiecResetSync_n_8,
      \Count_DP_reg[0]\(0) => logiecResetSync_n_9,
      \Count_DP_reg[13]\(1) => logiecResetSync_n_32,
      \Count_DP_reg[13]\(0) => logiecResetSync_n_33,
      \Count_DP_reg[14]\(0) => logiecResetSync_n_6,
      \Count_DP_reg[7]\(0) => logiecResetSync_n_11,
      \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][7]\(0) => logiecResetSync_n_17,
      \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\(1) => logiecResetSync_n_37,
      \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6]\(0) => logiecResetSync_n_38,
      \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\(1) => logiecResetSync_n_18,
      \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1]\(0) => logiecResetSync_n_19,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\(1) => logiecResetSync_n_2,
      \Output_SO_reg[0]\(0) => logiecResetSync_n_3,
      \Output_SO_reg[0]_0\ => logiecResetSync_n_7,
      \Output_SO_reg[0]_1\(0) => logiecResetSync_n_10,
      \Output_SO_reg[0]_2\(1) => logiecResetSync_n_12,
      \Output_SO_reg[0]_2\(0) => logiecResetSync_n_13,
      \Output_SO_reg[0]_3\(0) => logiecResetSync_n_39,
      \PreviousData_DP_reg[15]\(0) => logiecResetSync_n_31,
      \PreviousData_DP_reg[25]\(0) => logiecResetSync_n_34,
      \PreviousData_DP_reg[2]\(0) => logiecResetSync_n_36,
      \PreviousData_DP_reg[8]\(0) => logiecResetSync_n_35,
      Reset_RI => Reset_RI,
      \ShiftReg_DP_reg[23]\(1) => logiecResetSync_n_4,
      \ShiftReg_DP_reg[23]\(0) => logiecResetSync_n_5,
      SyncReset_RO => LogicReset_R,
      \SyncSignalSyncFF_S_reg[0]\(0) => logiecResetSync_n_16
    );
multiplexerSM: entity work.brd_testAERDVSSM_0_0_MultiplexerStateMachine
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(0) => logiecResetSync_n_4,
      D(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsExtInputDropped_D]\(39 downto 0),
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      FifoData_DO(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      \FifoData_DO_reg[12]\(0) => StateTimestampNext_DN(3),
      I145(0) => DeviceIsMaster_S,
      In1Timestamp_S => \In1Timestamp_S__0\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsDVSDropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsDVSDropped_D]\(39 downto 0),
      O162 => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\,
      O163 => \MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_]\,
      O164 => \MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_]\,
      O167 => \MultiplexerConfigReg2_D_reg[DropDVSOnTransferStall_S_n_0_]\,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      Q(1 downto 0) => State_DP(3 downto 2),
      \State_DP_reg[2]_0\ => multiplexerSM_n_100,
      \State_DP_reg[3]_0\ => dvsAerFifo_n_16,
      SyncInClockSync_CO => SyncInClockSync_C,
      SyncOutClock_CO => SyncOutClock_CO,
      SyncReset_RO => LogicReset_R,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => logiecResetSync_n_3,
      \SyncSignalSyncFF_S_reg_rep__3\(0) => logiecResetSync_n_6,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => logiecResetSync_n_11
    );
multiplexerSPIConfig: entity work.brd_testAERDVSSM_0_0_MultiplexerSPIConfig
     port map (
      AR(2) => logiecResetSync_n_4,
      AR(1) => logiecResetSync_n_5,
      AR(0) => logiecResetSync_n_16,
      D(31 downto 0) => p_0_in_2(31 downto 0),
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfig_D[DropDVSOnTransferStall_S]\ => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\,
      \MultiplexerConfig_D[RunChip_S]\ => \MultiplexerConfig_D[RunChip_S]\,
      \MultiplexerConfig_D[Run_S]\ => \MultiplexerConfig_D[Run_S]\,
      \MultiplexerConfig_D[TimestampReset_S]\ => \MultiplexerConfig_D[TimestampReset_S]\,
      \MultiplexerConfig_D[TimestampRun_S]\ => \MultiplexerConfig_D[TimestampRun_S]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_40,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_57,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_58,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_59,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_60,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_61,
      Q(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0)
    );
spiConfiguration: entity work.brd_testAERDVSSM_0_0_SPIConfig
     port map (
      AR(0) => logiecResetSync_n_19,
      \BiasConfigReg_DP_reg[AEPdBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\,
      \BiasConfigReg_DP_reg[AEPuXBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\,
      \BiasConfigReg_DP_reg[AEPuYBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\,
      \BiasConfigReg_DP_reg[AdcCompBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\,
      \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\,
      \BiasConfigReg_DP_reg[AdcRefLow_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\,
      \BiasConfigReg_DP_reg[AdcTestVoltage_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D]\,
      \BiasConfigReg_DP_reg[ApsCas_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D]\,
      \BiasConfigReg_DP_reg[ApsOverflowLevel_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]\,
      \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\,
      \BiasConfigReg_DP_reg[BiasBuffer_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\,
      \BiasConfigReg_DP_reg[ColSelLowBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D]\,
      \BiasConfigReg_DP_reg[DACBufBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\,
      \BiasConfigReg_DP_reg[DiffBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\,
      \BiasConfigReg_DP_reg[DiffBn_D][14]\(5 downto 0) => \BiasConfigReg_DP_reg[DiffBn_D]\(14 downto 9),
      \BiasConfigReg_DP_reg[IFRefrBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\,
      \BiasConfigReg_DP_reg[IFThrBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\,
      \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\,
      \BiasConfigReg_DP_reg[LocalBufBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\,
      \BiasConfigReg_DP_reg[LocalBufBn_D][14]\(5 downto 0) => \BiasConfigReg_DP_reg[LocalBufBn_D]\(14 downto 9),
      \BiasConfigReg_DP_reg[OffBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\,
      \BiasConfigReg_DP_reg[OnBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\,
      \BiasConfigReg_DP_reg[PadFollBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\,
      \BiasConfigReg_DP_reg[PadFollBn_D][14]\(5 downto 0) => \BiasConfigReg_DP_reg[PadFollBn_D]\(14 downto 9),
      \BiasConfigReg_DP_reg[PixInvBn_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\,
      \BiasConfigReg_DP_reg[PrBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\,
      \BiasConfigReg_DP_reg[PrSFBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\,
      \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\,
      \BiasConfigReg_DP_reg[RefrBp_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\,
      \BiasConfigReg_DP_reg[SSN_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\,
      \BiasConfigReg_DP_reg[SSN_D][10]\ => chipBiasSelector_n_12,
      \BiasConfigReg_DP_reg[SSN_D][11]\ => chipBiasSelector_n_11,
      \BiasConfigReg_DP_reg[SSN_D][12]\ => chipBiasSelector_n_10,
      \BiasConfigReg_DP_reg[SSN_D][13]\ => chipBiasSelector_n_9,
      \BiasConfigReg_DP_reg[SSN_D][14]\ => chipBiasSelector_n_8,
      \BiasConfigReg_DP_reg[SSN_D][15]\(15 downto 0) => ConfigParamInput_D(15 downto 0),
      \BiasConfigReg_DP_reg[SSN_D][15]_0\(0) => \BiasConfigReg_DP_reg[SSN_D]\(15),
      \BiasConfigReg_DP_reg[SSN_D][9]\ => chipBiasSelector_n_13,
      \BiasConfigReg_DP_reg[SSP_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\,
      \BiasConfigReg_DP_reg[SSP_D][15]\(0) => \BiasConfigReg_DP_reg[SSP_D]\(15),
      \BiasOutput_DP_reg[14]\ => spiConfiguration_n_135,
      \BiasOutput_DP_reg[14]_0\ => spiConfiguration_n_139,
      \BiasOutput_DP_reg[15]\(6) => spiConfiguration_n_127,
      \BiasOutput_DP_reg[15]\(5) => spiConfiguration_n_128,
      \BiasOutput_DP_reg[15]\(4) => spiConfiguration_n_129,
      \BiasOutput_DP_reg[15]\(3) => spiConfiguration_n_130,
      \BiasOutput_DP_reg[15]\(2) => spiConfiguration_n_131,
      \BiasOutput_DP_reg[15]\(1) => spiConfiguration_n_132,
      \BiasOutput_DP_reg[15]\(0) => spiConfiguration_n_133,
      \BiasOutput_DP_reg[15]_0\ => spiConfiguration_n_134,
      \BiasOutput_DP_reg[15]_1\ => spiConfiguration_n_136,
      \BiasOutput_DP_reg[15]_2\ => spiConfiguration_n_137,
      \BiasOutput_DP_reg[15]_3\ => spiConfiguration_n_138,
      \BiasOutput_DP_reg[15]_4\(15 downto 0) => BiasConfigParamOutput_D(15 downto 0),
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \ChipConfigReg_DP_reg[AERnArow_S]\,
      \ChipConfigReg_DP_reg[AERnArow_S]__0\ => spiConfiguration_n_184,
      \ChipConfigReg_DP_reg[AnalogMux0_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\,
      \ChipConfigReg_DP_reg[AnalogMux1_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\,
      \ChipConfigReg_DP_reg[AnalogMux1_D][1]\ => chipBiasSelector_n_42,
      \ChipConfigReg_DP_reg[AnalogMux1_D][2]\ => chipBiasSelector_n_44,
      \ChipConfigReg_DP_reg[AnalogMux1_D][3]\ => chipBiasSelector_n_46,
      \ChipConfigReg_DP_reg[AnalogMux2_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\,
      \ChipConfigReg_DP_reg[BiasMux0_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\,
      \ChipConfigReg_DP_reg[BiasMux0_D][1]\ => chipBiasSelector_n_43,
      \ChipConfigReg_DP_reg[BiasMux0_D][2]\ => chipBiasSelector_n_45,
      \ChipConfigReg_DP_reg[BiasMux0_D][3]\ => chipBiasSelector_n_47,
      \ChipConfigReg_DP_reg[DigitalMux0_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\,
      \ChipConfigReg_DP_reg[DigitalMux1_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\,
      \ChipConfigReg_DP_reg[DigitalMux2_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\,
      \ChipConfigReg_DP_reg[DigitalMux3_D][0]\(0) => \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\,
      \ChipConfigReg_DP_reg[GlobalShutter_S]\ => \ChipConfigReg_DP_reg[GlobalShutter_S]\,
      \ChipConfigReg_DP_reg[GlobalShutter_S]__0\ => spiConfiguration_n_182,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\ => spiConfiguration_n_187,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\ => spiConfiguration_n_185,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\ => spiConfiguration_n_181,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \ChipConfigReg_DP_reg[TestADC_S]\,
      \ChipConfigReg_DP_reg[TestADC_S]__0\ => spiConfiguration_n_180,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\ => spiConfiguration_n_186,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \ChipConfigReg_DP_reg[UseAOut_S]\,
      \ChipConfigReg_DP_reg[UseAOut_S]__0\ => spiConfiguration_n_183,
      \ChipOutput_DP_reg[3]\(3) => spiConfiguration_n_176,
      \ChipOutput_DP_reg[3]\(2) => spiConfiguration_n_177,
      \ChipOutput_DP_reg[3]\(1) => spiConfiguration_n_178,
      \ChipOutput_DP_reg[3]\(0) => spiConfiguration_n_179,
      \ChipOutput_DP_reg[3]_0\(3 downto 0) => ChipConfigParamOutput_D(3 downto 0),
      D(31 downto 0) => p_0_in_2(31 downto 0),
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredBackgroundActivity_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredRefractoryPeriod_D_n_0_][0]\,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ => spiConfiguration_n_119,
      \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]\(0) => \DVSAERConfigReg_DP[FilterBackgroundActivityTime_D]\,
      \DVSAERConfigReg_DP_reg[FilterBackgroundActivityTime_D][11]_0\(11 downto 0) => \DVSAERConfig_D[FilterBackgroundActivityTime_D]\(11 downto 0),
      \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]\ => spiConfiguration_n_120,
      \DVSAERConfigReg_DP_reg[FilterBackgroundActivity_S]_0\ => dvsaerSPIConfig_n_9,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel0Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8]\(8 downto 0) => \DVSAERConfig_D[FilterPixel0Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel1Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel1Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel1Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel2Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel2Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8]_0\(7 downto 0) => \DVSAERConfig_D[FilterPixel2Row_D]\(8 downto 1),
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel3Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel3Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel4Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel4Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel5Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel5Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel5Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel5Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel6Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel6Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel7Column_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterPixel7Row_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPolarityFlatten_S]\ => spiConfiguration_n_123,
      \DVSAERConfigReg_DP_reg[FilterPolaritySuppressType_S]\ => spiConfiguration_n_125,
      \DVSAERConfigReg_DP_reg[FilterPolaritySuppress_S]\ => spiConfiguration_n_124,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterROIEndColumn_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterROIEndRow_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterROIStartColumn_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8]_0\(8 downto 0) => \DVSAERConfig_D[FilterROIStartRow_D]\(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]\(0) => \DVSAERConfigReg_DP[FilterRefractoryPeriodTime_D]\,
      \DVSAERConfigReg_DP_reg[FilterRefractoryPeriodTime_D][11]_0\(11 downto 0) => \DVSAERConfig_D[FilterRefractoryPeriodTime_D]\(11 downto 0),
      \DVSAERConfigReg_DP_reg[FilterRefractoryPeriod_S]\ => spiConfiguration_n_121,
      \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]\(0) => \DVSAERConfigReg_DP[FilterSkipEventsEvery_D]\,
      \DVSAERConfigReg_DP_reg[FilterSkipEventsEvery_D][7]_0\(7 downto 0) => \DVSAERConfig_D[FilterSkipEventsEvery_D]\(7 downto 0),
      \DVSAERConfigReg_DP_reg[FilterSkipEvents_S]\ => spiConfiguration_n_122,
      \DVSAERConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_117,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ => spiConfiguration_n_118,
      \DVSAERConfig_D[ExternalAERControl_S]\ => \DVSAERConfig_D[ExternalAERControl_S]\,
      \DVSAERConfig_D[FilterBackgroundActivity_S]\ => \DVSAERConfig_D[FilterBackgroundActivity_S]\,
      \DVSAERConfig_D[FilterPolarityFlatten_S]\ => \DVSAERConfig_D[FilterPolarityFlatten_S]\,
      \DVSAERConfig_D[FilterPolaritySuppressType_S]\ => \DVSAERConfig_D[FilterPolaritySuppressType_S]\,
      \DVSAERConfig_D[FilterPolaritySuppress_S]\ => \DVSAERConfig_D[FilterPolaritySuppress_S]\,
      \DVSAERConfig_D[FilterRefractoryPeriod_S]\ => \DVSAERConfig_D[FilterRefractoryPeriod_S]\,
      \DVSAERConfig_D[FilterSkipEvents_S]\ => \DVSAERConfig_D[FilterSkipEvents_S]\,
      \DVSAERConfig_D[Run_S]\ => \DVSAERConfig_D[Run_S]\,
      \DVSAERConfig_D[WaitOnTransferStall_S]\ => \DVSAERConfig_D[WaitOnTransferStall_S]\,
      \DVSAEROutput_DP_reg[31]\(31 downto 0) => p_0_in_1(31 downto 0),
      \DVSAEROutput_DP_reg[31]_0\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      E(0) => \DVSAERConfigReg_DP[FilterPixel0Row_D]\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsDVSDropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsExtInputDropped_D_n_0_][0]\,
      \MultiplexerConfigReg_DP_reg[DropDVSOnTransferStall_S]\ => spiConfiguration_n_61,
      \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]\ => spiConfiguration_n_60,
      \MultiplexerConfigReg_DP_reg[DropExtInputOnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfigReg_DP_reg[RunChip_S]\ => spiConfiguration_n_59,
      \MultiplexerConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_40,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ => spiConfiguration_n_58,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ => spiConfiguration_n_57,
      \MultiplexerConfig_D[DropDVSOnTransferStall_S]\ => \MultiplexerConfig_D[DropDVSOnTransferStall_S]\,
      \MultiplexerConfig_D[RunChip_S]\ => \MultiplexerConfig_D[RunChip_S]\,
      \MultiplexerConfig_D[Run_S]\ => \MultiplexerConfig_D[Run_S]\,
      \MultiplexerConfig_D[TimestampReset_S]\ => \MultiplexerConfig_D[TimestampReset_S]\,
      \MultiplexerConfig_D[TimestampRun_S]\ => \MultiplexerConfig_D[TimestampRun_S]\,
      \MultiplexerOutput_DP_reg[31]\(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0),
      Output_SO => Output_SO,
      \ParamAddressReg_DP_reg[0]_0\ => chipBiasSelector_n_14,
      \ParamAddressReg_DP_reg[0]_1\ => chipBiasSelector_n_15,
      \ParamAddressReg_DP_reg[0]_2\ => chipBiasSelector_n_16,
      \ParamAddressReg_DP_reg[0]_3\ => chipBiasSelector_n_17,
      \ParamAddressReg_DP_reg[0]_4\ => chipBiasSelector_n_18,
      \ParamAddressReg_DP_reg[0]_5\ => chipBiasSelector_n_19,
      \ParamAddressReg_DP_reg[1]_0\ => chipBiasSelector_n_40,
      \ParamAddressReg_DP_reg[1]_1\ => chipBiasSelector_n_41,
      Q(5 downto 3) => ConfigParamAddress_D(6 downto 4),
      Q(2 downto 0) => ConfigParamAddress_D(2 downto 0),
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISO_DZO => SPIMISO_DZO,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \ShiftReg_DP_reg[0]\(0) => State_DP_0(0),
      \State_DP_reg[0]_0\(0) => \spiInputShiftRegister/ShiftReg_DN\(0),
      \SyncSignalSyncFF_S_reg_rep__15\(1) => logiecResetSync_n_12,
      \SyncSignalSyncFF_S_reg_rep__15\(0) => logiecResetSync_n_13,
      \SyncSignalSyncFF_S_reg_rep__9\(1) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => logiecResetSync_n_5,
      \SystemInfoOutput_DP_reg[9]\(4) => p_0_in(9),
      \SystemInfoOutput_DP_reg[9]\(3) => p_0_in(6),
      \SystemInfoOutput_DP_reg[9]\(2) => p_0_in(4),
      \SystemInfoOutput_DP_reg[9]\(1) => p_0_in(2),
      \SystemInfoOutput_DP_reg[9]\(0) => p_0_in(0),
      \SystemInfoOutput_DP_reg[9]_0\(4) => SystemInfoConfigParamOutput_D(9),
      \SystemInfoOutput_DP_reg[9]_0\(3) => SystemInfoConfigParamOutput_D(6),
      \SystemInfoOutput_DP_reg[9]_0\(2) => SystemInfoConfigParamOutput_D(4),
      \SystemInfoOutput_DP_reg[9]_0\(1) => SystemInfoConfigParamOutput_D(2),
      \SystemInfoOutput_DP_reg[9]_0\(0) => SystemInfoConfigParamOutput_D(0)
    );
syncInputsToLogicClock: entity work.brd_testAERDVSSM_0_0_LogicClockSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIClock_AI => SPIClock_AI,
      SPIMOSI_AI => SPIMOSI_AI,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      \ShiftReg_DP_reg[0]\(0) => \spiInputShiftRegister/ShiftReg_DN\(0),
      \State_DP_reg[0]\(0) => State_DP_0(0),
      SyncInClockSync_CO => SyncInClockSync_C,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__13\(0) => logiecResetSync_n_16,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => logiecResetSync_n_3
    );
systemInfoSPIConfig: entity work.brd_testAERDVSSM_0_0_SystemInfoSPIConfig
     port map (
      D(4) => p_0_in(9),
      D(3) => p_0_in(6),
      D(2) => p_0_in(4),
      D(1) => p_0_in(2),
      D(0) => p_0_in(0),
      LogicClk_CI => LogicClk_CI,
      O147(0) => DeviceIsMasterBuffer_S,
      Output_SO => Output_SO,
      Q(4) => SystemInfoConfigParamOutput_D(9),
      Q(3) => SystemInfoConfigParamOutput_D(6),
      Q(2) => SystemInfoConfigParamOutput_D(4),
      Q(1) => SystemInfoConfigParamOutput_D(2),
      Q(0) => SystemInfoConfigParamOutput_D(0),
      \SyncSignalSyncFF_S_reg_rep__1\(0) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__15\(0) => logiecResetSync_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0 is
  port (
    USBClock_CI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    ADCClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    ChipBiasEnable_SO : out STD_LOGIC;
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    IMUClock_CZO : out STD_LOGIC;
    IMUData_DZIO : inout STD_LOGIC;
    IMUInterrupt_AI : in STD_LOGIC;
    IMUFSync_SO : out STD_LOGIC;
    SyncOutClock_CO : out STD_LOGIC;
    SyncOutSignal_SO : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    SyncInSignal_AI : in STD_LOGIC;
    SyncInSignal1_AI : in STD_LOGIC;
    SyncInSignal2_AI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of brd_testAERDVSSM_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of brd_testAERDVSSM_0_0 : entity is "brd_testAERDVSSM_0_0,testAERDVSSM,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of brd_testAERDVSSM_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of brd_testAERDVSSM_0_0 : entity is "testAERDVSSM,Vivado 2018.1";
end brd_testAERDVSSM_0_0;

architecture STRUCTURE of brd_testAERDVSSM_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of Reset_RI : signal is "xilinx.com:signal:reset:1.0 Reset_RI RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Reset_RI : signal is "XIL_INTERFACENAME Reset_RI, POLARITY ACTIVE_LOW";
begin
  IMUClock_CZO <= 'Z';
  IMUFSync_SO <= 'Z';
  SyncOutSignal_SO <= 'Z';
U0: entity work.brd_testAERDVSSM_0_0_testAERDVSSM
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasEnable_SO => ChipBiasEnable_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      DVSAERAck_SBO => DVSAERAck_SBO,
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      LogicClk_CI => LogicClk_CI,
      Reset_RI => Reset_RI,
      SPIClock_AI => SPIClock_AI,
      SPIMISO_DZO => SPIMISO_DZO,
      SPIMOSI_AI => SPIMOSI_AI,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      SyncInClock_AI => SyncInClock_AI,
      SyncOutClock_CO => SyncOutClock_CO
    );
end STRUCTURE;
