#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 27 16:03:38 2023
# Process ID: 4000
# Current directory: D:/Program Files/Verilog project/MIPS_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15668 D:\Program Files\Verilog project\MIPS_single\MIPS_single.xpr
# Log file: D:/Program Files/Verilog project/MIPS_single/vivado.log
# Journal file: D:/Program Files/Verilog project/MIPS_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Program Files/Verilog project/MIPS_single/MIPS_single.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/Hex7Seg.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/al2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/mux7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program Files/Verilog project/MIPS_single/MIPS_single.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim'
"xelab -wto 6e79aa9d20ca49279a980e3b6510938c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/program/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6e79aa9d20ca49279a980e3b6510938c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7Seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Program -notrace
couldn't read file "D:/Program": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 16:04:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Program Files/Verilog project/MIPS_single/MIPS_single.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{D:/Program Files/Verilog project/MIPS_single/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/Program Files/Verilog project/MIPS_single/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 858.430 ; gain = 41.133
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project MIPS_Multi2 {D:/Program Files/Verilog project/MIPS_Multi2} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/vivado/Vivado/2019.2/data/ip'.
import_files -norecurse {C:/Users/Indifference/Downloads/MIPS-master/datapath.sv C:/Users/Indifference/Downloads/MIPS-master/mem.sv C:/Users/Indifference/Downloads/MIPS-master/top.sv C:/Users/Indifference/Downloads/MIPS-master/alu.sv C:/Users/Indifference/Downloads/MIPS-master/mipstest.sv C:/Users/Indifference/Downloads/MIPS-master/mips.sv C:/Users/Indifference/Downloads/MIPS-master/controller.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 22:15:09 2023...
