
10LB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bb8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08002d7c  08002d7c  00003d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e00  08002e00  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002e00  08002e00  00003e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e08  08002e08  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e08  08002e08  00003e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e0c  08002e0c  00003e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002e10  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08002e1c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08002e1c  00004090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008457  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a17  00000000  00000000  0000c493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  0000deb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000647  00000000  00000000  0000e708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000211e1  00000000  00000000  0000ed4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9f5  00000000  00000000  0002ff30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7d01  00000000  00000000  0003a925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102626  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020fc  00000000  00000000  0010266c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00104768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002d64 	.word	0x08002d64

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002d64 	.word	0x08002d64

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <drawPixel>:
extern uint8_t _xstart;
extern uint8_t _ystart;


void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	80fb      	strh	r3, [r7, #6]
 800053a:	460b      	mov	r3, r1
 800053c:	80bb      	strh	r3, [r7, #4]
 800053e:	4613      	mov	r3, r2
 8000540:	807b      	strh	r3, [r7, #2]
	ST7735_DrawPixel(x, y, color);
 8000542:	88fb      	ldrh	r3, [r7, #6]
 8000544:	88b9      	ldrh	r1, [r7, #4]
 8000546:	887a      	ldrh	r2, [r7, #2]
 8000548:	4618      	mov	r0, r3
 800054a:	f000 fca1 	bl	8000e90 <ST7735_DrawPixel>
}
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}

08000556 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000556:	b590      	push	{r4, r7, lr}
 8000558:	b085      	sub	sp, #20
 800055a:	af02      	add	r7, sp, #8
 800055c:	4604      	mov	r4, r0
 800055e:	4608      	mov	r0, r1
 8000560:	4611      	mov	r1, r2
 8000562:	461a      	mov	r2, r3
 8000564:	4623      	mov	r3, r4
 8000566:	80fb      	strh	r3, [r7, #6]
 8000568:	4603      	mov	r3, r0
 800056a:	80bb      	strh	r3, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	807b      	strh	r3, [r7, #2]
 8000570:	4613      	mov	r3, r2
 8000572:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000574:	88f8      	ldrh	r0, [r7, #6]
 8000576:	88b9      	ldrh	r1, [r7, #4]
 8000578:	887a      	ldrh	r2, [r7, #2]
 800057a:	883c      	ldrh	r4, [r7, #0]
 800057c:	8b3b      	ldrh	r3, [r7, #24]
 800057e:	9300      	str	r3, [sp, #0]
 8000580:	4623      	mov	r3, r4
 8000582:	f000 fcc3 	bl	8000f0c <ST7735_FillRectangle>
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	bd90      	pop	{r4, r7, pc}

0800058e <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	b082      	sub	sp, #8
 8000592:	af00      	add	r7, sp, #0
 8000594:	4603      	mov	r3, r0
 8000596:	80fb      	strh	r3, [r7, #6]
 8000598:	460b      	mov	r3, r1
 800059a:	80bb      	strh	r3, [r7, #4]
 800059c:	4613      	mov	r3, r2
 800059e:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 80005a0:	887a      	ldrh	r2, [r7, #2]
 80005a2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80005a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff ffc0 	bl	8000530 <drawPixel>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b089      	sub	sp, #36	@ 0x24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4604      	mov	r4, r0
 80005c0:	4608      	mov	r0, r1
 80005c2:	4611      	mov	r1, r2
 80005c4:	461a      	mov	r2, r3
 80005c6:	4623      	mov	r3, r4
 80005c8:	80fb      	strh	r3, [r7, #6]
 80005ca:	4603      	mov	r3, r0
 80005cc:	80bb      	strh	r3, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	807b      	strh	r3, [r7, #2]
 80005d2:	4613      	mov	r3, r2
 80005d4:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80005d6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80005da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80005e4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80005e8:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80005ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005f0:	1acb      	subs	r3, r1, r3
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	bfb8      	it	lt
 80005f6:	425b      	neglt	r3, r3
 80005f8:	429a      	cmp	r2, r3
 80005fa:	bfcc      	ite	gt
 80005fc:	2301      	movgt	r3, #1
 80005fe:	2300      	movle	r3, #0
 8000600:	b2db      	uxtb	r3, r3
 8000602:	837b      	strh	r3, [r7, #26]
    if (steep) {
 8000604:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d00b      	beq.n	8000624 <writeLine+0x6c>
        _swap_int16_t(x0, y0);
 800060c:	88fb      	ldrh	r3, [r7, #6]
 800060e:	833b      	strh	r3, [r7, #24]
 8000610:	88bb      	ldrh	r3, [r7, #4]
 8000612:	80fb      	strh	r3, [r7, #6]
 8000614:	8b3b      	ldrh	r3, [r7, #24]
 8000616:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	82fb      	strh	r3, [r7, #22]
 800061c:	883b      	ldrh	r3, [r7, #0]
 800061e:	807b      	strh	r3, [r7, #2]
 8000620:	8afb      	ldrh	r3, [r7, #22]
 8000622:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8000624:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000628:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800062c:	429a      	cmp	r2, r3
 800062e:	dd0b      	ble.n	8000648 <writeLine+0x90>
        _swap_int16_t(x0, x1);
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	82bb      	strh	r3, [r7, #20]
 8000634:	887b      	ldrh	r3, [r7, #2]
 8000636:	80fb      	strh	r3, [r7, #6]
 8000638:	8abb      	ldrh	r3, [r7, #20]
 800063a:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 800063c:	88bb      	ldrh	r3, [r7, #4]
 800063e:	827b      	strh	r3, [r7, #18]
 8000640:	883b      	ldrh	r3, [r7, #0]
 8000642:	80bb      	strh	r3, [r7, #4]
 8000644:	8a7b      	ldrh	r3, [r7, #18]
 8000646:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8000648:	887a      	ldrh	r2, [r7, #2]
 800064a:	88fb      	ldrh	r3, [r7, #6]
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	b29b      	uxth	r3, r3
 8000650:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 8000652:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000656:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800065a:	1ad3      	subs	r3, r2, r3
 800065c:	2b00      	cmp	r3, #0
 800065e:	bfb8      	it	lt
 8000660:	425b      	neglt	r3, r3
 8000662:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 8000664:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000668:	0fda      	lsrs	r2, r3, #31
 800066a:	4413      	add	r3, r2
 800066c:	105b      	asrs	r3, r3, #1
 800066e:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 8000670:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000674:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000678:	429a      	cmp	r2, r3
 800067a:	da02      	bge.n	8000682 <writeLine+0xca>
        ystep = 1;
 800067c:	2301      	movs	r3, #1
 800067e:	83bb      	strh	r3, [r7, #28]
 8000680:	e031      	b.n	80006e6 <writeLine+0x12e>
    } else {
        ystep = -1;
 8000682:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000686:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0<=x1; x0++) {
 8000688:	e02d      	b.n	80006e6 <writeLine+0x12e>
        if (steep) {
 800068a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d008      	beq.n	80006a4 <writeLine+0xec>
            writePixel(y0, x0, color);
 8000692:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000694:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000698:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ff76 	bl	800058e <writePixel>
 80006a2:	e007      	b.n	80006b4 <writeLine+0xfc>
        } else {
            writePixel(x0, y0, color);
 80006a4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80006a6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80006aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ff6d 	bl	800058e <writePixel>
        }
        err -= dy;
 80006b4:	8bfa      	ldrh	r2, [r7, #30]
 80006b6:	89fb      	ldrh	r3, [r7, #14]
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 80006be:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	da09      	bge.n	80006da <writeLine+0x122>
            y0 += ystep;
 80006c6:	88ba      	ldrh	r2, [r7, #4]
 80006c8:	8bbb      	ldrh	r3, [r7, #28]
 80006ca:	4413      	add	r3, r2
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80006d0:	8bfa      	ldrh	r2, [r7, #30]
 80006d2:	8a3b      	ldrh	r3, [r7, #16]
 80006d4:	4413      	add	r3, r2
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	83fb      	strh	r3, [r7, #30]
    for (; x0<=x1; x0++) {
 80006da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	3301      	adds	r3, #1
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	80fb      	strh	r3, [r7, #6]
 80006e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80006ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	ddcb      	ble.n	800068a <writeLine+0xd2>
        }
    }
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	3724      	adds	r7, #36	@ 0x24
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd90      	pop	{r4, r7, pc}

080006fc <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b085      	sub	sp, #20
 8000700:	af02      	add	r7, sp, #8
 8000702:	4604      	mov	r4, r0
 8000704:	4608      	mov	r0, r1
 8000706:	4611      	mov	r1, r2
 8000708:	461a      	mov	r2, r3
 800070a:	4623      	mov	r3, r4
 800070c:	80fb      	strh	r3, [r7, #6]
 800070e:	4603      	mov	r3, r0
 8000710:	80bb      	strh	r3, [r7, #4]
 8000712:	460b      	mov	r3, r1
 8000714:	807b      	strh	r3, [r7, #2]
 8000716:	4613      	mov	r3, r2
 8000718:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x, y + h - 1, color);
 800071a:	88ba      	ldrh	r2, [r7, #4]
 800071c:	887b      	ldrh	r3, [r7, #2]
 800071e:	4413      	add	r3, r2
 8000720:	b29b      	uxth	r3, r3
 8000722:	3b01      	subs	r3, #1
 8000724:	b29b      	uxth	r3, r3
 8000726:	b21c      	sxth	r4, r3
 8000728:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800072c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000730:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000734:	883b      	ldrh	r3, [r7, #0]
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	4623      	mov	r3, r4
 800073a:	f7ff ff3d 	bl	80005b8 <writeLine>
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	bd90      	pop	{r4, r7, pc}

08000746 <drawCircle>:
        writeLine(x0, y0, x1, y1, color);
    }
}

void drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8000746:	b590      	push	{r4, r7, lr}
 8000748:	b087      	sub	sp, #28
 800074a:	af00      	add	r7, sp, #0
 800074c:	4604      	mov	r4, r0
 800074e:	4608      	mov	r0, r1
 8000750:	4611      	mov	r1, r2
 8000752:	461a      	mov	r2, r3
 8000754:	4623      	mov	r3, r4
 8000756:	80fb      	strh	r3, [r7, #6]
 8000758:	4603      	mov	r3, r0
 800075a:	80bb      	strh	r3, [r7, #4]
 800075c:	460b      	mov	r3, r1
 800075e:	807b      	strh	r3, [r7, #2]
 8000760:	4613      	mov	r3, r2
 8000762:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 8000764:	887b      	ldrh	r3, [r7, #2]
 8000766:	f1c3 0301 	rsb	r3, r3, #1
 800076a:	b29b      	uxth	r3, r3
 800076c:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 800076e:	2301      	movs	r3, #1
 8000770:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000772:	887b      	ldrh	r3, [r7, #2]
 8000774:	461a      	mov	r2, r3
 8000776:	03d2      	lsls	r2, r2, #15
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	b29b      	uxth	r3, r3
 800077e:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 8000784:	887b      	ldrh	r3, [r7, #2]
 8000786:	81fb      	strh	r3, [r7, #14]

    writePixel(x0  , y0+r, color);
 8000788:	88ba      	ldrh	r2, [r7, #4]
 800078a:	887b      	ldrh	r3, [r7, #2]
 800078c:	4413      	add	r3, r2
 800078e:	b29b      	uxth	r3, r3
 8000790:	b219      	sxth	r1, r3
 8000792:	883a      	ldrh	r2, [r7, #0]
 8000794:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fef8 	bl	800058e <writePixel>
    writePixel(x0  , y0-r, color);
 800079e:	88ba      	ldrh	r2, [r7, #4]
 80007a0:	887b      	ldrh	r3, [r7, #2]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	b219      	sxth	r1, r3
 80007a8:	883a      	ldrh	r2, [r7, #0]
 80007aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff feed 	bl	800058e <writePixel>
    writePixel(x0+r, y0  , color);
 80007b4:	88fa      	ldrh	r2, [r7, #6]
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	4413      	add	r3, r2
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	b21b      	sxth	r3, r3
 80007be:	883a      	ldrh	r2, [r7, #0]
 80007c0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff fee2 	bl	800058e <writePixel>
    writePixel(x0-r, y0  , color);
 80007ca:	88fa      	ldrh	r2, [r7, #6]
 80007cc:	887b      	ldrh	r3, [r7, #2]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	b21b      	sxth	r3, r3
 80007d4:	883a      	ldrh	r2, [r7, #0]
 80007d6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff fed7 	bl	800058e <writePixel>

    while (x<y) {
 80007e0:	e091      	b.n	8000906 <drawCircle+0x1c0>
        if (f >= 0) {
 80007e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	db0e      	blt.n	8000808 <drawCircle+0xc2>
            y--;
 80007ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	3b01      	subs	r3, #1
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80007f6:	8a7b      	ldrh	r3, [r7, #18]
 80007f8:	3302      	adds	r3, #2
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 80007fe:	8afa      	ldrh	r2, [r7, #22]
 8000800:	8a7b      	ldrh	r3, [r7, #18]
 8000802:	4413      	add	r3, r2
 8000804:	b29b      	uxth	r3, r3
 8000806:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8000808:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800080c:	b29b      	uxth	r3, r3
 800080e:	3301      	adds	r3, #1
 8000810:	b29b      	uxth	r3, r3
 8000812:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8000814:	8abb      	ldrh	r3, [r7, #20]
 8000816:	3302      	adds	r3, #2
 8000818:	b29b      	uxth	r3, r3
 800081a:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 800081c:	8afa      	ldrh	r2, [r7, #22]
 800081e:	8abb      	ldrh	r3, [r7, #20]
 8000820:	4413      	add	r3, r2
 8000822:	b29b      	uxth	r3, r3
 8000824:	82fb      	strh	r3, [r7, #22]

        writePixel(x0 + x, y0 + y, color);
 8000826:	88fa      	ldrh	r2, [r7, #6]
 8000828:	8a3b      	ldrh	r3, [r7, #16]
 800082a:	4413      	add	r3, r2
 800082c:	b29b      	uxth	r3, r3
 800082e:	b218      	sxth	r0, r3
 8000830:	88ba      	ldrh	r2, [r7, #4]
 8000832:	89fb      	ldrh	r3, [r7, #14]
 8000834:	4413      	add	r3, r2
 8000836:	b29b      	uxth	r3, r3
 8000838:	b21b      	sxth	r3, r3
 800083a:	883a      	ldrh	r2, [r7, #0]
 800083c:	4619      	mov	r1, r3
 800083e:	f7ff fea6 	bl	800058e <writePixel>
        writePixel(x0 - x, y0 + y, color);
 8000842:	88fa      	ldrh	r2, [r7, #6]
 8000844:	8a3b      	ldrh	r3, [r7, #16]
 8000846:	1ad3      	subs	r3, r2, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	b218      	sxth	r0, r3
 800084c:	88ba      	ldrh	r2, [r7, #4]
 800084e:	89fb      	ldrh	r3, [r7, #14]
 8000850:	4413      	add	r3, r2
 8000852:	b29b      	uxth	r3, r3
 8000854:	b21b      	sxth	r3, r3
 8000856:	883a      	ldrh	r2, [r7, #0]
 8000858:	4619      	mov	r1, r3
 800085a:	f7ff fe98 	bl	800058e <writePixel>
        writePixel(x0 + x, y0 - y, color);
 800085e:	88fa      	ldrh	r2, [r7, #6]
 8000860:	8a3b      	ldrh	r3, [r7, #16]
 8000862:	4413      	add	r3, r2
 8000864:	b29b      	uxth	r3, r3
 8000866:	b218      	sxth	r0, r3
 8000868:	88ba      	ldrh	r2, [r7, #4]
 800086a:	89fb      	ldrh	r3, [r7, #14]
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	b29b      	uxth	r3, r3
 8000870:	b21b      	sxth	r3, r3
 8000872:	883a      	ldrh	r2, [r7, #0]
 8000874:	4619      	mov	r1, r3
 8000876:	f7ff fe8a 	bl	800058e <writePixel>
        writePixel(x0 - x, y0 - y, color);
 800087a:	88fa      	ldrh	r2, [r7, #6]
 800087c:	8a3b      	ldrh	r3, [r7, #16]
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	b29b      	uxth	r3, r3
 8000882:	b218      	sxth	r0, r3
 8000884:	88ba      	ldrh	r2, [r7, #4]
 8000886:	89fb      	ldrh	r3, [r7, #14]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	b29b      	uxth	r3, r3
 800088c:	b21b      	sxth	r3, r3
 800088e:	883a      	ldrh	r2, [r7, #0]
 8000890:	4619      	mov	r1, r3
 8000892:	f7ff fe7c 	bl	800058e <writePixel>
        writePixel(x0 + y, y0 + x, color);
 8000896:	88fa      	ldrh	r2, [r7, #6]
 8000898:	89fb      	ldrh	r3, [r7, #14]
 800089a:	4413      	add	r3, r2
 800089c:	b29b      	uxth	r3, r3
 800089e:	b218      	sxth	r0, r3
 80008a0:	88ba      	ldrh	r2, [r7, #4]
 80008a2:	8a3b      	ldrh	r3, [r7, #16]
 80008a4:	4413      	add	r3, r2
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	b21b      	sxth	r3, r3
 80008aa:	883a      	ldrh	r2, [r7, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f7ff fe6e 	bl	800058e <writePixel>
        writePixel(x0 - y, y0 + x, color);
 80008b2:	88fa      	ldrh	r2, [r7, #6]
 80008b4:	89fb      	ldrh	r3, [r7, #14]
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	b218      	sxth	r0, r3
 80008bc:	88ba      	ldrh	r2, [r7, #4]
 80008be:	8a3b      	ldrh	r3, [r7, #16]
 80008c0:	4413      	add	r3, r2
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	883a      	ldrh	r2, [r7, #0]
 80008c8:	4619      	mov	r1, r3
 80008ca:	f7ff fe60 	bl	800058e <writePixel>
        writePixel(x0 + y, y0 - x, color);
 80008ce:	88fa      	ldrh	r2, [r7, #6]
 80008d0:	89fb      	ldrh	r3, [r7, #14]
 80008d2:	4413      	add	r3, r2
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	b218      	sxth	r0, r3
 80008d8:	88ba      	ldrh	r2, [r7, #4]
 80008da:	8a3b      	ldrh	r3, [r7, #16]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	b29b      	uxth	r3, r3
 80008e0:	b21b      	sxth	r3, r3
 80008e2:	883a      	ldrh	r2, [r7, #0]
 80008e4:	4619      	mov	r1, r3
 80008e6:	f7ff fe52 	bl	800058e <writePixel>
        writePixel(x0 - y, y0 - x, color);
 80008ea:	88fa      	ldrh	r2, [r7, #6]
 80008ec:	89fb      	ldrh	r3, [r7, #14]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	b218      	sxth	r0, r3
 80008f4:	88ba      	ldrh	r2, [r7, #4]
 80008f6:	8a3b      	ldrh	r3, [r7, #16]
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	883a      	ldrh	r2, [r7, #0]
 8000900:	4619      	mov	r1, r3
 8000902:	f7ff fe44 	bl	800058e <writePixel>
    while (x<y) {
 8000906:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800090a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800090e:	429a      	cmp	r2, r3
 8000910:	f6ff af67 	blt.w	80007e2 <drawCircle+0x9c>
    }
}
 8000914:	bf00      	nop
 8000916:	bf00      	nop
 8000918:	371c      	adds	r7, #28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd90      	pop	{r4, r7, pc}

0800091e <fillCircleHelper>:
        }
    }
}

void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color)
{
 800091e:	b590      	push	{r4, r7, lr}
 8000920:	b087      	sub	sp, #28
 8000922:	af00      	add	r7, sp, #0
 8000924:	4604      	mov	r4, r0
 8000926:	4608      	mov	r0, r1
 8000928:	4611      	mov	r1, r2
 800092a:	461a      	mov	r2, r3
 800092c:	4623      	mov	r3, r4
 800092e:	80fb      	strh	r3, [r7, #6]
 8000930:	4603      	mov	r3, r0
 8000932:	80bb      	strh	r3, [r7, #4]
 8000934:	460b      	mov	r3, r1
 8000936:	807b      	strh	r3, [r7, #2]
 8000938:	4613      	mov	r3, r2
 800093a:	707b      	strb	r3, [r7, #1]

    int16_t f     = 1 - r;
 800093c:	887b      	ldrh	r3, [r7, #2]
 800093e:	f1c3 0301 	rsb	r3, r3, #1
 8000942:	b29b      	uxth	r3, r3
 8000944:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8000946:	2301      	movs	r3, #1
 8000948:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 800094a:	887b      	ldrh	r3, [r7, #2]
 800094c:	461a      	mov	r2, r3
 800094e:	03d2      	lsls	r2, r2, #15
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	b29b      	uxth	r3, r3
 8000956:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 800095c:	887b      	ldrh	r3, [r7, #2]
 800095e:	81fb      	strh	r3, [r7, #14]
    int16_t px    = x;
 8000960:	8a3b      	ldrh	r3, [r7, #16]
 8000962:	81bb      	strh	r3, [r7, #12]
    int16_t py    = y;
 8000964:	89fb      	ldrh	r3, [r7, #14]
 8000966:	817b      	strh	r3, [r7, #10]

    delta++; // Avoid some +1's in the loop
 8000968:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800096c:	b29b      	uxth	r3, r3
 800096e:	3301      	adds	r3, #1
 8000970:	b29b      	uxth	r3, r3
 8000972:	853b      	strh	r3, [r7, #40]	@ 0x28

    while(x < y) {
 8000974:	e095      	b.n	8000aa2 <fillCircleHelper+0x184>
        if (f >= 0) {
 8000976:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800097a:	2b00      	cmp	r3, #0
 800097c:	db0e      	blt.n	800099c <fillCircleHelper+0x7e>
            y--;
 800097e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000982:	b29b      	uxth	r3, r3
 8000984:	3b01      	subs	r3, #1
 8000986:	b29b      	uxth	r3, r3
 8000988:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 800098a:	8a7b      	ldrh	r3, [r7, #18]
 800098c:	3302      	adds	r3, #2
 800098e:	b29b      	uxth	r3, r3
 8000990:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8000992:	8afa      	ldrh	r2, [r7, #22]
 8000994:	8a7b      	ldrh	r3, [r7, #18]
 8000996:	4413      	add	r3, r2
 8000998:	b29b      	uxth	r3, r3
 800099a:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800099c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80009a0:	b29b      	uxth	r3, r3
 80009a2:	3301      	adds	r3, #1
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80009a8:	8abb      	ldrh	r3, [r7, #20]
 80009aa:	3302      	adds	r3, #2
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 80009b0:	8afa      	ldrh	r2, [r7, #22]
 80009b2:	8abb      	ldrh	r3, [r7, #20]
 80009b4:	4413      	add	r3, r2
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	82fb      	strh	r3, [r7, #22]
        // These checks avoid double-drawing certain lines, important
        // for the SSD1306 library which has an INVERT drawing mode.
        if(x < (y + 1)) {
 80009ba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80009be:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80009c2:	429a      	cmp	r2, r3
 80009c4:	db31      	blt.n	8000a2a <fillCircleHelper+0x10c>
            if(corners & 1) drawFastVLine(x0+x, y0-y, 2*y+delta, color);
 80009c6:	787b      	ldrb	r3, [r7, #1]
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d013      	beq.n	80009f8 <fillCircleHelper+0xda>
 80009d0:	88fa      	ldrh	r2, [r7, #6]
 80009d2:	8a3b      	ldrh	r3, [r7, #16]
 80009d4:	4413      	add	r3, r2
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	b218      	sxth	r0, r3
 80009da:	88ba      	ldrh	r2, [r7, #4]
 80009dc:	89fb      	ldrh	r3, [r7, #14]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	b219      	sxth	r1, r3
 80009e4:	89fb      	ldrh	r3, [r7, #14]
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	b29a      	uxth	r2, r3
 80009ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009ec:	4413      	add	r3, r2
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	b21a      	sxth	r2, r3
 80009f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80009f4:	f7ff fe82 	bl	80006fc <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-x, y0-y, 2*y+delta, color);
 80009f8:	787b      	ldrb	r3, [r7, #1]
 80009fa:	f003 0302 	and.w	r3, r3, #2
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d013      	beq.n	8000a2a <fillCircleHelper+0x10c>
 8000a02:	88fa      	ldrh	r2, [r7, #6]
 8000a04:	8a3b      	ldrh	r3, [r7, #16]
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	b218      	sxth	r0, r3
 8000a0c:	88ba      	ldrh	r2, [r7, #4]
 8000a0e:	89fb      	ldrh	r3, [r7, #14]
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	b219      	sxth	r1, r3
 8000a16:	89fb      	ldrh	r3, [r7, #14]
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a1e:	4413      	add	r3, r2
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	b21a      	sxth	r2, r3
 8000a24:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a26:	f7ff fe69 	bl	80006fc <drawFastVLine>
        }
        if(y != py) {
 8000a2a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000a2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d033      	beq.n	8000a9e <fillCircleHelper+0x180>
            if(corners & 1) drawFastVLine(x0+py, y0-px, 2*px+delta, color);
 8000a36:	787b      	ldrb	r3, [r7, #1]
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d013      	beq.n	8000a68 <fillCircleHelper+0x14a>
 8000a40:	88fa      	ldrh	r2, [r7, #6]
 8000a42:	897b      	ldrh	r3, [r7, #10]
 8000a44:	4413      	add	r3, r2
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	b218      	sxth	r0, r3
 8000a4a:	88ba      	ldrh	r2, [r7, #4]
 8000a4c:	89bb      	ldrh	r3, [r7, #12]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	b219      	sxth	r1, r3
 8000a54:	89bb      	ldrh	r3, [r7, #12]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	b21a      	sxth	r2, r3
 8000a62:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a64:	f7ff fe4a 	bl	80006fc <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-py, y0-px, 2*px+delta, color);
 8000a68:	787b      	ldrb	r3, [r7, #1]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d013      	beq.n	8000a9a <fillCircleHelper+0x17c>
 8000a72:	88fa      	ldrh	r2, [r7, #6]
 8000a74:	897b      	ldrh	r3, [r7, #10]
 8000a76:	1ad3      	subs	r3, r2, r3
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	b218      	sxth	r0, r3
 8000a7c:	88ba      	ldrh	r2, [r7, #4]
 8000a7e:	89bb      	ldrh	r3, [r7, #12]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	b219      	sxth	r1, r3
 8000a86:	89bb      	ldrh	r3, [r7, #12]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a8e:	4413      	add	r3, r2
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a96:	f7ff fe31 	bl	80006fc <drawFastVLine>
            py = y;
 8000a9a:	89fb      	ldrh	r3, [r7, #14]
 8000a9c:	817b      	strh	r3, [r7, #10]
        }
        px = x;
 8000a9e:	8a3b      	ldrh	r3, [r7, #16]
 8000aa0:	81bb      	strh	r3, [r7, #12]
    while(x < y) {
 8000aa2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000aa6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	f6ff af63 	blt.w	8000976 <fillCircleHelper+0x58>
    }
}
 8000ab0:	bf00      	nop
 8000ab2:	bf00      	nop
 8000ab4:	371c      	adds	r7, #28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd90      	pop	{r4, r7, pc}

08000aba <fillCircle>:

void fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8000aba:	b590      	push	{r4, r7, lr}
 8000abc:	b085      	sub	sp, #20
 8000abe:	af02      	add	r7, sp, #8
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4623      	mov	r3, r4
 8000aca:	80fb      	strh	r3, [r7, #6]
 8000acc:	4603      	mov	r3, r0
 8000ace:	80bb      	strh	r3, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	807b      	strh	r3, [r7, #2]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	803b      	strh	r3, [r7, #0]
    drawFastVLine(x0, y0-r, 2*r+1, color);
 8000ad8:	88ba      	ldrh	r2, [r7, #4]
 8000ada:	887b      	ldrh	r3, [r7, #2]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	b219      	sxth	r1, r3
 8000ae2:	887b      	ldrh	r3, [r7, #2]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	3301      	adds	r3, #1
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	b21a      	sxth	r2, r3
 8000aee:	883b      	ldrh	r3, [r7, #0]
 8000af0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000af4:	f7ff fe02 	bl	80006fc <drawFastVLine>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8000af8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000afc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000b00:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000b04:	883b      	ldrh	r3, [r7, #0]
 8000b06:	9301      	str	r3, [sp, #4]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	9300      	str	r3, [sp, #0]
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	f7ff ff06 	bl	800091e <fillCircleHelper>
}
 8000b12:	bf00      	nop
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd90      	pop	{r4, r7, pc}
	...

08000b1c <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af02      	add	r7, sp, #8
 8000b22:	4603      	mov	r3, r0
 8000b24:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8000b26:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <fillScreen+0x2c>)
 8000b28:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000b2c:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <fillScreen+0x30>)
 8000b2e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000b32:	88fb      	ldrh	r3, [r7, #6]
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	460b      	mov	r3, r1
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f7ff fd0b 	bl	8000556 <fillRect>
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000028 	.word	0x20000028
 8000b4c:	2000002a 	.word	0x2000002a

08000b50 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2140      	movs	r1, #64	@ 0x40
 8000b58:	4802      	ldr	r0, [pc, #8]	@ (8000b64 <ST7735_Select+0x14>)
 8000b5a:	f001 f80f 	bl	8001b7c <HAL_GPIO_WritePin>
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40020400 	.word	0x40020400

08000b68 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	2140      	movs	r1, #64	@ 0x40
 8000b70:	4802      	ldr	r0, [pc, #8]	@ (8000b7c <ST7735_Unselect+0x14>)
 8000b72:	f001 f803 	bl	8001b7c <HAL_GPIO_WritePin>
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40020400 	.word	0x40020400

08000b80 <ST7735_Reset>:

void ST7735_Reset()
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2180      	movs	r1, #128	@ 0x80
 8000b88:	4806      	ldr	r0, [pc, #24]	@ (8000ba4 <ST7735_Reset+0x24>)
 8000b8a:	f000 fff7 	bl	8001b7c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000b8e:	2005      	movs	r0, #5
 8000b90:	f000 fd56 	bl	8001640 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8000b94:	2201      	movs	r2, #1
 8000b96:	2180      	movs	r1, #128	@ 0x80
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <ST7735_Reset+0x24>)
 8000b9a:	f000 ffef 	bl	8001b7c <HAL_GPIO_WritePin>
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40020800 	.word	0x40020800

08000ba8 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bb8:	4806      	ldr	r0, [pc, #24]	@ (8000bd4 <ST7735_WriteCommand+0x2c>)
 8000bba:	f000 ffdf 	bl	8001b7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000bbe:	1df9      	adds	r1, r7, #7
 8000bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4804      	ldr	r0, [pc, #16]	@ (8000bd8 <ST7735_WriteCommand+0x30>)
 8000bc8:	f001 fe7f 	bl	80028ca <HAL_SPI_Transmit>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40020000 	.word	0x40020000
 8000bd8:	20000034 	.word	0x20000034

08000bdc <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bec:	4807      	ldr	r0, [pc, #28]	@ (8000c0c <ST7735_WriteData+0x30>)
 8000bee:	f000 ffc5 	bl	8001b7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	b29a      	uxth	r2, r3
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	4804      	ldr	r0, [pc, #16]	@ (8000c10 <ST7735_WriteData+0x34>)
 8000bfe:	f001 fe64 	bl	80028ca <HAL_SPI_Transmit>
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40020000 	.word	0x40020000
 8000c10:	20000034 	.word	0x20000034

08000c14 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	607a      	str	r2, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8000c26:	e034      	b.n	8000c92 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	607a      	str	r2, [r7, #4]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000c32:	7afb      	ldrb	r3, [r7, #11]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ffb7 	bl	8000ba8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	1c5a      	adds	r2, r3, #1
 8000c3e:	607a      	str	r2, [r7, #4]
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000c44:	7abb      	ldrb	r3, [r7, #10]
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c4c:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8000c4e:	7abb      	ldrb	r3, [r7, #10]
 8000c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c54:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8000c56:	7abb      	ldrb	r3, [r7, #10]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d008      	beq.n	8000c6e <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000c5c:	7abb      	ldrb	r3, [r7, #10]
 8000c5e:	4619      	mov	r1, r3
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ffbb 	bl	8000bdc <ST7735_WriteData>
            addr += numArgs;
 8000c66:	7abb      	ldrb	r3, [r7, #10]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8000c6e:	89bb      	ldrh	r3, [r7, #12]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d00e      	beq.n	8000c92 <DisplayInit+0x7e>
            ms = *addr++;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	607a      	str	r2, [r7, #4]
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8000c7e:	89bb      	ldrh	r3, [r7, #12]
 8000c80:	2bff      	cmp	r3, #255	@ 0xff
 8000c82:	d102      	bne.n	8000c8a <DisplayInit+0x76>
 8000c84:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c88:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8000c8a:	89bb      	ldrh	r3, [r7, #12]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f000 fcd7 	bl	8001640 <HAL_Delay>
    while(numCommands--) {
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	1e5a      	subs	r2, r3, #1
 8000c96:	73fa      	strb	r2, [r7, #15]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1c5      	bne.n	8000c28 <DisplayInit+0x14>
        }
    }
}
 8000c9c:	bf00      	nop
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	4611      	mov	r1, r2
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4623      	mov	r3, r4
 8000cb8:	71fb      	strb	r3, [r7, #7]
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71bb      	strb	r3, [r7, #6]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	717b      	strb	r3, [r7, #5]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000cc6:	202a      	movs	r0, #42	@ 0x2a
 8000cc8:	f7ff ff6e 	bl	8000ba8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8000ccc:	2300      	movs	r3, #0
 8000cce:	733b      	strb	r3, [r7, #12]
 8000cd0:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <ST7735_SetAddressWindow+0x88>)
 8000cd2:	781a      	ldrb	r2, [r3, #0]
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	737b      	strb	r3, [r7, #13]
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73bb      	strb	r3, [r7, #14]
 8000ce0:	4b13      	ldr	r3, [pc, #76]	@ (8000d30 <ST7735_SetAddressWindow+0x88>)
 8000ce2:	781a      	ldrb	r2, [r3, #0]
 8000ce4:	797b      	ldrb	r3, [r7, #5]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000cec:	f107 030c 	add.w	r3, r7, #12
 8000cf0:	2104      	movs	r1, #4
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff ff72 	bl	8000bdc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8000cf8:	202b      	movs	r0, #43	@ 0x2b
 8000cfa:	f7ff ff55 	bl	8000ba8 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <ST7735_SetAddressWindow+0x8c>)
 8000d00:	781a      	ldrb	r2, [r3, #0]
 8000d02:	79bb      	ldrb	r3, [r7, #6]
 8000d04:	4413      	add	r3, r2
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d34 <ST7735_SetAddressWindow+0x8c>)
 8000d0c:	781a      	ldrb	r2, [r3, #0]
 8000d0e:	793b      	ldrb	r3, [r7, #4]
 8000d10:	4413      	add	r3, r2
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000d16:	f107 030c 	add.w	r3, r7, #12
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5d 	bl	8000bdc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000d22:	202c      	movs	r0, #44	@ 0x2c
 8000d24:	f7ff ff40 	bl	8000ba8 <ST7735_WriteCommand>
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd90      	pop	{r4, r7, pc}
 8000d30:	2000002f 	.word	0x2000002f
 8000d34:	20000030 	.word	0x20000030

08000d38 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8000d42:	f7ff ff05 	bl	8000b50 <ST7735_Select>
    ST7735_Reset();
 8000d46:	f7ff ff1b 	bl	8000b80 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8000d4a:	480c      	ldr	r0, [pc, #48]	@ (8000d7c <ST7735_Init+0x44>)
 8000d4c:	f7ff ff62 	bl	8000c14 <DisplayInit>
    DisplayInit(init_cmds2);
 8000d50:	480b      	ldr	r0, [pc, #44]	@ (8000d80 <ST7735_Init+0x48>)
 8000d52:	f7ff ff5f 	bl	8000c14 <DisplayInit>
    DisplayInit(init_cmds3);
 8000d56:	480b      	ldr	r0, [pc, #44]	@ (8000d84 <ST7735_Init+0x4c>)
 8000d58:	f7ff ff5c 	bl	8000c14 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 2;
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d88 <ST7735_Init+0x50>)
 8000d5e:	2202      	movs	r2, #2
 8000d60:	701a      	strb	r2, [r3, #0]
    _rowstart = 1;
 8000d62:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <ST7735_Init+0x54>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f810 	bl	8000d90 <ST7735_SetRotation>
    ST7735_Unselect();
 8000d70:	f7ff fefa 	bl	8000b68 <ST7735_Unselect>

}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	08002d7c 	.word	0x08002d7c
 8000d80:	08002db4 	.word	0x08002db4
 8000d84:	08002dc4 	.word	0x08002dc4
 8000d88:	2000002d 	.word	0x2000002d
 8000d8c:	2000002e 	.word	0x2000002e

08000d90 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 0303 	and.w	r3, r3, #3
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	4b33      	ldr	r3, [pc, #204]	@ (8000e74 <ST7735_SetRotation+0xe4>)
 8000da8:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8000daa:	4b32      	ldr	r3, [pc, #200]	@ (8000e74 <ST7735_SetRotation+0xe4>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d84e      	bhi.n	8000e50 <ST7735_SetRotation+0xc0>
 8000db2:	a201      	add	r2, pc, #4	@ (adr r2, 8000db8 <ST7735_SetRotation+0x28>)
 8000db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db8:	08000dc9 	.word	0x08000dc9
 8000dbc:	08000deb 	.word	0x08000deb
 8000dc0:	08000e0d 	.word	0x08000e0d
 8000dc4:	08000e2f 	.word	0x08000e2f
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8000dc8:	23c0      	movs	r3, #192	@ 0xc0
 8000dca:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e78 <ST7735_SetRotation+0xe8>)
 8000dce:	22a0      	movs	r2, #160	@ 0xa0
 8000dd0:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e7c <ST7735_SetRotation+0xec>)
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8000dd8:	4b29      	ldr	r3, [pc, #164]	@ (8000e80 <ST7735_SetRotation+0xf0>)
 8000dda:	781a      	ldrb	r2, [r3, #0]
 8000ddc:	4b29      	ldr	r3, [pc, #164]	@ (8000e84 <ST7735_SetRotation+0xf4>)
 8000dde:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8000de0:	4b29      	ldr	r3, [pc, #164]	@ (8000e88 <ST7735_SetRotation+0xf8>)
 8000de2:	781a      	ldrb	r2, [r3, #0]
 8000de4:	4b29      	ldr	r3, [pc, #164]	@ (8000e8c <ST7735_SetRotation+0xfc>)
 8000de6:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000de8:	e032      	b.n	8000e50 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000dea:	23a0      	movs	r3, #160	@ 0xa0
 8000dec:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000dee:	4b23      	ldr	r3, [pc, #140]	@ (8000e7c <ST7735_SetRotation+0xec>)
 8000df0:	22a0      	movs	r2, #160	@ 0xa0
 8000df2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000df4:	4b20      	ldr	r3, [pc, #128]	@ (8000e78 <ST7735_SetRotation+0xe8>)
 8000df6:	2280      	movs	r2, #128	@ 0x80
 8000df8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000dfa:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <ST7735_SetRotation+0xf0>)
 8000dfc:	781a      	ldrb	r2, [r3, #0]
 8000dfe:	4b23      	ldr	r3, [pc, #140]	@ (8000e8c <ST7735_SetRotation+0xfc>)
 8000e00:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000e02:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <ST7735_SetRotation+0xf8>)
 8000e04:	781a      	ldrb	r2, [r3, #0]
 8000e06:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <ST7735_SetRotation+0xf4>)
 8000e08:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000e0a:	e021      	b.n	8000e50 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000e10:	4b19      	ldr	r3, [pc, #100]	@ (8000e78 <ST7735_SetRotation+0xe8>)
 8000e12:	22a0      	movs	r2, #160	@ 0xa0
 8000e14:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000e16:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <ST7735_SetRotation+0xec>)
 8000e18:	2280      	movs	r2, #128	@ 0x80
 8000e1a:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8000e1c:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <ST7735_SetRotation+0xf0>)
 8000e1e:	781a      	ldrb	r2, [r3, #0]
 8000e20:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <ST7735_SetRotation+0xf4>)
 8000e22:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8000e24:	4b18      	ldr	r3, [pc, #96]	@ (8000e88 <ST7735_SetRotation+0xf8>)
 8000e26:	781a      	ldrb	r2, [r3, #0]
 8000e28:	4b18      	ldr	r3, [pc, #96]	@ (8000e8c <ST7735_SetRotation+0xfc>)
 8000e2a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000e2c:	e010      	b.n	8000e50 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000e2e:	2360      	movs	r3, #96	@ 0x60
 8000e30:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000e32:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <ST7735_SetRotation+0xec>)
 8000e34:	22a0      	movs	r2, #160	@ 0xa0
 8000e36:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <ST7735_SetRotation+0xe8>)
 8000e3a:	2280      	movs	r2, #128	@ 0x80
 8000e3c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000e3e:	4b10      	ldr	r3, [pc, #64]	@ (8000e80 <ST7735_SetRotation+0xf0>)
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <ST7735_SetRotation+0xfc>)
 8000e44:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <ST7735_SetRotation+0xf8>)
 8000e48:	781a      	ldrb	r2, [r3, #0]
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <ST7735_SetRotation+0xf4>)
 8000e4c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000e4e:	bf00      	nop
  }
  ST7735_Select();
 8000e50:	f7ff fe7e 	bl	8000b50 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000e54:	2036      	movs	r0, #54	@ 0x36
 8000e56:	f7ff fea7 	bl	8000ba8 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8000e5a:	f107 030f 	add.w	r3, r7, #15
 8000e5e:	2101      	movs	r1, #1
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff febb 	bl	8000bdc <ST7735_WriteData>
  ST7735_Unselect();
 8000e66:	f7ff fe7f 	bl	8000b68 <ST7735_Unselect>
}
 8000e6a:	bf00      	nop
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	2000002c 	.word	0x2000002c
 8000e78:	2000002a 	.word	0x2000002a
 8000e7c:	20000028 	.word	0x20000028
 8000e80:	2000002d 	.word	0x2000002d
 8000e84:	2000002f 	.word	0x2000002f
 8000e88:	2000002e 	.word	0x2000002e
 8000e8c:	20000030 	.word	0x20000030

08000e90 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	80fb      	strh	r3, [r7, #6]
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	80bb      	strh	r3, [r7, #4]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	4a17      	ldr	r2, [pc, #92]	@ (8000f04 <ST7735_DrawPixel+0x74>)
 8000ea6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	da26      	bge.n	8000efc <ST7735_DrawPixel+0x6c>
 8000eae:	88bb      	ldrh	r3, [r7, #4]
 8000eb0:	4a15      	ldr	r2, [pc, #84]	@ (8000f08 <ST7735_DrawPixel+0x78>)
 8000eb2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	da20      	bge.n	8000efc <ST7735_DrawPixel+0x6c>
        return;

    ST7735_Select();
 8000eba:	f7ff fe49 	bl	8000b50 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8000ebe:	88fb      	ldrh	r3, [r7, #6]
 8000ec0:	b2d8      	uxtb	r0, r3
 8000ec2:	88bb      	ldrh	r3, [r7, #4]
 8000ec4:	b2d9      	uxtb	r1, r3
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	88bb      	ldrh	r3, [r7, #4]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	f7ff fee7 	bl	8000ca8 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000eda:	887b      	ldrh	r3, [r7, #2]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	733b      	strb	r3, [r7, #12]
 8000ee4:	887b      	ldrh	r3, [r7, #2]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8000eea:	f107 030c 	add.w	r3, r7, #12
 8000eee:	2102      	movs	r1, #2
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fe73 	bl	8000bdc <ST7735_WriteData>

    ST7735_Unselect();
 8000ef6:	f7ff fe37 	bl	8000b68 <ST7735_Unselect>
 8000efa:	e000      	b.n	8000efe <ST7735_DrawPixel+0x6e>
        return;
 8000efc:	bf00      	nop
}
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000028 	.word	0x20000028
 8000f08:	2000002a 	.word	0x2000002a

08000f0c <ST7735_FillRectangle>:

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4604      	mov	r4, r0
 8000f14:	4608      	mov	r0, r1
 8000f16:	4611      	mov	r1, r2
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4623      	mov	r3, r4
 8000f1c:	80fb      	strh	r3, [r7, #6]
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80bb      	strh	r3, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	807b      	strh	r3, [r7, #2]
 8000f26:	4613      	mov	r3, r2
 8000f28:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	4a38      	ldr	r2, [pc, #224]	@ (8001010 <ST7735_FillRectangle+0x104>)
 8000f2e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f32:	4293      	cmp	r3, r2
 8000f34:	da67      	bge.n	8001006 <ST7735_FillRectangle+0xfa>
 8000f36:	88bb      	ldrh	r3, [r7, #4]
 8000f38:	4a36      	ldr	r2, [pc, #216]	@ (8001014 <ST7735_FillRectangle+0x108>)
 8000f3a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	da61      	bge.n	8001006 <ST7735_FillRectangle+0xfa>
    if((x + w - 1) >= _width) w = _width - x;
 8000f42:	88fa      	ldrh	r2, [r7, #6]
 8000f44:	887b      	ldrh	r3, [r7, #2]
 8000f46:	4413      	add	r3, r2
 8000f48:	4a31      	ldr	r2, [pc, #196]	@ (8001010 <ST7735_FillRectangle+0x104>)
 8000f4a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	dd06      	ble.n	8000f60 <ST7735_FillRectangle+0x54>
 8000f52:	4b2f      	ldr	r3, [pc, #188]	@ (8001010 <ST7735_FillRectangle+0x104>)
 8000f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8000f60:	88ba      	ldrh	r2, [r7, #4]
 8000f62:	883b      	ldrh	r3, [r7, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a2b      	ldr	r2, [pc, #172]	@ (8001014 <ST7735_FillRectangle+0x108>)
 8000f68:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	dd06      	ble.n	8000f7e <ST7735_FillRectangle+0x72>
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <ST7735_FillRectangle+0x108>)
 8000f72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	88bb      	ldrh	r3, [r7, #4]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8000f7e:	f7ff fde7 	bl	8000b50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	b2d8      	uxtb	r0, r3
 8000f86:	88bb      	ldrh	r3, [r7, #4]
 8000f88:	b2d9      	uxtb	r1, r3
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	887b      	ldrh	r3, [r7, #2]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4413      	add	r3, r2
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	3b01      	subs	r3, #1
 8000f98:	b2dc      	uxtb	r4, r3
 8000f9a:	88bb      	ldrh	r3, [r7, #4]
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	883b      	ldrh	r3, [r7, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	4413      	add	r3, r2
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	4622      	mov	r2, r4
 8000fac:	f7ff fe7c 	bl	8000ca8 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000fb0:	8c3b      	ldrh	r3, [r7, #32]
 8000fb2:	0a1b      	lsrs	r3, r3, #8
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	733b      	strb	r3, [r7, #12]
 8000fba:	8c3b      	ldrh	r3, [r7, #32]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fc6:	4814      	ldr	r0, [pc, #80]	@ (8001018 <ST7735_FillRectangle+0x10c>)
 8000fc8:	f000 fdd8 	bl	8001b7c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000fcc:	883b      	ldrh	r3, [r7, #0]
 8000fce:	80bb      	strh	r3, [r7, #4]
 8000fd0:	e013      	b.n	8000ffa <ST7735_FillRectangle+0xee>
        for(x = w; x > 0; x--) {
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	80fb      	strh	r3, [r7, #6]
 8000fd6:	e00a      	b.n	8000fee <ST7735_FillRectangle+0xe2>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000fd8:	f107 010c 	add.w	r1, r7, #12
 8000fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	480e      	ldr	r0, [pc, #56]	@ (800101c <ST7735_FillRectangle+0x110>)
 8000fe4:	f001 fc71 	bl	80028ca <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	80fb      	strh	r3, [r7, #6]
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1f1      	bne.n	8000fd8 <ST7735_FillRectangle+0xcc>
    for(y = h; y > 0; y--) {
 8000ff4:	88bb      	ldrh	r3, [r7, #4]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	88bb      	ldrh	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1e8      	bne.n	8000fd2 <ST7735_FillRectangle+0xc6>
        }
    }

    ST7735_Unselect();
 8001000:	f7ff fdb2 	bl	8000b68 <ST7735_Unselect>
 8001004:	e000      	b.n	8001008 <ST7735_FillRectangle+0xfc>
    if((x >= _width) || (y >= _height)) return;
 8001006:	bf00      	nop
}
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	20000028 	.word	0x20000028
 8001014:	2000002a 	.word	0x2000002a
 8001018:	40020000 	.word	0x40020000
 800101c:	20000034 	.word	0x20000034

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f000 fa99 	bl	800155c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f843 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 f8eb 	bl	8001208 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001032:	f000 f8b1 	bl	8001198 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  ST7735_Init(0);
 8001036:	2000      	movs	r0, #0
 8001038:	f7ff fe7e 	bl	8000d38 <ST7735_Init>
  //testAll();
  fillScreen(BLACK);
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff fd6d 	bl	8000b1c <fillScreen>
  //ST7735_WriteString(20, 20, "Hello World!", Font_7x10, MAGENTA, BLACK);
  drawCircle(64, 80, 20, RED);
 8001042:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001046:	2214      	movs	r2, #20
 8001048:	2150      	movs	r1, #80	@ 0x50
 800104a:	2040      	movs	r0, #64	@ 0x40
 800104c:	f7ff fb7b 	bl	8000746 <drawCircle>
  /* USER CODE BEGIN WHILE */
  uint8_t i;
  while (1)
  {

	  for(uint8_t j=5; j<146; j+=10)
 8001050:	2305      	movs	r3, #5
 8001052:	71bb      	strb	r3, [r7, #6]
 8001054:	e02a      	b.n	80010ac <main+0x8c>
	  {
		  for(i=5; i<122; i++)
 8001056:	2305      	movs	r3, #5
 8001058:	71fb      	strb	r3, [r7, #7]
 800105a:	e019      	b.n	8001090 <main+0x70>
		  {
			  //ST7735_WriteString(i, j, "Hello World!", Font_7x10, BLACK, BLACK);
			  //ST7735_WriteString(i+1, j, "Hello World!", Font_7x10, MAGENTA, BLACK);
			  drawCircle(i, j, 5, BLACK);
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	b218      	sxth	r0, r3
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	b219      	sxth	r1, r3
 8001064:	2300      	movs	r3, #0
 8001066:	2205      	movs	r2, #5
 8001068:	f7ff fb6d 	bl	8000746 <drawCircle>
			  drawCircle(i+1, j, 5, YELLOW);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	b29b      	uxth	r3, r3
 8001070:	3301      	adds	r3, #1
 8001072:	b29b      	uxth	r3, r3
 8001074:	b218      	sxth	r0, r3
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	b219      	sxth	r1, r3
 800107a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800107e:	2205      	movs	r2, #5
 8001080:	f7ff fb61 	bl	8000746 <drawCircle>
			  HAL_Delay(5);
 8001084:	2005      	movs	r0, #5
 8001086:	f000 fadb 	bl	8001640 <HAL_Delay>
		  for(i=5; i<122; i++)
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	3301      	adds	r3, #1
 800108e:	71fb      	strb	r3, [r7, #7]
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b79      	cmp	r3, #121	@ 0x79
 8001094:	d9e2      	bls.n	800105c <main+0x3c>
		  }
		  fillCircle(i, j, 5, BLACK);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	b218      	sxth	r0, r3
 800109a:	79bb      	ldrb	r3, [r7, #6]
 800109c:	b219      	sxth	r1, r3
 800109e:	2300      	movs	r3, #0
 80010a0:	2205      	movs	r2, #5
 80010a2:	f7ff fd0a 	bl	8000aba <fillCircle>
	  for(uint8_t j=5; j<146; j+=10)
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	330a      	adds	r3, #10
 80010aa:	71bb      	strb	r3, [r7, #6]
 80010ac:	79bb      	ldrb	r3, [r7, #6]
 80010ae:	2b91      	cmp	r3, #145	@ 0x91
 80010b0:	d9d1      	bls.n	8001056 <main+0x36>
 80010b2:	e7cd      	b.n	8001050 <main+0x30>

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	@ 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	2234      	movs	r2, #52	@ 0x34
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f001 fe22 	bl	8002d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 0308 	add.w	r3, r7, #8
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001190 <SystemClock_Config+0xdc>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001190 <SystemClock_Config+0xdc>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e8:	4b29      	ldr	r3, [pc, #164]	@ (8001190 <SystemClock_Config+0xdc>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	4b26      	ldr	r3, [pc, #152]	@ (8001194 <SystemClock_Config+0xe0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a25      	ldr	r2, [pc, #148]	@ (8001194 <SystemClock_Config+0xe0>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <SystemClock_Config+0xe0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001110:	2301      	movs	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001114:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001118:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001122:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001128:	23b4      	movs	r3, #180	@ 0xb4
 800112a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001134:	2302      	movs	r3, #2
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4618      	mov	r0, r3
 800113e:	f001 f89d 	bl	800227c <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001148:	f000 f906 	bl	8001358 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800114c:	f000 fd30 	bl	8001bb0 <HAL_PWREx_EnableOverDrive>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001156:	f000 f8ff 	bl	8001358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115a:	230f      	movs	r3, #15
 800115c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115e:	2302      	movs	r3, #2
 8001160:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001166:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800116a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800116c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001170:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	2105      	movs	r1, #5
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fd69 	bl	8001c50 <HAL_RCC_ClockConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001184:	f000 f8e8 	bl	8001358 <Error_Handler>
  }
}
 8001188:	bf00      	nop
 800118a:	3750      	adds	r7, #80	@ 0x50
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40023800 	.word	0x40023800
 8001194:	40007000 	.word	0x40007000

08001198 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <MX_SPI2_Init+0x68>)
 800119e:	4a19      	ldr	r2, [pc, #100]	@ (8001204 <MX_SPI2_Init+0x6c>)
 80011a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011a2:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011b0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011be:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011d8:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011de:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011e6:	220a      	movs	r2, #10
 80011e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011ea:	4805      	ldr	r0, [pc, #20]	@ (8001200 <MX_SPI2_Init+0x68>)
 80011ec:	f001 fae4 	bl	80027b8 <HAL_SPI_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80011f6:	f000 f8af 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000034 	.word	0x20000034
 8001204:	40003800 	.word	0x40003800

08001208 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b49      	ldr	r3, [pc, #292]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a48      	ldr	r2, [pc, #288]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001228:	f043 0304 	orr.w	r3, r3, #4
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b46      	ldr	r3, [pc, #280]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0304 	and.w	r3, r3, #4
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b42      	ldr	r3, [pc, #264]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a41      	ldr	r2, [pc, #260]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b3f      	ldr	r3, [pc, #252]	@ (8001348 <MX_GPIO_Init+0x140>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b3b      	ldr	r3, [pc, #236]	@ (8001348 <MX_GPIO_Init+0x140>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a3a      	ldr	r2, [pc, #232]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b38      	ldr	r3, [pc, #224]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a33      	ldr	r2, [pc, #204]	@ (8001348 <MX_GPIO_Init+0x140>)
 800127c:	f043 0302 	orr.w	r3, r3, #2
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b31      	ldr	r3, [pc, #196]	@ (8001348 <MX_GPIO_Init+0x140>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001294:	482d      	ldr	r0, [pc, #180]	@ (800134c <MX_GPIO_Init+0x144>)
 8001296:	f000 fc71 	bl	8001b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2180      	movs	r1, #128	@ 0x80
 800129e:	482c      	ldr	r0, [pc, #176]	@ (8001350 <MX_GPIO_Init+0x148>)
 80012a0:	f000 fc6c 	bl	8001b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2140      	movs	r1, #64	@ 0x40
 80012a8:	482a      	ldr	r0, [pc, #168]	@ (8001354 <MX_GPIO_Init+0x14c>)
 80012aa:	f000 fc67 	bl	8001b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4822      	ldr	r0, [pc, #136]	@ (8001350 <MX_GPIO_Init+0x148>)
 80012c6:	f000 fac5 	bl	8001854 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012ca:	230c      	movs	r3, #12
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012da:	2307      	movs	r3, #7
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	4819      	ldr	r0, [pc, #100]	@ (800134c <MX_GPIO_Init+0x144>)
 80012e6:	f000 fab5 	bl	8001854 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 80012ea:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f0:	2301      	movs	r3, #1
 80012f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2300      	movs	r3, #0
 80012fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	4619      	mov	r1, r3
 8001302:	4812      	ldr	r0, [pc, #72]	@ (800134c <MX_GPIO_Init+0x144>)
 8001304:	f000 faa6 	bl	8001854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001308:	2380      	movs	r3, #128	@ 0x80
 800130a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130c:	2301      	movs	r3, #1
 800130e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	480c      	ldr	r0, [pc, #48]	@ (8001350 <MX_GPIO_Init+0x148>)
 8001320:	f000 fa98 	bl	8001854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001324:	2340      	movs	r3, #64	@ 0x40
 8001326:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001328:	2301      	movs	r3, #1
 800132a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001330:	2300      	movs	r3, #0
 8001332:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	4619      	mov	r1, r3
 800133a:	4806      	ldr	r0, [pc, #24]	@ (8001354 <MX_GPIO_Init+0x14c>)
 800133c:	f000 fa8a 	bl	8001854 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40023800 	.word	0x40023800
 800134c:	40020000 	.word	0x40020000
 8001350:	40020800 	.word	0x40020800
 8001354:	40020400 	.word	0x40020400

08001358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135c:	b672      	cpsid	i
}
 800135e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <Error_Handler+0x8>

08001364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <HAL_MspInit+0x4c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_MspInit+0x4c>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	4a08      	ldr	r2, [pc, #32]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001394:	6413      	str	r3, [r2, #64]	@ 0x40
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013a2:	2007      	movs	r0, #7
 80013a4:	f000 fa22 	bl	80017ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a28      	ldr	r2, [pc, #160]	@ (8001474 <HAL_SPI_MspInit+0xc0>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d14a      	bne.n	800146c <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
 80013da:	4b27      	ldr	r3, [pc, #156]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	4a26      	ldr	r2, [pc, #152]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e6:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a18      	ldr	r2, [pc, #96]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <HAL_SPI_MspInit+0xc4>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800142a:	2302      	movs	r3, #2
 800142c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800143a:	2307      	movs	r3, #7
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	4619      	mov	r1, r3
 8001444:	480d      	ldr	r0, [pc, #52]	@ (800147c <HAL_SPI_MspInit+0xc8>)
 8001446:	f000 fa05 	bl	8001854 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800144a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800144e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001450:	2302      	movs	r3, #2
 8001452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001458:	2303      	movs	r3, #3
 800145a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800145c:	2305      	movs	r3, #5
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	@ (8001480 <HAL_SPI_MspInit+0xcc>)
 8001468:	f000 f9f4 	bl	8001854 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800146c:	bf00      	nop
 800146e:	3728      	adds	r7, #40	@ 0x28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40003800 	.word	0x40003800
 8001478:	40023800 	.word	0x40023800
 800147c:	40020800 	.word	0x40020800
 8001480:	40020400 	.word	0x40020400

08001484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <NMI_Handler+0x4>

0800148c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <MemManage_Handler+0x4>

0800149c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <BusFault_Handler+0x4>

080014a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <UsageFault_Handler+0x4>

080014ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014da:	f000 f891 	bl	8001600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014e8:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <SystemInit+0x20>)
 80014ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ee:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <SystemInit+0x20>)
 80014f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001508:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001540 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800150c:	f7ff ffea 	bl	80014e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001510:	480c      	ldr	r0, [pc, #48]	@ (8001544 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001512:	490d      	ldr	r1, [pc, #52]	@ (8001548 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001514:	4a0d      	ldr	r2, [pc, #52]	@ (800154c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001518:	e002      	b.n	8001520 <LoopCopyDataInit>

0800151a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800151c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151e:	3304      	adds	r3, #4

08001520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001524:	d3f9      	bcc.n	800151a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001526:	4a0a      	ldr	r2, [pc, #40]	@ (8001550 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001528:	4c0a      	ldr	r4, [pc, #40]	@ (8001554 <LoopFillZerobss+0x22>)
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800152c:	e001      	b.n	8001532 <LoopFillZerobss>

0800152e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001530:	3204      	adds	r2, #4

08001532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001534:	d3fb      	bcc.n	800152e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001536:	f001 fbf1 	bl	8002d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800153a:	f7ff fd71 	bl	8001020 <main>
  bx  lr    
 800153e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001548:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800154c:	08002e10 	.word	0x08002e10
  ldr r2, =_sbss
 8001550:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001554:	20000090 	.word	0x20000090

08001558 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001558:	e7fe      	b.n	8001558 <ADC_IRQHandler>
	...

0800155c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001560:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <HAL_Init+0x40>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <HAL_Init+0x40>)
 8001566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800156a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <HAL_Init+0x40>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <HAL_Init+0x40>)
 8001572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001576:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001578:	4b08      	ldr	r3, [pc, #32]	@ (800159c <HAL_Init+0x40>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a07      	ldr	r2, [pc, #28]	@ (800159c <HAL_Init+0x40>)
 800157e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001582:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001584:	2003      	movs	r0, #3
 8001586:	f000 f931 	bl	80017ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800158a:	2000      	movs	r0, #0
 800158c:	f000 f808 	bl	80015a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001590:	f7ff fee8 	bl	8001364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40023c00 	.word	0x40023c00

080015a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <HAL_InitTick+0x54>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b12      	ldr	r3, [pc, #72]	@ (80015f8 <HAL_InitTick+0x58>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
 80015b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f93b 	bl	800183a <HAL_SYSTICK_Config>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e00e      	b.n	80015ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b0f      	cmp	r3, #15
 80015d2:	d80a      	bhi.n	80015ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d4:	2200      	movs	r2, #0
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	f04f 30ff 	mov.w	r0, #4294967295
 80015dc:	f000 f911 	bl	8001802 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015e0:	4a06      	ldr	r2, [pc, #24]	@ (80015fc <HAL_InitTick+0x5c>)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e000      	b.n	80015ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000000 	.word	0x20000000
 80015f8:	20000008 	.word	0x20000008
 80015fc:	20000004 	.word	0x20000004

08001600 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_IncTick+0x20>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	461a      	mov	r2, r3
 800160a:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_IncTick+0x24>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4413      	add	r3, r2
 8001610:	4a04      	ldr	r2, [pc, #16]	@ (8001624 <HAL_IncTick+0x24>)
 8001612:	6013      	str	r3, [r2, #0]
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000008 	.word	0x20000008
 8001624:	2000008c 	.word	0x2000008c

08001628 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return uwTick;
 800162c:	4b03      	ldr	r3, [pc, #12]	@ (800163c <HAL_GetTick+0x14>)
 800162e:	681b      	ldr	r3, [r3, #0]
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	2000008c 	.word	0x2000008c

08001640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001648:	f7ff ffee 	bl	8001628 <HAL_GetTick>
 800164c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001658:	d005      	beq.n	8001666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800165a:	4b0a      	ldr	r3, [pc, #40]	@ (8001684 <HAL_Delay+0x44>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4413      	add	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001666:	bf00      	nop
 8001668:	f7ff ffde 	bl	8001628 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	429a      	cmp	r2, r3
 8001676:	d8f7      	bhi.n	8001668 <HAL_Delay+0x28>
  {
  }
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000008 	.word	0x20000008

08001688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001698:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016a4:	4013      	ands	r3, r2
 80016a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ba:	4a04      	ldr	r2, [pc, #16]	@ (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	60d3      	str	r3, [r2, #12]
}
 80016c0:	bf00      	nop
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <__NVIC_GetPriorityGrouping+0x18>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	f003 0307 	and.w	r3, r3, #7
}
 80016de:	4618      	mov	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	6039      	str	r1, [r7, #0]
 80016f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	db0a      	blt.n	8001716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	b2da      	uxtb	r2, r3
 8001704:	490c      	ldr	r1, [pc, #48]	@ (8001738 <__NVIC_SetPriority+0x4c>)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	0112      	lsls	r2, r2, #4
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	440b      	add	r3, r1
 8001710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001714:	e00a      	b.n	800172c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4908      	ldr	r1, [pc, #32]	@ (800173c <__NVIC_SetPriority+0x50>)
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	3b04      	subs	r3, #4
 8001724:	0112      	lsls	r2, r2, #4
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	440b      	add	r3, r1
 800172a:	761a      	strb	r2, [r3, #24]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000e100 	.word	0xe000e100
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001740:	b480      	push	{r7}
 8001742:	b089      	sub	sp, #36	@ 0x24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f1c3 0307 	rsb	r3, r3, #7
 800175a:	2b04      	cmp	r3, #4
 800175c:	bf28      	it	cs
 800175e:	2304      	movcs	r3, #4
 8001760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3304      	adds	r3, #4
 8001766:	2b06      	cmp	r3, #6
 8001768:	d902      	bls.n	8001770 <NVIC_EncodePriority+0x30>
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3b03      	subs	r3, #3
 800176e:	e000      	b.n	8001772 <NVIC_EncodePriority+0x32>
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	f04f 32ff 	mov.w	r2, #4294967295
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43da      	mvns	r2, r3
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	401a      	ands	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001788:	f04f 31ff 	mov.w	r1, #4294967295
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	43d9      	mvns	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001798:	4313      	orrs	r3, r2
         );
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	@ 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
	...

080017a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017b8:	d301      	bcc.n	80017be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ba:	2301      	movs	r3, #1
 80017bc:	e00f      	b.n	80017de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <SysTick_Config+0x40>)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3b01      	subs	r3, #1
 80017c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c6:	210f      	movs	r1, #15
 80017c8:	f04f 30ff 	mov.w	r0, #4294967295
 80017cc:	f7ff ff8e 	bl	80016ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <SysTick_Config+0x40>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d6:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <SysTick_Config+0x40>)
 80017d8:	2207      	movs	r2, #7
 80017da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	e000e010 	.word	0xe000e010

080017ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ff47 	bl	8001688 <__NVIC_SetPriorityGrouping>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	4603      	mov	r3, r0
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001814:	f7ff ff5c 	bl	80016d0 <__NVIC_GetPriorityGrouping>
 8001818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	6978      	ldr	r0, [r7, #20]
 8001820:	f7ff ff8e 	bl	8001740 <NVIC_EncodePriority>
 8001824:	4602      	mov	r2, r0
 8001826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff5d 	bl	80016ec <__NVIC_SetPriority>
}
 8001832:	bf00      	nop
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff ffb0 	bl	80017a8 <SysTick_Config>
 8001848:	4603      	mov	r3, r0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001854:	b480      	push	{r7}
 8001856:	b089      	sub	sp, #36	@ 0x24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800185e:	2300      	movs	r3, #0
 8001860:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001866:	2300      	movs	r3, #0
 8001868:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
 800186e:	e165      	b.n	8001b3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001870:	2201      	movs	r2, #1
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	4013      	ands	r3, r2
 8001882:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	429a      	cmp	r2, r3
 800188a:	f040 8154 	bne.w	8001b36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 0303 	and.w	r3, r3, #3
 8001896:	2b01      	cmp	r3, #1
 8001898:	d005      	beq.n	80018a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d130      	bne.n	8001908 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	2203      	movs	r2, #3
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43db      	mvns	r3, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4013      	ands	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018dc:	2201      	movs	r2, #1
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	4013      	ands	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	091b      	lsrs	r3, r3, #4
 80018f2:	f003 0201 	and.w	r2, r3, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	2b03      	cmp	r3, #3
 8001912:	d017      	beq.n	8001944 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	2203      	movs	r2, #3
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	43db      	mvns	r3, r3
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4013      	ands	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4313      	orrs	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	2b02      	cmp	r3, #2
 800194e:	d123      	bne.n	8001998 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	08da      	lsrs	r2, r3, #3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3208      	adds	r2, #8
 8001958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800195c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	f003 0307 	and.w	r3, r3, #7
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	220f      	movs	r2, #15
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	691a      	ldr	r2, [r3, #16]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	4313      	orrs	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	08da      	lsrs	r2, r3, #3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3208      	adds	r2, #8
 8001992:	69b9      	ldr	r1, [r7, #24]
 8001994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	2203      	movs	r2, #3
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0203 	and.w	r2, r3, #3
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 80ae 	beq.w	8001b36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	4b5d      	ldr	r3, [pc, #372]	@ (8001b54 <HAL_GPIO_Init+0x300>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e2:	4a5c      	ldr	r2, [pc, #368]	@ (8001b54 <HAL_GPIO_Init+0x300>)
 80019e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001b54 <HAL_GPIO_Init+0x300>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019f6:	4a58      	ldr	r2, [pc, #352]	@ (8001b58 <HAL_GPIO_Init+0x304>)
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	089b      	lsrs	r3, r3, #2
 80019fc:	3302      	adds	r3, #2
 80019fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	220f      	movs	r2, #15
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a4f      	ldr	r2, [pc, #316]	@ (8001b5c <HAL_GPIO_Init+0x308>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d025      	beq.n	8001a6e <HAL_GPIO_Init+0x21a>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a4e      	ldr	r2, [pc, #312]	@ (8001b60 <HAL_GPIO_Init+0x30c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d01f      	beq.n	8001a6a <HAL_GPIO_Init+0x216>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a4d      	ldr	r2, [pc, #308]	@ (8001b64 <HAL_GPIO_Init+0x310>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d019      	beq.n	8001a66 <HAL_GPIO_Init+0x212>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a4c      	ldr	r2, [pc, #304]	@ (8001b68 <HAL_GPIO_Init+0x314>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d013      	beq.n	8001a62 <HAL_GPIO_Init+0x20e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a4b      	ldr	r2, [pc, #300]	@ (8001b6c <HAL_GPIO_Init+0x318>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d00d      	beq.n	8001a5e <HAL_GPIO_Init+0x20a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a4a      	ldr	r2, [pc, #296]	@ (8001b70 <HAL_GPIO_Init+0x31c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d007      	beq.n	8001a5a <HAL_GPIO_Init+0x206>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a49      	ldr	r2, [pc, #292]	@ (8001b74 <HAL_GPIO_Init+0x320>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d101      	bne.n	8001a56 <HAL_GPIO_Init+0x202>
 8001a52:	2306      	movs	r3, #6
 8001a54:	e00c      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a56:	2307      	movs	r3, #7
 8001a58:	e00a      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a5e:	2304      	movs	r3, #4
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x21c>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	@ (8001b58 <HAL_GPIO_Init+0x304>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab2:	4a31      	ldr	r2, [pc, #196]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001adc:	4a26      	ldr	r2, [pc, #152]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae2:	4b25      	ldr	r3, [pc, #148]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b06:	4a1c      	ldr	r2, [pc, #112]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b30:	4a11      	ldr	r2, [pc, #68]	@ (8001b78 <HAL_GPIO_Init+0x324>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f ae96 	bls.w	8001870 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	@ 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40021400 	.word	0x40021400
 8001b74:	40021800 	.word	0x40021800
 8001b78:	40013c00 	.word	0x40013c00

08001b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	807b      	strh	r3, [r7, #2]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b8c:	787b      	ldrb	r3, [r7, #1]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b92:	887a      	ldrh	r2, [r7, #2]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b98:	e003      	b.n	8001ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b9a:	887b      	ldrh	r3, [r7, #2]
 8001b9c:	041a      	lsls	r2, r3, #16
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	619a      	str	r2, [r3, #24]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	603b      	str	r3, [r7, #0]
 8001bbe:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_PWREx_EnableOverDrive+0x90>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8001c40 <HAL_PWREx_EnableOverDrive+0x90>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bca:	4b1d      	ldr	r3, [pc, #116]	@ (8001c40 <HAL_PWREx_EnableOverDrive+0x90>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <HAL_PWREx_EnableOverDrive+0x94>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bdc:	f7ff fd24 	bl	8001628 <HAL_GetTick>
 8001be0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001be2:	e009      	b.n	8001bf8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001be4:	f7ff fd20 	bl	8001628 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bf2:	d901      	bls.n	8001bf8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e01f      	b.n	8001c38 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <HAL_PWREx_EnableOverDrive+0x98>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c04:	d1ee      	bne.n	8001be4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c0c:	f7ff fd0c 	bl	8001628 <HAL_GetTick>
 8001c10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c12:	e009      	b.n	8001c28 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c14:	f7ff fd08 	bl	8001628 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c22:	d901      	bls.n	8001c28 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e007      	b.n	8001c38 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c28:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001c34:	d1ee      	bne.n	8001c14 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40023800 	.word	0x40023800
 8001c44:	420e0040 	.word	0x420e0040
 8001c48:	40007000 	.word	0x40007000
 8001c4c:	420e0044 	.word	0x420e0044

08001c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0cc      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d90c      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b65      	ldr	r3, [pc, #404]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b63      	ldr	r3, [pc, #396]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e0b8      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d020      	beq.n	8001cda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a58      	ldr	r2, [pc, #352]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cbc:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	4a52      	ldr	r2, [pc, #328]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc8:	4b50      	ldr	r3, [pc, #320]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	494d      	ldr	r1, [pc, #308]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d044      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d107      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cee:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d119      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e07f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d107      	bne.n	8001d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d109      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e06f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e067      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d2e:	4b37      	ldr	r3, [pc, #220]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f023 0203 	bic.w	r2, r3, #3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4934      	ldr	r1, [pc, #208]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d40:	f7ff fc72 	bl	8001628 <HAL_GetTick>
 8001d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d46:	e00a      	b.n	8001d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d48:	f7ff fc6e 	bl	8001628 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e04f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 020c 	and.w	r2, r3, #12
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d1eb      	bne.n	8001d48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d70:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 030f 	and.w	r3, r3, #15
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d20c      	bcs.n	8001d98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d7e:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e032      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d008      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da4:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	4916      	ldr	r1, [pc, #88]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dc2:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	490e      	ldr	r1, [pc, #56]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dd6:	f000 f821 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	490a      	ldr	r1, [pc, #40]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	5ccb      	ldrb	r3, [r1, r3]
 8001dea:	fa22 f303 	lsr.w	r3, r2, r3
 8001dee:	4a09      	ldr	r2, [pc, #36]	@ (8001e14 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_ClockConfig+0x1c8>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fbd2 	bl	80015a0 <HAL_InitTick>

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	08002df0 	.word	0x08002df0
 8001e14:	20000000 	.word	0x20000000
 8001e18:	20000004 	.word	0x20000004

08001e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e20:	b0ae      	sub	sp, #184	@ 0xb8
 8001e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e42:	4bcb      	ldr	r3, [pc, #812]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 030c 	and.w	r3, r3, #12
 8001e4a:	2b0c      	cmp	r3, #12
 8001e4c:	f200 8206 	bhi.w	800225c <HAL_RCC_GetSysClockFreq+0x440>
 8001e50:	a201      	add	r2, pc, #4	@ (adr r2, 8001e58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e56:	bf00      	nop
 8001e58:	08001e8d 	.word	0x08001e8d
 8001e5c:	0800225d 	.word	0x0800225d
 8001e60:	0800225d 	.word	0x0800225d
 8001e64:	0800225d 	.word	0x0800225d
 8001e68:	08001e95 	.word	0x08001e95
 8001e6c:	0800225d 	.word	0x0800225d
 8001e70:	0800225d 	.word	0x0800225d
 8001e74:	0800225d 	.word	0x0800225d
 8001e78:	08001e9d 	.word	0x08001e9d
 8001e7c:	0800225d 	.word	0x0800225d
 8001e80:	0800225d 	.word	0x0800225d
 8001e84:	0800225d 	.word	0x0800225d
 8001e88:	0800208d 	.word	0x0800208d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e8c:	4bb9      	ldr	r3, [pc, #740]	@ (8002174 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e92:	e1e7      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e94:	4bb8      	ldr	r3, [pc, #736]	@ (8002178 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e9a:	e1e3      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e9c:	4bb4      	ldr	r3, [pc, #720]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ea4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ea8:	4bb1      	ldr	r3, [pc, #708]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d071      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001eb4:	4bae      	ldr	r3, [pc, #696]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	099b      	lsrs	r3, r3, #6
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001ec0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ecc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ed6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001eda:	4622      	mov	r2, r4
 8001edc:	462b      	mov	r3, r5
 8001ede:	f04f 0000 	mov.w	r0, #0
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	0159      	lsls	r1, r3, #5
 8001ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eec:	0150      	lsls	r0, r2, #5
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4621      	mov	r1, r4
 8001ef4:	1a51      	subs	r1, r2, r1
 8001ef6:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ef8:	4629      	mov	r1, r5
 8001efa:	eb63 0301 	sbc.w	r3, r3, r1
 8001efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001f0c:	4649      	mov	r1, r9
 8001f0e:	018b      	lsls	r3, r1, #6
 8001f10:	4641      	mov	r1, r8
 8001f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f16:	4641      	mov	r1, r8
 8001f18:	018a      	lsls	r2, r1, #6
 8001f1a:	4641      	mov	r1, r8
 8001f1c:	1a51      	subs	r1, r2, r1
 8001f1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001f20:	4649      	mov	r1, r9
 8001f22:	eb63 0301 	sbc.w	r3, r3, r1
 8001f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001f34:	4649      	mov	r1, r9
 8001f36:	00cb      	lsls	r3, r1, #3
 8001f38:	4641      	mov	r1, r8
 8001f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f3e:	4641      	mov	r1, r8
 8001f40:	00ca      	lsls	r2, r1, #3
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	4603      	mov	r3, r0
 8001f48:	4622      	mov	r2, r4
 8001f4a:	189b      	adds	r3, r3, r2
 8001f4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f4e:	462b      	mov	r3, r5
 8001f50:	460a      	mov	r2, r1
 8001f52:	eb42 0303 	adc.w	r3, r2, r3
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f64:	4629      	mov	r1, r5
 8001f66:	024b      	lsls	r3, r1, #9
 8001f68:	4621      	mov	r1, r4
 8001f6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f6e:	4621      	mov	r1, r4
 8001f70:	024a      	lsls	r2, r1, #9
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f88:	f7fe f93c 	bl	8000204 <__aeabi_uldivmod>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4613      	mov	r3, r2
 8001f92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f96:	e067      	b.n	8002068 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f98:	4b75      	ldr	r3, [pc, #468]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	099b      	lsrs	r3, r3, #6
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001fa4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001fa8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001fb6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001fba:	4622      	mov	r2, r4
 8001fbc:	462b      	mov	r3, r5
 8001fbe:	f04f 0000 	mov.w	r0, #0
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	0159      	lsls	r1, r3, #5
 8001fc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fcc:	0150      	lsls	r0, r2, #5
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4621      	mov	r1, r4
 8001fd4:	1a51      	subs	r1, r2, r1
 8001fd6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001fd8:	4629      	mov	r1, r5
 8001fda:	eb63 0301 	sbc.w	r3, r3, r1
 8001fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fe0:	f04f 0200 	mov.w	r2, #0
 8001fe4:	f04f 0300 	mov.w	r3, #0
 8001fe8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001fec:	4649      	mov	r1, r9
 8001fee:	018b      	lsls	r3, r1, #6
 8001ff0:	4641      	mov	r1, r8
 8001ff2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ff6:	4641      	mov	r1, r8
 8001ff8:	018a      	lsls	r2, r1, #6
 8001ffa:	4641      	mov	r1, r8
 8001ffc:	ebb2 0a01 	subs.w	sl, r2, r1
 8002000:	4649      	mov	r1, r9
 8002002:	eb63 0b01 	sbc.w	fp, r3, r1
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	f04f 0300 	mov.w	r3, #0
 800200e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002012:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002016:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800201a:	4692      	mov	sl, r2
 800201c:	469b      	mov	fp, r3
 800201e:	4623      	mov	r3, r4
 8002020:	eb1a 0303 	adds.w	r3, sl, r3
 8002024:	623b      	str	r3, [r7, #32]
 8002026:	462b      	mov	r3, r5
 8002028:	eb4b 0303 	adc.w	r3, fp, r3
 800202c:	627b      	str	r3, [r7, #36]	@ 0x24
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	f04f 0300 	mov.w	r3, #0
 8002036:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800203a:	4629      	mov	r1, r5
 800203c:	028b      	lsls	r3, r1, #10
 800203e:	4621      	mov	r1, r4
 8002040:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002044:	4621      	mov	r1, r4
 8002046:	028a      	lsls	r2, r1, #10
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
 800204c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002050:	2200      	movs	r2, #0
 8002052:	673b      	str	r3, [r7, #112]	@ 0x70
 8002054:	677a      	str	r2, [r7, #116]	@ 0x74
 8002056:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800205a:	f7fe f8d3 	bl	8000204 <__aeabi_uldivmod>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4613      	mov	r3, r2
 8002064:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002068:	4b41      	ldr	r3, [pc, #260]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	0c1b      	lsrs	r3, r3, #16
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	3301      	adds	r3, #1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800207a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800207e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002082:	fbb2 f3f3 	udiv	r3, r2, r3
 8002086:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800208a:	e0eb      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800208c:	4b38      	ldr	r3, [pc, #224]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002094:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002098:	4b35      	ldr	r3, [pc, #212]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d06b      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020a4:	4b32      	ldr	r3, [pc, #200]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x354>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	099b      	lsrs	r3, r3, #6
 80020aa:	2200      	movs	r2, #0
 80020ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80020ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80020b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80020b8:	2300      	movs	r3, #0
 80020ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80020bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80020c0:	4622      	mov	r2, r4
 80020c2:	462b      	mov	r3, r5
 80020c4:	f04f 0000 	mov.w	r0, #0
 80020c8:	f04f 0100 	mov.w	r1, #0
 80020cc:	0159      	lsls	r1, r3, #5
 80020ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020d2:	0150      	lsls	r0, r2, #5
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4621      	mov	r1, r4
 80020da:	1a51      	subs	r1, r2, r1
 80020dc:	61b9      	str	r1, [r7, #24]
 80020de:	4629      	mov	r1, r5
 80020e0:	eb63 0301 	sbc.w	r3, r3, r1
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80020f2:	4659      	mov	r1, fp
 80020f4:	018b      	lsls	r3, r1, #6
 80020f6:	4651      	mov	r1, sl
 80020f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020fc:	4651      	mov	r1, sl
 80020fe:	018a      	lsls	r2, r1, #6
 8002100:	4651      	mov	r1, sl
 8002102:	ebb2 0801 	subs.w	r8, r2, r1
 8002106:	4659      	mov	r1, fp
 8002108:	eb63 0901 	sbc.w	r9, r3, r1
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002118:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800211c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002120:	4690      	mov	r8, r2
 8002122:	4699      	mov	r9, r3
 8002124:	4623      	mov	r3, r4
 8002126:	eb18 0303 	adds.w	r3, r8, r3
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	462b      	mov	r3, r5
 800212e:	eb49 0303 	adc.w	r3, r9, r3
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002140:	4629      	mov	r1, r5
 8002142:	024b      	lsls	r3, r1, #9
 8002144:	4621      	mov	r1, r4
 8002146:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800214a:	4621      	mov	r1, r4
 800214c:	024a      	lsls	r2, r1, #9
 800214e:	4610      	mov	r0, r2
 8002150:	4619      	mov	r1, r3
 8002152:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002156:	2200      	movs	r2, #0
 8002158:	65bb      	str	r3, [r7, #88]	@ 0x58
 800215a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800215c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002160:	f7fe f850 	bl	8000204 <__aeabi_uldivmod>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4613      	mov	r3, r2
 800216a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800216e:	e065      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x420>
 8002170:	40023800 	.word	0x40023800
 8002174:	00f42400 	.word	0x00f42400
 8002178:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800217c:	4b3d      	ldr	r3, [pc, #244]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x458>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	099b      	lsrs	r3, r3, #6
 8002182:	2200      	movs	r2, #0
 8002184:	4618      	mov	r0, r3
 8002186:	4611      	mov	r1, r2
 8002188:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800218c:	653b      	str	r3, [r7, #80]	@ 0x50
 800218e:	2300      	movs	r3, #0
 8002190:	657b      	str	r3, [r7, #84]	@ 0x54
 8002192:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002196:	4642      	mov	r2, r8
 8002198:	464b      	mov	r3, r9
 800219a:	f04f 0000 	mov.w	r0, #0
 800219e:	f04f 0100 	mov.w	r1, #0
 80021a2:	0159      	lsls	r1, r3, #5
 80021a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021a8:	0150      	lsls	r0, r2, #5
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4641      	mov	r1, r8
 80021b0:	1a51      	subs	r1, r2, r1
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	4649      	mov	r1, r9
 80021b6:	eb63 0301 	sbc.w	r3, r3, r1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	f04f 0300 	mov.w	r3, #0
 80021c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80021c8:	4659      	mov	r1, fp
 80021ca:	018b      	lsls	r3, r1, #6
 80021cc:	4651      	mov	r1, sl
 80021ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021d2:	4651      	mov	r1, sl
 80021d4:	018a      	lsls	r2, r1, #6
 80021d6:	4651      	mov	r1, sl
 80021d8:	1a54      	subs	r4, r2, r1
 80021da:	4659      	mov	r1, fp
 80021dc:	eb63 0501 	sbc.w	r5, r3, r1
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	00eb      	lsls	r3, r5, #3
 80021ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ee:	00e2      	lsls	r2, r4, #3
 80021f0:	4614      	mov	r4, r2
 80021f2:	461d      	mov	r5, r3
 80021f4:	4643      	mov	r3, r8
 80021f6:	18e3      	adds	r3, r4, r3
 80021f8:	603b      	str	r3, [r7, #0]
 80021fa:	464b      	mov	r3, r9
 80021fc:	eb45 0303 	adc.w	r3, r5, r3
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800220e:	4629      	mov	r1, r5
 8002210:	028b      	lsls	r3, r1, #10
 8002212:	4621      	mov	r1, r4
 8002214:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002218:	4621      	mov	r1, r4
 800221a:	028a      	lsls	r2, r1, #10
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002224:	2200      	movs	r2, #0
 8002226:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002228:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800222a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800222e:	f7fd ffe9 	bl	8000204 <__aeabi_uldivmod>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	4613      	mov	r3, r2
 8002238:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800223c:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x458>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	0f1b      	lsrs	r3, r3, #28
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800224a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800224e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800225a:	e003      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800225c:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x45c>)
 800225e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002262:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002264:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002268:	4618      	mov	r0, r3
 800226a:	37b8      	adds	r7, #184	@ 0xb8
 800226c:	46bd      	mov	sp, r7
 800226e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800
 8002278:	00f42400 	.word	0x00f42400

0800227c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e28d      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	f000 8083 	beq.w	80023a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800229c:	4b94      	ldr	r3, [pc, #592]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b04      	cmp	r3, #4
 80022a6:	d019      	beq.n	80022dc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022a8:	4b91      	ldr	r3, [pc, #580]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 030c 	and.w	r3, r3, #12
        || \
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d106      	bne.n	80022c2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022b4:	4b8e      	ldr	r3, [pc, #568]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022c0:	d00c      	beq.n	80022dc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022c2:	4b8b      	ldr	r3, [pc, #556]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022ca:	2b0c      	cmp	r3, #12
 80022cc:	d112      	bne.n	80022f4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022ce:	4b88      	ldr	r3, [pc, #544]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022da:	d10b      	bne.n	80022f4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022dc:	4b84      	ldr	r3, [pc, #528]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d05b      	beq.n	80023a0 <HAL_RCC_OscConfig+0x124>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d157      	bne.n	80023a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e25a      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022fc:	d106      	bne.n	800230c <HAL_RCC_OscConfig+0x90>
 80022fe:	4b7c      	ldr	r3, [pc, #496]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a7b      	ldr	r2, [pc, #492]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e01d      	b.n	8002348 <HAL_RCC_OscConfig+0xcc>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0xb4>
 8002316:	4b76      	ldr	r3, [pc, #472]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a75      	ldr	r2, [pc, #468]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800231c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b73      	ldr	r3, [pc, #460]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a72      	ldr	r2, [pc, #456]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e00b      	b.n	8002348 <HAL_RCC_OscConfig+0xcc>
 8002330:	4b6f      	ldr	r3, [pc, #444]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a6e      	ldr	r2, [pc, #440]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b6c      	ldr	r3, [pc, #432]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a6b      	ldr	r2, [pc, #428]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d013      	beq.n	8002378 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7ff f96a 	bl	8001628 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002358:	f7ff f966 	bl	8001628 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	@ 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e21f      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	4b61      	ldr	r3, [pc, #388]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0xdc>
 8002376:	e014      	b.n	80023a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002378:	f7ff f956 	bl	8001628 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002380:	f7ff f952 	bl	8001628 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	@ 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e20b      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002392:	4b57      	ldr	r3, [pc, #348]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x104>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d06f      	beq.n	800248e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023ae:	4b50      	ldr	r3, [pc, #320]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d017      	beq.n	80023ea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023ba:	4b4d      	ldr	r3, [pc, #308]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
        || \
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d105      	bne.n	80023d2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023c6:	4b4a      	ldr	r3, [pc, #296]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00b      	beq.n	80023ea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023d2:	4b47      	ldr	r3, [pc, #284]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023da:	2b0c      	cmp	r3, #12
 80023dc:	d11c      	bne.n	8002418 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023de:	4b44      	ldr	r3, [pc, #272]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d116      	bne.n	8002418 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ea:	4b41      	ldr	r3, [pc, #260]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_RCC_OscConfig+0x186>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d001      	beq.n	8002402 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e1d3      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002402:	4b3b      	ldr	r3, [pc, #236]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	4937      	ldr	r1, [pc, #220]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002416:	e03a      	b.n	800248e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d020      	beq.n	8002462 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002420:	4b34      	ldr	r3, [pc, #208]	@ (80024f4 <HAL_RCC_OscConfig+0x278>)
 8002422:	2201      	movs	r2, #1
 8002424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002426:	f7ff f8ff 	bl	8001628 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242e:	f7ff f8fb 	bl	8001628 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e1b4      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002440:	4b2b      	ldr	r3, [pc, #172]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244c:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691b      	ldr	r3, [r3, #16]
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	4925      	ldr	r1, [pc, #148]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 800245c:	4313      	orrs	r3, r2
 800245e:	600b      	str	r3, [r1, #0]
 8002460:	e015      	b.n	800248e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002462:	4b24      	ldr	r3, [pc, #144]	@ (80024f4 <HAL_RCC_OscConfig+0x278>)
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002468:	f7ff f8de 	bl	8001628 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002470:	f7ff f8da 	bl	8001628 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e193      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002482:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	2b00      	cmp	r3, #0
 8002498:	d036      	beq.n	8002508 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d016      	beq.n	80024d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a8:	f7ff f8be 	bl	8001628 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b0:	f7ff f8ba 	bl	8001628 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e173      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024c2:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <HAL_RCC_OscConfig+0x274>)
 80024c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f0      	beq.n	80024b0 <HAL_RCC_OscConfig+0x234>
 80024ce:	e01b      	b.n	8002508 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024d0:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d6:	f7ff f8a7 	bl	8001628 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024dc:	e00e      	b.n	80024fc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024de:	f7ff f8a3 	bl	8001628 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d907      	bls.n	80024fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e15c      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
 80024f0:	40023800 	.word	0x40023800
 80024f4:	42470000 	.word	0x42470000
 80024f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fc:	4b8a      	ldr	r3, [pc, #552]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80024fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1ea      	bne.n	80024de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 8097 	beq.w	8002644 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251a:	4b83      	ldr	r3, [pc, #524]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10f      	bne.n	8002546 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	4b7f      	ldr	r3, [pc, #508]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	4a7e      	ldr	r2, [pc, #504]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002534:	6413      	str	r3, [r2, #64]	@ 0x40
 8002536:	4b7c      	ldr	r3, [pc, #496]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002542:	2301      	movs	r3, #1
 8002544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002546:	4b79      	ldr	r3, [pc, #484]	@ (800272c <HAL_RCC_OscConfig+0x4b0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d118      	bne.n	8002584 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002552:	4b76      	ldr	r3, [pc, #472]	@ (800272c <HAL_RCC_OscConfig+0x4b0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a75      	ldr	r2, [pc, #468]	@ (800272c <HAL_RCC_OscConfig+0x4b0>)
 8002558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800255c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255e:	f7ff f863 	bl	8001628 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002566:	f7ff f85f 	bl	8001628 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e118      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002578:	4b6c      	ldr	r3, [pc, #432]	@ (800272c <HAL_RCC_OscConfig+0x4b0>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0f0      	beq.n	8002566 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d106      	bne.n	800259a <HAL_RCC_OscConfig+0x31e>
 800258c:	4b66      	ldr	r3, [pc, #408]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 800258e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002590:	4a65      	ldr	r2, [pc, #404]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6713      	str	r3, [r2, #112]	@ 0x70
 8002598:	e01c      	b.n	80025d4 <HAL_RCC_OscConfig+0x358>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b05      	cmp	r3, #5
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x340>
 80025a2:	4b61      	ldr	r3, [pc, #388]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a6:	4a60      	ldr	r2, [pc, #384]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80025ae:	4b5e      	ldr	r3, [pc, #376]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025b2:	4a5d      	ldr	r2, [pc, #372]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_OscConfig+0x358>
 80025bc:	4b5a      	ldr	r3, [pc, #360]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c0:	4a59      	ldr	r2, [pc, #356]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025c2:	f023 0301 	bic.w	r3, r3, #1
 80025c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80025c8:	4b57      	ldr	r3, [pc, #348]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025cc:	4a56      	ldr	r2, [pc, #344]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025ce:	f023 0304 	bic.w	r3, r3, #4
 80025d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d015      	beq.n	8002608 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025dc:	f7ff f824 	bl	8001628 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e2:	e00a      	b.n	80025fa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e4:	f7ff f820 	bl	8001628 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e0d7      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80025fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0ee      	beq.n	80025e4 <HAL_RCC_OscConfig+0x368>
 8002606:	e014      	b.n	8002632 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002608:	f7ff f80e 	bl	8001628 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800260e:	e00a      	b.n	8002626 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002610:	f7ff f80a 	bl	8001628 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e0c1      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002626:	4b40      	ldr	r3, [pc, #256]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1ee      	bne.n	8002610 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002632:	7dfb      	ldrb	r3, [r7, #23]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d105      	bne.n	8002644 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002638:	4b3b      	ldr	r3, [pc, #236]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 800263a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263c:	4a3a      	ldr	r2, [pc, #232]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 800263e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002642:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80ad 	beq.w	80027a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800264e:	4b36      	ldr	r3, [pc, #216]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 030c 	and.w	r3, r3, #12
 8002656:	2b08      	cmp	r3, #8
 8002658:	d060      	beq.n	800271c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	2b02      	cmp	r3, #2
 8002660:	d145      	bne.n	80026ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002662:	4b33      	ldr	r3, [pc, #204]	@ (8002730 <HAL_RCC_OscConfig+0x4b4>)
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7fe ffde 	bl	8001628 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002670:	f7fe ffda 	bl	8001628 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e093      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002682:	4b29      	ldr	r3, [pc, #164]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f0      	bne.n	8002670 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69da      	ldr	r2, [r3, #28]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269c:	019b      	lsls	r3, r3, #6
 800269e:	431a      	orrs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a4:	085b      	lsrs	r3, r3, #1
 80026a6:	3b01      	subs	r3, #1
 80026a8:	041b      	lsls	r3, r3, #16
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b0:	061b      	lsls	r3, r3, #24
 80026b2:	431a      	orrs	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b8:	071b      	lsls	r3, r3, #28
 80026ba:	491b      	ldr	r1, [pc, #108]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002730 <HAL_RCC_OscConfig+0x4b4>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7fe ffaf 	bl	8001628 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ce:	f7fe ffab 	bl	8001628 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e064      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e0:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0f0      	beq.n	80026ce <HAL_RCC_OscConfig+0x452>
 80026ec:	e05c      	b.n	80027a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ee:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <HAL_RCC_OscConfig+0x4b4>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f4:	f7fe ff98 	bl	8001628 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fc:	f7fe ff94 	bl	8001628 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e04d      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800270e:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_RCC_OscConfig+0x4ac>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f0      	bne.n	80026fc <HAL_RCC_OscConfig+0x480>
 800271a:	e045      	b.n	80027a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d107      	bne.n	8002734 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e040      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
 8002728:	40023800 	.word	0x40023800
 800272c:	40007000 	.word	0x40007000
 8002730:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002734:	4b1f      	ldr	r3, [pc, #124]	@ (80027b4 <HAL_RCC_OscConfig+0x538>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d030      	beq.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d129      	bne.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	429a      	cmp	r2, r3
 800275c:	d122      	bne.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002764:	4013      	ands	r3, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800276a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800276c:	4293      	cmp	r3, r2
 800276e:	d119      	bne.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277a:	085b      	lsrs	r3, r3, #1
 800277c:	3b01      	subs	r3, #1
 800277e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002780:	429a      	cmp	r2, r3
 8002782:	d10f      	bne.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002790:	429a      	cmp	r2, r3
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40023800 	.word	0x40023800

080027b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e07b      	b.n	80028c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d108      	bne.n	80027e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027da:	d009      	beq.n	80027f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	61da      	str	r2, [r3, #28]
 80027e2:	e005      	b.n	80027f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d106      	bne.n	8002810 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7fe fdd2 	bl	80013b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002826:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002838:	431a      	orrs	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	699b      	ldr	r3, [r3, #24]
 800285c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002874:	ea42 0103 	orr.w	r1, r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	0c1b      	lsrs	r3, r3, #16
 800288e:	f003 0104 	and.w	r1, r3, #4
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002896:	f003 0210 	and.w	r2, r3, #16
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	69da      	ldr	r2, [r3, #28]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b088      	sub	sp, #32
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	60f8      	str	r0, [r7, #12]
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	603b      	str	r3, [r7, #0]
 80028d6:	4613      	mov	r3, r2
 80028d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028da:	f7fe fea5 	bl	8001628 <HAL_GetTick>
 80028de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d001      	beq.n	80028f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80028f0:	2302      	movs	r3, #2
 80028f2:	e12a      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_SPI_Transmit+0x36>
 80028fa:	88fb      	ldrh	r3, [r7, #6]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e122      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_SPI_Transmit+0x48>
 800290e:	2302      	movs	r3, #2
 8002910:	e11b      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2203      	movs	r2, #3
 800291e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	88fa      	ldrh	r2, [r7, #6]
 8002932:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	88fa      	ldrh	r2, [r7, #6]
 8002938:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002960:	d10f      	bne.n	8002982 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002970:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002980:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800298c:	2b40      	cmp	r3, #64	@ 0x40
 800298e:	d007      	beq.n	80029a0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800299e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029a8:	d152      	bne.n	8002a50 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d002      	beq.n	80029b8 <HAL_SPI_Transmit+0xee>
 80029b2:	8b7b      	ldrh	r3, [r7, #26]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d145      	bne.n	8002a44 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029bc:	881a      	ldrh	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c8:	1c9a      	adds	r2, r3, #2
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80029dc:	e032      	b.n	8002a44 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d112      	bne.n	8002a12 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f0:	881a      	ldrh	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fc:	1c9a      	adds	r2, r3, #2
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a10:	e018      	b.n	8002a44 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a12:	f7fe fe09 	bl	8001628 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d803      	bhi.n	8002a2a <HAL_SPI_Transmit+0x160>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d102      	bne.n	8002a30 <HAL_SPI_Transmit+0x166>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d109      	bne.n	8002a44 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e082      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1c7      	bne.n	80029de <HAL_SPI_Transmit+0x114>
 8002a4e:	e053      	b.n	8002af8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <HAL_SPI_Transmit+0x194>
 8002a58:	8b7b      	ldrh	r3, [r7, #26]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d147      	bne.n	8002aee <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	330c      	adds	r3, #12
 8002a68:	7812      	ldrb	r2, [r2, #0]
 8002a6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002a84:	e033      	b.n	8002aee <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d113      	bne.n	8002abc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	330c      	adds	r3, #12
 8002a9e:	7812      	ldrb	r2, [r2, #0]
 8002aa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002aba:	e018      	b.n	8002aee <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002abc:	f7fe fdb4 	bl	8001628 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d803      	bhi.n	8002ad4 <HAL_SPI_Transmit+0x20a>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad2:	d102      	bne.n	8002ada <HAL_SPI_Transmit+0x210>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e02d      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1c6      	bne.n	8002a86 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002af8:	69fa      	ldr	r2, [r7, #28]
 8002afa:	6839      	ldr	r1, [r7, #0]
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f8b1 	bl	8002c64 <SPI_EndRxTxTransaction>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10a      	bne.n	8002b2c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002b48:	2300      	movs	r3, #0
  }
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3720      	adds	r7, #32
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b64:	f7fe fd60 	bl	8001628 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	4413      	add	r3, r2
 8002b72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b74:	f7fe fd58 	bl	8001628 <HAL_GetTick>
 8002b78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b7a:	4b39      	ldr	r3, [pc, #228]	@ (8002c60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	015b      	lsls	r3, r3, #5
 8002b80:	0d1b      	lsrs	r3, r3, #20
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	fb02 f303 	mul.w	r3, r2, r3
 8002b88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b8a:	e055      	b.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b92:	d051      	beq.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b94:	f7fe fd48 	bl	8001628 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d902      	bls.n	8002baa <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d13d      	bne.n	8002c26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002bb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bc2:	d111      	bne.n	8002be8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bcc:	d004      	beq.n	8002bd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bd6:	d107      	bne.n	8002be8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bf0:	d10f      	bne.n	8002c12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e018      	b.n	8002c58 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d102      	bne.n	8002c32 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	e002      	b.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	3b01      	subs	r3, #1
 8002c36:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	4013      	ands	r3, r2
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	bf0c      	ite	eq
 8002c48:	2301      	moveq	r3, #1
 8002c4a:	2300      	movne	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	461a      	mov	r2, r3
 8002c50:	79fb      	ldrb	r3, [r7, #7]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d19a      	bne.n	8002b8c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3720      	adds	r7, #32
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20000000 	.word	0x20000000

08002c64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b088      	sub	sp, #32
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2201      	movs	r2, #1
 8002c78:	2102      	movs	r1, #2
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f7ff ff6a 	bl	8002b54 <SPI_WaitFlagStateUntilTimeout>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d007      	beq.n	8002c96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8a:	f043 0220 	orr.w	r2, r3, #32
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e032      	b.n	8002cfc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002c96:	4b1b      	ldr	r3, [pc, #108]	@ (8002d04 <SPI_EndRxTxTransaction+0xa0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002d08 <SPI_EndRxTxTransaction+0xa4>)
 8002c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca0:	0d5b      	lsrs	r3, r3, #21
 8002ca2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ca6:	fb02 f303 	mul.w	r3, r2, r3
 8002caa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cb4:	d112      	bne.n	8002cdc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2180      	movs	r1, #128	@ 0x80
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f7ff ff47 	bl	8002b54 <SPI_WaitFlagStateUntilTimeout>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d016      	beq.n	8002cfa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd0:	f043 0220 	orr.w	r2, r3, #32
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e00f      	b.n	8002cfc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf2:	2b80      	cmp	r3, #128	@ 0x80
 8002cf4:	d0f2      	beq.n	8002cdc <SPI_EndRxTxTransaction+0x78>
 8002cf6:	e000      	b.n	8002cfa <SPI_EndRxTxTransaction+0x96>
        break;
 8002cf8:	bf00      	nop
  }

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20000000 	.word	0x20000000
 8002d08:	165e9f81 	.word	0x165e9f81

08002d0c <memset>:
 8002d0c:	4402      	add	r2, r0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d100      	bne.n	8002d16 <memset+0xa>
 8002d14:	4770      	bx	lr
 8002d16:	f803 1b01 	strb.w	r1, [r3], #1
 8002d1a:	e7f9      	b.n	8002d10 <memset+0x4>

08002d1c <__libc_init_array>:
 8002d1c:	b570      	push	{r4, r5, r6, lr}
 8002d1e:	4d0d      	ldr	r5, [pc, #52]	@ (8002d54 <__libc_init_array+0x38>)
 8002d20:	4c0d      	ldr	r4, [pc, #52]	@ (8002d58 <__libc_init_array+0x3c>)
 8002d22:	1b64      	subs	r4, r4, r5
 8002d24:	10a4      	asrs	r4, r4, #2
 8002d26:	2600      	movs	r6, #0
 8002d28:	42a6      	cmp	r6, r4
 8002d2a:	d109      	bne.n	8002d40 <__libc_init_array+0x24>
 8002d2c:	4d0b      	ldr	r5, [pc, #44]	@ (8002d5c <__libc_init_array+0x40>)
 8002d2e:	4c0c      	ldr	r4, [pc, #48]	@ (8002d60 <__libc_init_array+0x44>)
 8002d30:	f000 f818 	bl	8002d64 <_init>
 8002d34:	1b64      	subs	r4, r4, r5
 8002d36:	10a4      	asrs	r4, r4, #2
 8002d38:	2600      	movs	r6, #0
 8002d3a:	42a6      	cmp	r6, r4
 8002d3c:	d105      	bne.n	8002d4a <__libc_init_array+0x2e>
 8002d3e:	bd70      	pop	{r4, r5, r6, pc}
 8002d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d44:	4798      	blx	r3
 8002d46:	3601      	adds	r6, #1
 8002d48:	e7ee      	b.n	8002d28 <__libc_init_array+0xc>
 8002d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d4e:	4798      	blx	r3
 8002d50:	3601      	adds	r6, #1
 8002d52:	e7f2      	b.n	8002d3a <__libc_init_array+0x1e>
 8002d54:	08002e08 	.word	0x08002e08
 8002d58:	08002e08 	.word	0x08002e08
 8002d5c:	08002e08 	.word	0x08002e08
 8002d60:	08002e0c 	.word	0x08002e0c

08002d64 <_init>:
 8002d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d66:	bf00      	nop
 8002d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d6a:	bc08      	pop	{r3}
 8002d6c:	469e      	mov	lr, r3
 8002d6e:	4770      	bx	lr

08002d70 <_fini>:
 8002d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d72:	bf00      	nop
 8002d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d76:	bc08      	pop	{r3}
 8002d78:	469e      	mov	lr, r3
 8002d7a:	4770      	bx	lr
