# Day 22 â€“ Master-Slave JK Flip-Flop

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-22_MasterSlave_JK_FF  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral (Master-Slave Edge Triggered)

---

## âœ… Description

This design implements a **Master-Slave JK Flip-Flop**, a crucial building block in sequential digital circuits.  
It eliminates the invalid state of SR FF and adds toggling functionality â€” ideal for designing counters and memory elements.

- **Master:** Triggers on falling edge of clock (negedge)
- **Slave:** Triggers on rising edge of clock (posedge)

---

## ğŸ§ª Testbench

A full simulation using Vivado verifies the flip-flop with all possible input combinations of J and K.

---

## ğŸ“‚ Files Included
> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
