[{"DBLP title": "TimingSAT: Decamouflaging Timing-based Logic Obfuscation.", "DBLP authors": ["Meng Li", "Kaveh Shamsi", "Yier Jin", "David Z. Pan"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624671", "OA papers": [{"PaperId": "https://openalex.org/W2911969045", "PaperTitle": "TimingSAT: Decamouflaging Timing-based Logic Obfuscation", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 2.0, "University of Florida": 2.0}, "Authors": ["Lianqing Liu", "Kaveh Shamsi", "Yier Jin", "David Z. Pan"]}]}, {"DBLP title": "Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run.", "DBLP authors": ["Yi-Cheng Kung", "Kuen-Jong Lee", "Sudhakar M. Reddy"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624678", "OA papers": [{"PaperId": "https://openalex.org/W2911501307", "PaperTitle": "Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0, "University of Iowa": 1.0}, "Authors": ["Yi-Cheng Kung", "Kuen-Jong Lee", "Sudhakar M. Reddy"]}]}, {"DBLP title": "EMFORCED: EM-based Fingerprinting Framework for Counterfeit Detection with Demonstration on Remarked and Cloned ICs.", "DBLP authors": ["Andrew Stern", "Ulbert Botero", "Bicky Shakya", "Hao-Ting Shen", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624679", "OA papers": [{"PaperId": "https://openalex.org/W2913777492", "PaperTitle": "EMFORCED: EM-based Fingerprinting Framework for Counterfeit Detection with Demonstration on Remarked and Cloned ICs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Andrew M. Stern", "Ulbert J. Botero", "Bicky Shakya", "Haoting Shen", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Online Scan Diagnosis : A Novel Approach to Volume Diagnosis.", "DBLP authors": ["I-De Huang", "Pallav Gupta", "Loganathan Lingappan", "Vijay Gangaram"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624686", "OA papers": [{"PaperId": "https://openalex.org/W2914078872", "PaperTitle": "Online Scan Diagnosis : A Novel Approach to Volume Diagnosis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["I. Huang", "Pallav Gupta", "Loganathan Lingappan", "Vijay Gangaram"]}]}, {"DBLP title": "Fault Tolerance for RRAM-Based Matrix Operations.", "DBLP authors": ["Mengyun Liu", "Lixue Xia", "Yu Wang", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624687", "OA papers": [{"PaperId": "https://openalex.org/W2911496292", "PaperTitle": "Fault Tolerance for RRAM-Based Matrix Operations", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Duke University": 2.0, "Alibaba Group (China)": 1.0, "Tsinghua University": 1.0}, "Authors": ["Mengyun Liu", "Lixue Xia", "Yu Wang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A PVT-Resilient No-Touch DFT Methodology for Prebond TSV Testing.", "DBLP authors": ["Sourav Das", "Fei Su", "Sreejit Chakravarty"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624691", "OA papers": [{"PaperId": "https://openalex.org/W2913388696", "PaperTitle": "A PVT-Resilient No-Touch DFT Methodology for Prebond TSV Testing", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"INTEL Corporation#TAB#": 3.0}, "Authors": ["Sourav Das", "Fei Su", "Sreejit Chakravarty"]}]}, {"DBLP title": "On Close-to-Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624703", "OA papers": [{"PaperId": "https://openalex.org/W2912643454", "PaperTitle": "On Close-to-Functional Test Sequences", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Hardware Dithering: A Run-Time Method for Trojan Neutralization in Wireless Cryptographic ICs.", "DBLP authors": ["Christiana Kapatsori", "Yu Liu", "Angelos Antonopoulos", "Yiorgos Makris"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624705", "OA papers": [{"PaperId": "https://openalex.org/W2911484918", "PaperTitle": "Hardware Dithering: A Run-Time Method for Trojan Neutralization in Wireless Cryptographic ICs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Dallas": 4.0}, "Authors": ["Christiana Kapatsori", "Yu Liu", "Angelos Antonopoulos", "Yiorgos Makris"]}]}, {"DBLP title": "Self-Learning Health-Status Analysis for a Core Router System.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624712", "OA papers": [{"PaperId": "https://openalex.org/W2914136079", "PaperTitle": "Self-Learning Health-Status Analysis for a Core Router System", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0, "Huawei Technologies Co. Ltd, San Jose, CA": 2.0}, "Authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Optimizing the Use of Simulations for Commissioning with Systems Engineering Principles and Objective Analysis.", "DBLP authors": ["Trevor Ault"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624713", "OA papers": [{"PaperId": "https://openalex.org/W2911476932", "PaperTitle": "Optimizing the Use of Simulations for Commissioning with Systems Engineering Principles and Objective Analysis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Automaiton Asset Integrity and Reliablity Chevron, Paso Robles, United States": 1.0}, "Authors": ["Ault"]}]}, {"DBLP title": "Concept Recognition in Production Yield Data Analytics.", "DBLP authors": ["Matthew Nero", "Chuanhe Jay Shan", "Li-C. Wang", "Nik Sumikawa"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624714", "OA papers": [{"PaperId": "https://openalex.org/W2913975675", "PaperTitle": "Concept Recognition in Production Yield Data Analytics", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Matthew Nero", "Chuanhe Jay Shan", "Li-C. Wang", "Nik Sumikawa"]}]}, {"DBLP title": "Detection of Low Power Trojans in Standard Cell Designs using Built-in Current Sensors.", "DBLP authors": ["Basim Shanyour", "Spyros Tragoudas"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624715", "OA papers": [{"PaperId": "https://openalex.org/W2912208238", "PaperTitle": "Detection of Low Power Trojans in Standard Cell Designs using Built-in Current Sensors", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Basim Shanyour", "Spyros Tragoudas"]}]}, {"DBLP title": "Improving Analog Functional Safety Using Data-Driven Anomaly Detection.", "DBLP authors": ["Fei Su", "Prashant Goteti"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624716", "OA papers": [{"PaperId": "https://openalex.org/W2912460102", "PaperTitle": "Improving Analog Functional Safety Using Data-Driven Anomaly Detection", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"INTEL Corporation#TAB#": 2.0}, "Authors": ["Fei Su", "Prashant Goteti"]}]}, {"DBLP title": "Design Automation for Intelligent Automotive Systems.", "DBLP authors": ["Shuyue Lan", "Chao Huang", "Zhilu Wang", "Hengyi Liang", "Wenhao Su", "Qi Zhu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624723", "OA papers": [{"PaperId": "https://openalex.org/W2914605630", "PaperTitle": "Design Automation for Intelligent Automotive Systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northwestern University": 5.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Shuyue Lan", "Chao Ching Huang", "Zhilu Wang", "Hengyi Liang", "Wen-Hao Su", "Qi Zhu"]}]}, {"DBLP title": "Defect injection, Fault Modeling and Test Algorithm Generation Methodology for STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori", "Grigor Tshagharyan", "Hayk T. Grigoryan", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624725", "OA papers": [{"PaperId": "https://openalex.org/W2913178838", "PaperTitle": "Defect injection, Fault Modeling and Test Algorithm Generation Methodology for STT-MRAM", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Synopsys (Switzerland)": 4.0}, "Authors": ["Shantikumar V. Nair", "Rajendra Bishnoi", "Mehdi B. Tahoori", "G. Tshagharyan", "Hayk Grigoryan", "G. Harutyunyan", "Yervant Zorian"]}]}, {"DBLP title": "Hardware IP Trust Validation: Learn (the Untrustworthy), and Verify.", "DBLP authors": ["Tamzidul Hoque", "Jonathan Cruz", "Prabuddha Chakraborty", "Swarup Bhunia"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624727", "OA papers": [{"PaperId": "https://openalex.org/W2911567666", "PaperTitle": "Hardware IP Trust Validation: Learn (the Untrustworthy), and Verify", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Tamzidul Hoque", "Jonathan Cruz", "Prabuddha Chakraborty", "Swarup Bhunia"]}]}, {"DBLP title": "Solutions to Multiple Probing Challenges for Test Access to Multi-Die Stacked Integrated Circuits.", "DBLP authors": ["Erik Jan Marinissen", "Ferenc Fodor", "Arnita Podpod", "Michele Stucchi", "Yu-Rong Jian", "Cheng-Wen Wu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624731", "OA papers": [{"PaperId": "https://openalex.org/W2912956146", "PaperTitle": "Solutions to Multiple Probing Challenges for Test Access to Multi-Die Stacked Integrated Circuits", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imec": 4.0, "National Tsing Hua University": 2.0}, "Authors": ["Erik Jan Marinissen", "Ferenc Fodor", "Arnita Podpod", "Michele Stucchi", "Yu-Rong Jian", "Cheng-Wen Wu"]}]}, {"DBLP title": "Machine Learning for Yield Learning and Optimization.", "DBLP authors": ["Yibo Lin", "Mohamed Baker Alawieh", "Wei Ye", "David Z. Pan"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624733", "OA papers": [{"PaperId": "https://openalex.org/W2913204915", "PaperTitle": "Machine Learning for Yield Learning and Optimization", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Yibo Lin", "Mohamed Baker Alawieh", "Wei Ye", "David Z. Pan"]}]}, {"DBLP title": "XLBIST: X-Tolerant Logic BIST.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Gregory A. Maston", "Jonathon E. Colburn"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624738", "OA papers": [{"PaperId": "https://openalex.org/W2914473838", "PaperTitle": "XLBIST: X-Tolerant Logic BIST", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Synopsys (Switzerland)": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Gregory A. Maston", "Jonathon E. Colburn"]}]}, {"DBLP title": "Pre-silicon Formal Verification of JTAG Instruction Opcodes for Security.", "DBLP authors": ["Nicole Fern", "Kwang-Ting (Tim) Cheng"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624739", "OA papers": [{"PaperId": "https://openalex.org/W2911227681", "PaperTitle": "Pre-silicon Formal Verification of JTAG Instruction Opcodes for Security", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Nicole Fern", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Case Study and Advanced Functional Safety Solution for Automotive SoCs.", "DBLP authors": ["M. Casarsa", "Gurgen Harutyunyan"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624740", "OA papers": [{"PaperId": "https://openalex.org/W2912333760", "PaperTitle": "Case Study and Advanced Functional Safety Solution for Automotive SoCs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics (Italy)": 1.0, "Synopsys, Armenia": 1.0}, "Authors": ["M. Casarsa", "G. Harutyunyan"]}]}, {"DBLP title": "A New Technique to Generate Test Sequences for Reconfigurable Scan Networks.", "DBLP authors": ["Riccardo Cantoro", "Aleksa Damljanovic", "Matteo Sonza Reorda", "Giovanni Squillero"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624742", "OA papers": [{"PaperId": "https://openalex.org/W2914718767", "PaperTitle": "A New Technique to Generate Test Sequences for Reconfigurable Scan Networks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "Aleksa Damljanovic", "Matteo Sonza Reorda", "Giovanni Squillero"]}]}, {"DBLP title": "Electrical Modeling of STT-MRAM Defects.", "DBLP authors": ["Lizhou Wu", "Mottaqiallah Taouil", "Siddharth Rao", "Erik Jan Marinissen", "Said Hamdioui"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624749", "OA papers": [{"PaperId": "https://openalex.org/W2914110167", "PaperTitle": "Electrical Modeling of STT-MRAM Defects", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Delft University of Technology": 3.0, "Imec": 2.0}, "Authors": ["Lizhou Wu", "Mottaqiallah Taouil", "Siddharth Rao", "Erik Jan Marinissen", "Said Hamdioui"]}]}, {"DBLP title": "Improving Power, Performance and Area with Test: A Case Study.", "DBLP authors": ["Teresa L. McLaurin", "Ignatius P. Lawrence"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624752", "OA papers": [{"PaperId": "https://openalex.org/W2914497935", "PaperTitle": "Improving Power, Performance and Area with Test: A Case Study", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"American Rock Mechanics Association": 1.0, "Texas A&M University": 1.0}, "Authors": ["Teresa McLaurin", "Ignatius P. Lawrence"]}]}, {"DBLP title": "Fast and accurate linearity test for DACs with various architectures using segmented models.", "DBLP authors": ["Shravan K. Chaganti", "Abalhassan Sheikh", "Sumit Dubey", "Frank Ankapong", "Nitin Agarwal", "Degang Chen"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624753", "OA papers": [{"PaperId": "https://openalex.org/W2913356818", "PaperTitle": "Fast and accurate linearity test for DACs with various architectures using segmented models", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Iowa State University": 3.0, "TEXAS INSTRUMENTS, INC.": 3.0}, "Authors": ["Shravan K. Chaganti", "Abalhassan Sheikh", "Sumit Dubey", "Frank Ankapong", "Nitin Agarwal", "Degang Chen"]}]}, {"DBLP title": "Test methodology for PCHB/PCFB Asynchronous Circuits.", "DBLP authors": ["Ting-Yu Shen", "Chia-Cheng Pai", "Tsai-Chieh Chen", "James Chien-Mo Li", "Samuel Pan"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624757", "OA papers": [{"PaperId": "https://openalex.org/W2912823066", "PaperTitle": "Test methodology for PCHB/PCFB Asynchronous Circuits", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 5.0}, "Authors": ["Ting-Yu Shen", "Chia-Cheng Pai", "Tsai-Chieh Chen", "James T. Li", "Samuel Pan"]}]}, {"DBLP title": "Safe AI for CPS (Invited Paper).", "DBLP authors": ["Nathan Fulton", "Andr\u00e9 Platzer"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624774", "OA papers": [{"PaperId": "https://openalex.org/W2914197476", "PaperTitle": "Safe AI for CPS (Invited Paper)", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Computer Science Department": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Nathan Fulton", "Andrae Platzer"]}]}, {"DBLP title": "IJTAG Integrity Checking with Chained Hashing.", "DBLP authors": ["Senwen Kan", "Jennifer Dworak"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624777", "OA papers": [{"PaperId": "https://openalex.org/W2913109062", "PaperTitle": "IJTAG Integrity Checking with Chained Hashing", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cypress Semiconductor, Austin, United States of America": 1.0, "Southern Methodist University": 1.0}, "Authors": ["Senwen Kan", "Jennifer Dworak"]}]}, {"DBLP title": "Influence-Directed Explanations for Deep Convolutional Networks.", "DBLP authors": ["Klas Leino", "Shayak Sen", "Anupam Datta", "Matt Fredrikson", "Linyi Li"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624792", "OA papers": [{"PaperId": "https://openalex.org/W2964089344", "PaperTitle": "Influence-Directed Explanations for Deep Convolutional Networks", "Year": 2018, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Carnegie Mellon University": 4.0, "Tsinghua University": 1.0}, "Authors": ["Klas Leino", "Shayak Sen", "Anupam Datta", "Matt Fredrikson", "Linyi Li"]}]}, {"DBLP title": "Transmitter and Receiver Equalizers Optimization Methodologies for High-Speed Links in Industrial Computer Platforms Post-Silicon Validation.", "DBLP authors": ["Francisco E. Rangel-Patino", "Jos\u00e9 Ernesto Rayas-S\u00e1nchez", "Nagib Hakim"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624794", "OA papers": [{"PaperId": "https://openalex.org/W2908157389", "PaperTitle": "Transmitter and Receiver Equalizers Optimization Methodologies for High-Speed Links in Industrial Computer Platforms Post-Silicon Validation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Western Institute of Technology and Higher Education": 1.0, "University of Guadalajara": 1.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Francisco E. Rangel-Patino", "Jose E. Rayas-Sanchez", "Nagib Hakim"]}]}, {"DBLP title": "An Effective Intra-Cell Diagnosis Flow for Industrial SRAMs.", "DBLP authors": ["Tien-Phu Ho", "Eric Faehn", "Arnaud Virazel", "Alberto Bosio", "Patrick Girard"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624799", "OA papers": [{"PaperId": "https://openalex.org/W2913887865", "PaperTitle": "An Effective Intra-Cell Diagnosis Flow for Industrial SRAMs", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"STMicroelectronics (France)": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "University of Montpellier": 1.5}, "Authors": ["Tse\u2010Lok Ho", "Eric Faehn", "Arnaud Virazel", "Alberto Bosio", "Patrick Girard"]}]}, {"DBLP title": "On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs.", "DBLP authors": ["Leonidas Katselas", "Alkis A. Hatzopoulos", "Hailong Jiao", "Christos Papameletis", "Erik Jan Marinissen"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624803", "OA papers": [{"PaperId": "https://openalex.org/W2912475159", "PaperTitle": "On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Aristotle University of Thessaloniki": 2.0, "Eindhoven University of Technology": 1.0, "Cadence Design Systems (United States)": 1.0, "Imec": 1.0}, "Authors": ["Leonidas Katselas", "Alkis A. Hatzopoulos", "Hailong Jiao", "Christos Papameletis", "Erik Jan Marinissen"]}]}, {"DBLP title": "Towards Provably Secure Logic Locking for Hardening Hardware Security Dissertation Summary: IEEE TTTC E.J. McCluskey Doctoral Thesis Award Competition.", "DBLP authors": ["Muhammad Yasin", "Ozgur Sinanoglu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624809", "OA papers": [{"PaperId": "https://openalex.org/W2913026271", "PaperTitle": "Towards Provably Secure Logic Locking for Hardening Hardware Security", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"New York University": 2.0}, "Authors": ["Muhammad Yasin", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Advanced Uniformed Test Approach For Automotive SoCs.", "DBLP authors": ["Tal Kogan", "Yehonatan Abotbol", "Gabriele Boschi", "Gurgen Harutyunyan", "N. Martirosyan", "Yervant Zorian"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624810", "OA papers": [{"PaperId": "https://openalex.org/W2912459853", "PaperTitle": "Advanced Uniformed Test Approach For Automotive SoCs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (Israel)": 1.0, "Inomize, Israel": 1.0, "Intel, Italy": 1.0, "Synopsys, Armenia": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["T. Kogan", "Y. Abotbol", "Boschi G", "G. Harutyunyan", "N. Martirosyan", "Yervant Zorian"]}]}, {"DBLP title": "Analysis of Process Variations, Defects, and Design-Induced Coupling in Memristors.", "DBLP authors": ["Arjun Chaudhuri", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624819", "OA papers": [{"PaperId": "https://openalex.org/W2914881228", "PaperTitle": "Analysis of Process Variations, Defects, and Design-Induced Coupling in Memristors", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Duke University": 2.0}, "Authors": ["Arjun Chaudhuri", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Artificial Neural Network Based Test Escape Screening Using Generative Model.", "DBLP authors": ["Michihiro Shintani", "Michiko Inoue", "Yoshiyuki Nakamura"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624821", "OA papers": [{"PaperId": "https://openalex.org/W2913472186", "PaperTitle": "Artificial Neural Network Based Test Escape Screening Using Generative Model", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nara Institute of Science and Technology": 2.0, "Renesas Electronics (Japan)": 1.0}, "Authors": ["Michihiro Shintani", "Michiko Inoue", "Yasuhiro Nakamura"]}]}, {"DBLP title": "Total Critical Area Based Testing.", "DBLP authors": ["Friedrich Hapke", "Peter C. Maxwell"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624825", "OA papers": [{"PaperId": "https://openalex.org/W2911433171", "PaperTitle": "Total Critical Area Based Testing", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Siemens (Germany)": 1.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Friedrich Hapke", "Peter Maxwell"]}]}, {"DBLP title": "Improving Diagnosis Resolution and Performance at High Compression Ratios.", "DBLP authors": ["Sameer Chillarige", "Atul Chhabra", "Anil Malik", "Bharath Nandakumar", "Joe Swenton", "Krishna Chakravadhanula"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624829", "OA papers": [{"PaperId": "https://openalex.org/W2913368944", "PaperTitle": "Improving Diagnosis Resolution and Performance at High Compression Ratios", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cadence Design Systems (India)": 4.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["Sameer Chillarige", "Atul K. Chhabra", "Anil K. Malik", "Bharath Nandakumar", "Joe Swenton", "Krishna Chakravadhanula"]}]}, {"DBLP title": "Advanced ECC-Based FIT Rate Mitigation Technique for Automotive SoCs.", "DBLP authors": ["Hayk T. Grigoryan", "Samvel K. Shoukourian", "Gurgen Harutyunyan", "Yervant Zorian", "Costas Argyrides"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624837", "OA papers": [{"PaperId": "https://openalex.org/W2912941192", "PaperTitle": "Advanced ECC-Based FIT Rate Mitigation Technique for Automotive SoCs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (Switzerland)": 4.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Hayk Grigoryan", "Samvel Shoukourian", "G. Harutyunyan", "Yervant Zorian", "C. Argyrides"]}]}, {"DBLP title": "A Stressed Eye Testing Module for Production Test of 30-Gbps NRZ Signal Interfaces.", "DBLP authors": ["Kiyotaka Ichiyama", "Takashi Kusaka", "Masahiro Ishida"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624841", "OA papers": [{"PaperId": "https://openalex.org/W2913428997", "PaperTitle": "A Stressed Eye Testing Module for Production Test of 30-Gbps NRZ Signal Interfaces", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest (Japan)": 3.0}, "Authors": ["Kiyotaka Ichiyama", "Takashi Kusaka", "Masahiro Ishida"]}]}, {"DBLP title": "An Autonomous System View To Apply Machine Learning.", "DBLP authors": ["Li-C. Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624844", "OA papers": [{"PaperId": "https://openalex.org/W2912010346", "PaperTitle": "An Autonomous System View To Apply Machine Learning", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 1.0}, "Authors": ["Li-C. Wang"]}]}, {"DBLP title": "Built-In Self-Diagnosis and Fault-Tolerant Daisy-Chain Design in MEDA Biochips.", "DBLP authors": ["Ling Zhang", "Zipeng Li", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624847", "OA papers": [{"PaperId": "https://openalex.org/W2914378552", "PaperTitle": "Built-In Self-Diagnosis and Fault-Tolerant Daisy-Chain Design in MEDA Biochips*", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hubei Polytechnic University": 1.0, "Intel (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Ling Zhang", "Zipeng Li", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Lightweight Timing Channel Protection for Shared DRAM Controller.", "DBLP authors": ["Ying Wang", "Wen Li", "Huawei Li", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624848", "OA papers": [{"PaperId": "https://openalex.org/W2914926852", "PaperTitle": "Lightweight Timing Channel Protection for Shared DRAM Controller", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 4.0}, "Authors": ["Ying Wang", "Wei Li", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Access-Time Minimization in the IEEE 1687 Network Using Broadcast and Hardware Parallelism.", "DBLP authors": ["Zhanwei Zhong", "Guoliang Li", "Qinfu Yang", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624850", "OA papers": [{"PaperId": "https://openalex.org/W2913851478", "PaperTitle": "Access-Time Minimization in the IEEE 1687 Network Using Broadcast and Hardware Parallelism", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0, "AMD Inc., Beijing, China": 1.0, "AMD Inc. Shanghai, China": 1.0}, "Authors": ["Zhanwei Zhong", "Guoliang Li", "Qinfu Yang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution.", "DBLP authors": ["Alif Ahmed", "Farimah Farahmandi", "Yousef Iskander", "Prabhat Mishra"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624854", "OA papers": [{"PaperId": "https://openalex.org/W2913488618", "PaperTitle": "Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Florida": 3.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Alif Ahmed", "Farimah Farahmandi", "Yousef Iskander", "Prabhat Mishra"]}]}, {"DBLP title": "Variation-Aware Hardware Trojan Detection through Power Side-channel.", "DBLP authors": ["Fakir Sharif Hossain", "Michihiro Shintani", "Michiko Inoue", "Alex Orailoglu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624866", "OA papers": [{"PaperId": "https://openalex.org/W2911617582", "PaperTitle": "Variation-Aware Hardware Trojan Detection through Power Side-channel", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Nara Institute of Science and Technology": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Fakir Sharif Hossain", "Michihiro Shintani", "Michiko Inoue", "Alex Orailoglu"]}]}, {"DBLP title": "Hypercompression of Test Patterns.", "DBLP authors": ["Yu Huang", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer", "Chen Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624868", "OA papers": [{"PaperId": "https://openalex.org/W2913503789", "PaperTitle": "Hypercompression of Test Patterns", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens (United States)": 4.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Yu Huang", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer", "Cheng Wang"]}]}, {"DBLP title": "Production Tests Coverage Analysis in the Simulation Environment.", "DBLP authors": ["Niveditha Manjunath", "Dieter Haerle", "Stephen Sabanal", "Herbert Eichinger", "Hermann Tauber", "Andreas Machne", "Christian Manthey", "Mikko Vaananen", "Radu Grosu", "Dejan Nickovic"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624870", "OA papers": [{"PaperId": "https://openalex.org/W2914188777", "PaperTitle": "Production Tests Coverage Analysis in the Simulation Environment", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Austrian Institute of Technology": 2.0, "KAI, Villach, Austria": 1.0, "Infineon Technologies (Austria)": 6.0, "TU Wien": 1.0}, "Authors": ["Niveditha Manjunath", "Dieter Haerle", "Stephen Sabanal", "Herbert Eichinger", "Hermann Tauber", "Andreas Machne", "Christian Manthey", "Mikko Vaananen", "Radu Grosu", "Dejan Nickovic"]}]}, {"DBLP title": "Deterministic Stellar BIST for In-System Automotive Test.", "DBLP authors": ["Yingdi Liu", "Nilanjan Mukherjee", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624872", "OA papers": [{"PaperId": "https://openalex.org/W2914512430", "PaperTitle": "Deterministic Stellar BIST for In-System Automotive Test", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Iowa": 2.0, "Siemens (United States)": 2.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Yingdi Liu", "Nilanjan Mukherjee", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer"]}]}, {"DBLP title": "Polynomial Chaos modeling for jitter estimation in high-speed links.", "DBLP authors": ["Majid Ahadi Dolatsara", "Huan Yu", "Jose Ale Hejase", "Wiren Dale Becker", "Madhavan Swaminathan"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624875", "OA papers": [{"PaperId": "https://openalex.org/W2913329301", "PaperTitle": "Polynomial Chaos modeling for jitter estimation in high-speed links", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0, "IBM Research - Austin": 1.0, "IBM (United States)": 1.0}, "Authors": ["Majid Ahadi Dolatsara", "Huan Yu", "Jose A. Hejase", "Wiren D. Becker", "Madhavan Swaminathan"]}]}, {"DBLP title": "An Effective Methodology for Automated Diagnosis of Functional Pattern Failures to Support Silicon Debug.", "DBLP authors": ["Pallav Gupta"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624881", "OA papers": [{"PaperId": "https://openalex.org/W2914722691", "PaperTitle": "An Effective Methodology for Automated Diagnosis of Functional Pattern Failures to Support Silicon Debug", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"INTEL Corporation#TAB#": 1.0}, "Authors": ["Pallav Gupta"]}]}, {"DBLP title": "Improving Diagnosis Efficiency via Machine Learning.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Soumya Mittal", "R. D. Shawn Blanton"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624884", "OA papers": [{"PaperId": "https://openalex.org/W2913477859", "PaperTitle": "Improving Diagnosis Efficiency via Machine Learning", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Qicheng Huang", "Chenlei Fang", "Soumya Mittal", "R.D. Blanton"]}]}, {"DBLP title": "Modeling and Testing of Aging Faults in FinFET Memories for Automotive Applications.", "DBLP authors": ["Grigor Tshagharyan", "Gurgen Harutyunyan", "Yervant Zorian", "Anteneh Gebregiorgis", "Mohammad Saber Golanbari", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624890", "OA papers": [{"PaperId": "https://openalex.org/W2913783910", "PaperTitle": "Modeling and Testing of Aging Faults in FinFET Memories for Automotive Applications", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Synopsys (Switzerland)": 3.0, "Karlsruhe Institute of Technology": 4.0}, "Authors": ["G. Tshagharyan", "G. Harutyunyan", "Yervant Zorian", "Anteneh Gebregiorgis", "Mohammad Saber Golanbari", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Fine-Grained Adaptive Testing Based on Quality Prediction.", "DBLP authors": ["Mengyun Liu", "Renjian Pan", "Fangming Ye", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624891", "OA papers": [{"PaperId": "https://openalex.org/W2914256504", "PaperTitle": "Fine-Grained Adaptive Testing Based on Quality Prediction", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 4.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Mengyun Liu", "Renjian Pan", "Fangming Ye", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "On the use of Bayesian Networks for Resource-Efficient Self-Calibration of Analog/RF ICs.", "DBLP authors": ["Martin Andraud", "Laura Isabel Galindez Olascoaga", "Yichuan Lu", "Yiorgos Makris", "Marian Verhelst"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624893", "OA papers": [{"PaperId": "https://openalex.org/W2913944903", "PaperTitle": "On the use of Bayesian Networks for Resource-Efficient Self-Calibration of Analog/RF ICs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"KU Leuven": 3.0, "The University of Texas at Dallas": 2.0}, "Authors": ["Martin Andraud", "Laura Galindez", "Yi-Chuan Lu", "Yiorgos Makris", "Marian Verhelst"]}]}, {"DBLP title": "Testing Resistive Memories: Where are We and What is Missing?", "DBLP authors": ["Moritz Fieback", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624895", "OA papers": [{"PaperId": "https://openalex.org/W2911925285", "PaperTitle": "Testing Resistive Memories: Where are We and What is Missing?", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Moritz Fieback", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "Test of Supply Noise for Emerging Non-Volatile Memory.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624896", "OA papers": [{"PaperId": "https://openalex.org/W2913798280", "PaperTitle": "Test of Supply Noise for Emerging Non-Volatile Memory", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Mohammad Monirujjaman Khan", "Swaroop Ghosh"]}]}, {"DBLP title": "On New Class of Test Points and Their Applications.", "DBLP authors": ["Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624900", "OA papers": [{"PaperId": "https://openalex.org/W2914145729", "PaperTitle": "On New Class of Test Points and Their Applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 1.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "DPPM Reduction Methods and New Defect Oriented Test Methods Applied to Advanced FinFET Technologies.", "DBLP authors": ["Will Howell", "Friedrich Hapke", "Edward Brazil", "Srikanth Venkataraman", "R. Datta", "Andreas Glowatz", "Wilfried Redemund", "J. Schmerberg", "Anja Fast", "Janusz Rajski"], "year": 2018, "doi": "https://doi.org/10.1109/TEST.2018.8624906", "OA papers": [{"PaperId": "https://openalex.org/W2911724039", "PaperTitle": "DPPM Reduction Methods and New Defect Oriented Test Methods Applied to Advanced FinFET Technologies", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Intel (United States)": 3.0, "Siemens (Germany)": 5.0, "Intel (Ireland)": 1.0, "Siemens (United States)": 1.0}, "Authors": ["W. Howell", "Friedrich Hapke", "E. Brazil", "Sankaran Venkataraman", "Rudrajit Datta", "A. Glowatz", "W. Redemund", "J. Schmerberg", "Anja Fast", "Janusz Rajski"]}]}]