INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:10:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            mem_controller1/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.849ns (37.459%)  route 3.087ns (62.541%))
  Logic Levels:           20  (CARRY4=10 LUT3=4 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/outs_reg[5]/Q
                         net (fo=4, unplaced)         0.525     1.259    buffer24/outs_reg_n_0_[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.279     1.657    buffer24/A_storeAddr[6]_INST_0_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.046     1.703 r  buffer24/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.703    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.897 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.904    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     2.039 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=31, unplaced)        0.242     2.281    buffer60/fifo/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.127     2.408 r  buffer60/fifo/fullReg_i_3__13/O
                         net (fo=7, unplaced)         0.279     2.687    fork6/generateBlocks[1].regblock/outputValid_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.047     2.734 f  fork6/generateBlocks[1].regblock/transmitValue_i_3__21/O
                         net (fo=2, unplaced)         0.255     2.989    control_merge2/tehb/control/fullReg_i_5
                         LUT3 (Prop_lut3_I2_O)        0.043     3.032 f  control_merge2/tehb/control/A_storeEn_INST_0_i_14/O
                         net (fo=13, unplaced)        0.294     3.326    control_merge2/tehb/control/fullReg_reg_3
                         LUT3 (Prop_lut3_I2_O)        0.043     3.369 r  control_merge2/tehb/control/A_storeAddr[6]_INST_0_i_3/O
                         net (fo=21, unplaced)        0.305     3.674    control_merge2/tehb/control/fullReg_reg_6
                         LUT6 (Prop_lut6_I1_O)        0.043     3.717 f  control_merge2/tehb/control/A_storeEn_INST_0_i_7/O
                         net (fo=14, unplaced)        0.295     4.012    fork17/generateBlocks[0].regblock/fullReg_reg_4
                         LUT4 (Prop_lut4_I2_O)        0.043     4.055 r  fork17/generateBlocks[0].regblock/A_storeEn_INST_0_i_2/O
                         net (fo=6, unplaced)         0.276     4.331    load3/data_tehb/control/A_storeEn_0
                         LUT4 (Prop_lut4_I3_O)        0.043     4.374 r  load3/data_tehb/control/A_storeEn_INST_0/O
                         net (fo=43, unplaced)        0.323     4.697    buffer27/count_stores.counter_reg[3]
                         LUT4 (Prop_lut4_I3_O)        0.043     4.740 r  buffer27/minusOp_carry_i_6/O
                         net (fo=1, unplaced)         0.000     4.740    mem_controller1/stores/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.978 r  mem_controller1/stores/minusOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.985    mem_controller1/stores/minusOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.035 r  mem_controller1/stores/minusOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.035    mem_controller1/stores/minusOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.085 r  mem_controller1/stores/minusOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.085    mem_controller1/stores/minusOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.135 r  mem_controller1/stores/minusOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.135    mem_controller1/stores/minusOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.185 r  mem_controller1/stores/minusOp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.185    mem_controller1/stores/minusOp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.235 r  mem_controller1/stores/minusOp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.235    mem_controller1/stores/minusOp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.285 r  mem_controller1/stores/minusOp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.285    mem_controller1/stores/minusOp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.444 r  mem_controller1/stores/minusOp_carry__6/O[1]
                         net (fo=1, unplaced)         0.000     5.444    mem_controller1/stores/minusOp_carry__6_n_6
                         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=593, unset)          0.483    12.683    mem_controller1/stores/clk
                         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_D)        0.076    12.723    mem_controller1/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  7.279    




