{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569305503426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569305503426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 02:11:43 2019 " "Processing started: Tue Sep 24 02:11:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569305503426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305503426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305503426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569305505300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "f1_schematic.bdf " "Can't analyze file -- file f1_schematic.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1569305524143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "D:/Quartus_Prime_Lite/Project_Files/lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569305524159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305524159 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lab1 work " "Can't compile duplicate declarations of entity \"lab1\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lab1 lab1.bdf work " "Instance could be entity \"lab1\" in file lab1.bdf compiled in library work" {  } { { "lab1.bdf" "" { Schematic "D:/Quartus_Prime_Lite/Project_Files/lab1/lab1.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1569305524174 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lab1 dual2.v work " "Instance could be entity \"lab1\" in file dual2.v compiled in library work" {  } { { "dual2.v" "" { Text "D:/Quartus_Prime_Lite/Project_Files/lab1/dual2.v" 1 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1569305524174 ""}  } { { "dual2.v" "" { Text "D:/Quartus_Prime_Lite/Project_Files/lab1/dual2.v" 1 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569305524174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual2.v 1 1 " "Found 1 design units, including 1 entities, in source file dual2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305524174 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab1 lab1.v(1) " "Verilog HDL error at lab1.v(1): module \"lab1\" cannot be declared more than once" {  } { { "lab1.v" "" { Text "D:/Quartus_Prime_Lite/Project_Files/lab1/lab1.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1569305524190 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab1 dual2.v(1) " "HDL info at dual2.v(1): see declaration for object \"lab1\"" {  } { { "dual2.v" "" { Text "D:/Quartus_Prime_Lite/Project_Files/lab1/dual2.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569305524190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 0 0 " "Found 0 design units, including 0 entities, in source file lab1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305524190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569305524299 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 24 02:12:04 2019 " "Processing ended: Tue Sep 24 02:12:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569305524299 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569305524299 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569305524299 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569305524299 ""}
