
Demo8_1TFTLCD_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c864  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034d4  0800c9f8  0800c9f8  0001c9f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fecc  0800fecc  00023a10  2**0
                  CONTENTS
  4 .ARM          00000008  0800fecc  0800fecc  0001fecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fed4  0800fed4  00023a10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fed4  0800fed4  0001fed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fed8  0800fed8  0001fed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003a10  20000000  0800fedc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00023a10  2**0
                  CONTENTS
 10 .bss          00000cec  20003a10  20003a10  00023a10  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200046fc  200046fc  00023a10  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00023a10  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00023a40  2**0
                  CONTENTS, READONLY
 14 .debug_info   000114e3  00000000  00000000  00023a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000039ce  00000000  00000000  00034f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001040  00000000  00000000  00038938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c79  00000000  00000000  00039978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c12e  00000000  00000000  0003a5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001daa7  00000000  00000000  0006671f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f9d18  00000000  00000000  000841c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005254  00000000  00000000  0017dee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a1  00000000  00000000  00183134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20003a10 	.word	0x20003a10
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9dc 	.word	0x0800c9dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20003a14 	.word	0x20003a14
 80001cc:	0800c9dc 	.word	0x0800c9dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b970 	b.w	8000f00 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	460f      	mov	r7, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d965      	bls.n	8000d1a <__udivmoddi4+0xe2>
 8000c4e:	fab2 f382 	clz	r3, r2
 8000c52:	b143      	cbz	r3, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c62:	4317      	orrs	r7, r2
 8000c64:	409c      	lsls	r4, r3
 8000c66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c6a:	fa1f f58c 	uxth.w	r5, ip
 8000c6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c72:	0c22      	lsrs	r2, r4, #16
 8000c74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c7c:	fb01 f005 	mul.w	r0, r1, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c8c:	f080 811c 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000c90:	4290      	cmp	r0, r2
 8000c92:	f240 8119 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000c96:	3902      	subs	r1, #2
 8000c98:	4462      	add	r2, ip
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d90a      	bls.n	8000cc8 <__udivmoddi4+0x90>
 8000cb2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cba:	f080 8107 	bcs.w	8000ecc <__udivmoddi4+0x294>
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	f240 8104 	bls.w	8000ecc <__udivmoddi4+0x294>
 8000cc4:	4464      	add	r4, ip
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xbc>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80ed 	beq.w	8000ec2 <__udivmoddi4+0x28a>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d149      	bne.n	8000d90 <__udivmoddi4+0x158>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0xce>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	f200 80f8 	bhi.w	8000ef6 <__udivmoddi4+0x2be>
 8000d06:	1a84      	subs	r4, r0, r2
 8000d08:	eb65 0203 	sbc.w	r2, r5, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d0e2      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	e9c6 4700 	strd	r4, r7, [r6]
 8000d18:	e7df      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d1a:	b902      	cbnz	r2, 8000d1e <__udivmoddi4+0xe6>
 8000d1c:	deff      	udf	#255	; 0xff
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8090 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2e:	fa1f fe8c 	uxth.w	lr, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d38:	fb07 2015 	mls	r0, r7, r5, r2
 8000d3c:	0c22      	lsrs	r2, r4, #16
 8000d3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d42:	fb0e f005 	mul.w	r0, lr, r5
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d4e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f200 80cb 	bhi.w	8000ef0 <__udivmoddi4+0x2b8>
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	1a12      	subs	r2, r2, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d64:	fb07 2210 	mls	r2, r7, r0, r2
 8000d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x14e>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x14c>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f200 80bb 	bhi.w	8000efa <__udivmoddi4+0x2c2>
 8000d84:	4610      	mov	r0, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d8e:	e79f      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d90:	f1c1 0720 	rsb	r7, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000da2:	fa20 f307 	lsr.w	r3, r0, r7
 8000da6:	40fd      	lsrs	r5, r7
 8000da8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dc4:	42a5      	cmp	r5, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	fa00 f001 	lsl.w	r0, r0, r1
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd8:	f080 8088 	bcs.w	8000eec <__udivmoddi4+0x2b4>
 8000ddc:	42a5      	cmp	r5, r4
 8000dde:	f240 8085 	bls.w	8000eec <__udivmoddi4+0x2b4>
 8000de2:	f1a8 0802 	sub.w	r8, r8, #2
 8000de6:	4464      	add	r4, ip
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	b29d      	uxth	r5, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000df8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e08:	d26c      	bcs.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0a:	45a6      	cmp	lr, r4
 8000e0c:	d96a      	bls.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e16:	fba3 9502 	umull	r9, r5, r3, r2
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	46c8      	mov	r8, r9
 8000e22:	46ae      	mov	lr, r5
 8000e24:	d356      	bcc.n	8000ed4 <__udivmoddi4+0x29c>
 8000e26:	d053      	beq.n	8000ed0 <__udivmoddi4+0x298>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x208>
 8000e2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40ca      	lsrs	r2, r1
 8000e38:	40cc      	lsrs	r4, r1
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e40:	4618      	mov	r0, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	f1c3 0120 	rsb	r1, r3, #32
 8000e4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e50:	fa20 f201 	lsr.w	r2, r0, r1
 8000e54:	fa25 f101 	lsr.w	r1, r5, r1
 8000e58:	409d      	lsls	r5, r3
 8000e5a:	432a      	orrs	r2, r5
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1510 	mls	r5, r7, r0, r1
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e72:	fb00 f50e 	mul.w	r5, r0, lr
 8000e76:	428d      	cmp	r5, r1
 8000e78:	fa04 f403 	lsl.w	r4, r4, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x258>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e86:	d22f      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e88:	428d      	cmp	r5, r1
 8000e8a:	d92d      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1b49      	subs	r1, r1, r5
 8000e92:	b292      	uxth	r2, r2
 8000e94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e98:	fb07 1115 	mls	r1, r7, r5, r1
 8000e9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ea4:	4291      	cmp	r1, r2
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x282>
 8000ea8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eac:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb0:	d216      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	d914      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb6:	3d02      	subs	r5, #2
 8000eb8:	4462      	add	r2, ip
 8000eba:	1a52      	subs	r2, r2, r1
 8000ebc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec0:	e738      	b.n	8000d34 <__udivmoddi4+0xfc>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xa2>
 8000ec8:	4639      	mov	r1, r7
 8000eca:	e6e6      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ecc:	4610      	mov	r0, r2
 8000ece:	e6fb      	b.n	8000cc8 <__udivmoddi4+0x90>
 8000ed0:	4548      	cmp	r0, r9
 8000ed2:	d2a9      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000edc:	3b01      	subs	r3, #1
 8000ede:	e7a3      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ee0:	4645      	mov	r5, r8
 8000ee2:	e7ea      	b.n	8000eba <__udivmoddi4+0x282>
 8000ee4:	462b      	mov	r3, r5
 8000ee6:	e794      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x258>
 8000eec:	46d0      	mov	r8, sl
 8000eee:	e77b      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000ef0:	3d02      	subs	r5, #2
 8000ef2:	4462      	add	r2, ip
 8000ef4:	e732      	b.n	8000d5c <__udivmoddi4+0x124>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e70a      	b.n	8000d10 <__udivmoddi4+0xd8>
 8000efa:	4464      	add	r4, ip
 8000efc:	3802      	subs	r0, #2
 8000efe:	e742      	b.n	8000d86 <__udivmoddi4+0x14e>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08e      	sub	sp, #56	; 0x38
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000f0a:	f107 031c 	add.w	r3, r7, #28
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]
 8000f1a:	615a      	str	r2, [r3, #20]
 8000f1c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000f1e:	463b      	mov	r3, r7
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
 8000f2c:	615a      	str	r2, [r3, #20]
 8000f2e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 8000f30:	4b2f      	ldr	r3, [pc, #188]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f32:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000f36:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000f38:	4b2d      	ldr	r3, [pc, #180]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f3a:	4a2e      	ldr	r2, [pc, #184]	; (8000ff4 <MX_FSMC_Init+0xf0>)
 8000f3c:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 8000f3e:	4b2c      	ldr	r3, [pc, #176]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f40:	2206      	movs	r2, #6
 8000f42:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000f44:	4b2a      	ldr	r3, [pc, #168]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000f4a:	4b29      	ldr	r3, [pc, #164]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000f50:	4b27      	ldr	r3, [pc, #156]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f52:	2210      	movs	r2, #16
 8000f54:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000f56:	4b26      	ldr	r3, [pc, #152]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f5c:	4b24      	ldr	r3, [pc, #144]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000f62:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000f68:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000f6e:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f74:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000f7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f82:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000f84:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram4.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000f90:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 16;
 8000f9e:	2310      	movs	r3, #16
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000fa6:	2310      	movs	r3, #16
 8000fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000faa:	2311      	movs	r3, #17
 8000fac:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 4;
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000fba:	2309      	movs	r3, #9
 8000fbc:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000fc2:	2310      	movs	r3, #16
 8000fc4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000fc6:	2311      	movs	r3, #17
 8000fc8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 8000fce:	463a      	mov	r2, r7
 8000fd0:	f107 031c 	add.w	r3, r7, #28
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4806      	ldr	r0, [pc, #24]	; (8000ff0 <MX_FSMC_Init+0xec>)
 8000fd8:	f008 f91c 	bl	8009214 <HAL_SRAM_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000fe2:	f000 fcb9 	bl	8001958 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000fe6:	bf00      	nop
 8000fe8:	3738      	adds	r7, #56	; 0x38
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20003a2c 	.word	0x20003a2c
 8000ff4:	a0000104 	.word	0xa0000104

08000ff8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800100c:	4b2c      	ldr	r3, [pc, #176]	; (80010c0 <HAL_FSMC_MspInit+0xc8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d151      	bne.n	80010b8 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001014:	4b2a      	ldr	r3, [pc, #168]	; (80010c0 <HAL_FSMC_MspInit+0xc8>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	4b29      	ldr	r3, [pc, #164]	; (80010c4 <HAL_FSMC_MspInit+0xcc>)
 8001020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001022:	4a28      	ldr	r2, [pc, #160]	; (80010c4 <HAL_FSMC_MspInit+0xcc>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6393      	str	r3, [r2, #56]	; 0x38
 800102a:	4b26      	ldr	r3, [pc, #152]	; (80010c4 <HAL_FSMC_MspInit+0xcc>)
 800102c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001048:	230c      	movs	r3, #12
 800104a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	4619      	mov	r1, r3
 8001050:	481d      	ldr	r0, [pc, #116]	; (80010c8 <HAL_FSMC_MspInit+0xd0>)
 8001052:	f007 f92f 	bl	80082b4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001056:	f64f 7380 	movw	r3, #65408	; 0xff80
 800105a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001068:	230c      	movs	r3, #12
 800106a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4619      	mov	r1, r3
 8001070:	4816      	ldr	r0, [pc, #88]	; (80010cc <HAL_FSMC_MspInit+0xd4>)
 8001072:	f007 f91f 	bl	80082b4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001076:	f24c 7333 	movw	r3, #50995	; 0xc733
 800107a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107c:	2302      	movs	r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001084:	2303      	movs	r3, #3
 8001086:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001088:	230c      	movs	r3, #12
 800108a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	4619      	mov	r1, r3
 8001090:	480f      	ldr	r0, [pc, #60]	; (80010d0 <HAL_FSMC_MspInit+0xd8>)
 8001092:	f007 f90f 	bl	80082b4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109c:	2302      	movs	r3, #2
 800109e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a4:	2303      	movs	r3, #3
 80010a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80010a8:	230c      	movs	r3, #12
 80010aa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	4619      	mov	r1, r3
 80010b0:	4808      	ldr	r0, [pc, #32]	; (80010d4 <HAL_FSMC_MspInit+0xdc>)
 80010b2:	f007 f8ff 	bl	80082b4 <HAL_GPIO_Init>
 80010b6:	e000      	b.n	80010ba <HAL_FSMC_MspInit+0xc2>
    return;
 80010b8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20003a7c 	.word	0x20003a7c
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40021400 	.word	0x40021400
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	40021800 	.word	0x40021800

080010d8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80010e0:	f7ff ff8a 	bl	8000ff8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08e      	sub	sp, #56	; 0x38
 80010f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
 8001100:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	623b      	str	r3, [r7, #32]
 8001106:	4b61      	ldr	r3, [pc, #388]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a60      	ldr	r2, [pc, #384]	; (800128c <MX_GPIO_Init+0x1a0>)
 800110c:	f043 0310 	orr.w	r3, r3, #16
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b5e      	ldr	r3, [pc, #376]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	623b      	str	r3, [r7, #32]
 800111c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	4b5a      	ldr	r3, [pc, #360]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a59      	ldr	r2, [pc, #356]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b57      	ldr	r3, [pc, #348]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
 800113e:	4b53      	ldr	r3, [pc, #332]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a52      	ldr	r2, [pc, #328]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001144:	f043 0320 	orr.w	r3, r3, #32
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b50      	ldr	r3, [pc, #320]	; (800128c <MX_GPIO_Init+0x1a0>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0320 	and.w	r3, r3, #32
 8001152:	61bb      	str	r3, [r7, #24]
 8001154:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	4b4c      	ldr	r3, [pc, #304]	; (800128c <MX_GPIO_Init+0x1a0>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a4b      	ldr	r2, [pc, #300]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b49      	ldr	r3, [pc, #292]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b45      	ldr	r3, [pc, #276]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a44      	ldr	r2, [pc, #272]	; (800128c <MX_GPIO_Init+0x1a0>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b42      	ldr	r3, [pc, #264]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b3e      	ldr	r3, [pc, #248]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a3d      	ldr	r2, [pc, #244]	; (800128c <MX_GPIO_Init+0x1a0>)
 8001198:	f043 0302 	orr.w	r3, r3, #2
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b3b      	ldr	r3, [pc, #236]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	4b37      	ldr	r3, [pc, #220]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a36      	ldr	r2, [pc, #216]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011b4:	f043 0308 	orr.w	r3, r3, #8
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b34      	ldr	r3, [pc, #208]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	4b30      	ldr	r3, [pc, #192]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	4a2f      	ldr	r2, [pc, #188]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011d4:	6313      	str	r3, [r2, #48]	; 0x30
 80011d6:	4b2d      	ldr	r3, [pc, #180]	; (800128c <MX_GPIO_Init+0x1a0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Buzzer_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80011e8:	4829      	ldr	r0, [pc, #164]	; (8001290 <MX_GPIO_Init+0x1a4>)
 80011ea:	f007 fa17 	bl	800861c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f4:	4827      	ldr	r0, [pc, #156]	; (8001294 <MX_GPIO_Init+0x1a8>)
 80011f6:	f007 fa11 	bl	800861c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KeyLeft_Pin|KeyDown_Pin|KeyRight_Pin;
 80011fa:	231c      	movs	r3, #28
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011fe:	2300      	movs	r3, #0
 8001200:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001202:	2301      	movs	r3, #1
 8001204:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120a:	4619      	mov	r1, r3
 800120c:	4822      	ldr	r0, [pc, #136]	; (8001298 <MX_GPIO_Init+0x1ac>)
 800120e:	f007 f851 	bl	80082b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001212:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001216:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800121c:	2302      	movs	r3, #2
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001220:	2302      	movs	r3, #2
 8001222:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001228:	4619      	mov	r1, r3
 800122a:	4819      	ldr	r0, [pc, #100]	; (8001290 <MX_GPIO_Init+0x1a4>)
 800122c:	f007 f842 	bl	80082b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8001230:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001234:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001236:	2301      	movs	r3, #1
 8001238:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123e:	2300      	movs	r3, #0
 8001240:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001246:	4619      	mov	r1, r3
 8001248:	4811      	ldr	r0, [pc, #68]	; (8001290 <MX_GPIO_Init+0x1a4>)
 800124a:	f007 f833 	bl	80082b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KeyUp_Pin;
 800124e:	2301      	movs	r3, #1
 8001250:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001252:	2300      	movs	r3, #0
 8001254:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001256:	2302      	movs	r3, #2
 8001258:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KeyUp_GPIO_Port, &GPIO_InitStruct);
 800125a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800125e:	4619      	mov	r1, r3
 8001260:	480e      	ldr	r0, [pc, #56]	; (800129c <MX_GPIO_Init+0x1b0>)
 8001262:	f007 f827 	bl	80082b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	4619      	mov	r1, r3
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_GPIO_Init+0x1a8>)
 8001280:	f007 f818 	bl	80082b4 <HAL_GPIO_Init>

}
 8001284:	bf00      	nop
 8001286:	3738      	adds	r7, #56	; 0x38
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40021400 	.word	0x40021400
 8001294:	40020400 	.word	0x40020400
 8001298:	40021000 	.word	0x40021000
 800129c:	40020000 	.word	0x40020000

080012a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012a6:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <MX_I2C1_Init+0x54>)
 80012a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012aa:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012ac:	4a12      	ldr	r2, [pc, #72]	; (80012f8 <MX_I2C1_Init+0x58>)
 80012ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012dc:	4804      	ldr	r0, [pc, #16]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012de:	f007 f9d1 	bl	8008684 <HAL_I2C_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012e8:	f000 fb36 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20003a80 	.word	0x20003a80
 80012f4:	40005400 	.word	0x40005400
 80012f8:	000186a0 	.word	0x000186a0

080012fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	; 0x28
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a19      	ldr	r2, [pc, #100]	; (8001380 <HAL_I2C_MspInit+0x84>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d12b      	bne.n	8001376 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
 8001322:	4b18      	ldr	r3, [pc, #96]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a17      	ldr	r2, [pc, #92]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b15      	ldr	r3, [pc, #84]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800133a:	23c0      	movs	r3, #192	; 0xc0
 800133c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133e:	2312      	movs	r3, #18
 8001340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800134a:	2304      	movs	r3, #4
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	4619      	mov	r1, r3
 8001354:	480c      	ldr	r0, [pc, #48]	; (8001388 <HAL_I2C_MspInit+0x8c>)
 8001356:	f006 ffad 	bl	80082b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001362:	4a08      	ldr	r2, [pc, #32]	; (8001384 <HAL_I2C_MspInit+0x88>)
 8001364:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001368:	6413      	str	r3, [r2, #64]	; 0x40
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <HAL_I2C_MspInit+0x88>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001376:	bf00      	nop
 8001378:	3728      	adds	r7, #40	; 0x28
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40005400 	.word	0x40005400
 8001384:	40023800 	.word	0x40023800
 8001388:	40020400 	.word	0x40020400

0800138c <expand_input>:
 *
 * @param x  (0-239)
 * @param y  (240-319)
 * @param input  (28*3 x 28 )
 */
void expand_input(int x, int y, uint8_t* input, int thickness) {
 800138c:	b480      	push	{r7}
 800138e:	b08b      	sub	sp, #44	; 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
 8001398:	603b      	str	r3, [r7, #0]
    // 28*3 x 28
    int mapped_x = x * CANVAS_WIDTH / 240;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2254      	movs	r2, #84	; 0x54
 800139e:	fb02 f303 	mul.w	r3, r2, r3
 80013a2:	4a2e      	ldr	r2, [pc, #184]	; (800145c <expand_input+0xd0>)
 80013a4:	fb82 1203 	smull	r1, r2, r2, r3
 80013a8:	441a      	add	r2, r3
 80013aa:	11d2      	asrs	r2, r2, #7
 80013ac:	17db      	asrs	r3, r3, #31
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	61fb      	str	r3, [r7, #28]
    int mapped_y = (y - 240) * CANVAS_HEIGHT / 80;
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	f1a3 02f0 	sub.w	r2, r3, #240	; 0xf0
 80013b8:	4613      	mov	r3, r2
 80013ba:	00db      	lsls	r3, r3, #3
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4a27      	ldr	r2, [pc, #156]	; (8001460 <expand_input+0xd4>)
 80013c2:	fb82 1203 	smull	r1, r2, r2, r3
 80013c6:	1152      	asrs	r2, r2, #5
 80013c8:	17db      	asrs	r3, r3, #31
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	61bb      	str	r3, [r7, #24]

    // 
    if (mapped_x < 0 || mapped_x >= CANVAS_WIDTH || mapped_y < 0 || mapped_y >= CANVAS_HEIGHT) {
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	db3c      	blt.n	800144e <expand_input+0xc2>
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	2b53      	cmp	r3, #83	; 0x53
 80013d8:	dc39      	bgt.n	800144e <expand_input+0xc2>
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	db36      	blt.n	800144e <expand_input+0xc2>
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	2b1b      	cmp	r3, #27
 80013e4:	dc33      	bgt.n	800144e <expand_input+0xc2>
        return; // 
    }

    // 
    for (int dx = 0; dx < thickness; dx++) { // 
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
 80013ea:	e02b      	b.n	8001444 <expand_input+0xb8>
        for (int dy = 0; dy < thickness+1; dy++) { // 
 80013ec:	2300      	movs	r3, #0
 80013ee:	623b      	str	r3, [r7, #32]
 80013f0:	e021      	b.n	8001436 <expand_input+0xaa>
            // 
            int nx = mapped_x + dx;
 80013f2:	69fa      	ldr	r2, [r7, #28]
 80013f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f6:	4413      	add	r3, r2
 80013f8:	617b      	str	r3, [r7, #20]
            int ny = mapped_y + dy;
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	4413      	add	r3, r2
 8001400:	613b      	str	r3, [r7, #16]

            // 
            if (nx >= 0 && nx < CANVAS_WIDTH && ny >= 0 && ny < CANVAS_HEIGHT) {
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	2b00      	cmp	r3, #0
 8001406:	db13      	blt.n	8001430 <expand_input+0xa4>
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	2b53      	cmp	r3, #83	; 0x53
 800140c:	dc10      	bgt.n	8001430 <expand_input+0xa4>
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	2b00      	cmp	r3, #0
 8001412:	db0d      	blt.n	8001430 <expand_input+0xa4>
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc0a      	bgt.n	8001430 <expand_input+0xa4>
                input[ny * CANVAS_WIDTH + nx] = 1; //  1
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	2254      	movs	r2, #84	; 0x54
 800141e:	fb03 f202 	mul.w	r2, r3, r2
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	4413      	add	r3, r2
 8001426:	461a      	mov	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	2201      	movs	r2, #1
 800142e:	701a      	strb	r2, [r3, #0]
        for (int dy = 0; dy < thickness+1; dy++) { // 
 8001430:	6a3b      	ldr	r3, [r7, #32]
 8001432:	3301      	adds	r3, #1
 8001434:	623b      	str	r3, [r7, #32]
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	6a3b      	ldr	r3, [r7, #32]
 800143a:	429a      	cmp	r2, r3
 800143c:	dad9      	bge.n	80013f2 <expand_input+0x66>
    for (int dx = 0; dx < thickness; dx++) { // 
 800143e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001440:	3301      	adds	r3, #1
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
 8001444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	dbcf      	blt.n	80013ec <expand_input+0x60>
 800144c:	e000      	b.n	8001450 <expand_input+0xc4>
        return; // 
 800144e:	bf00      	nop
            }
        }
    }
}
 8001450:	372c      	adds	r7, #44	; 0x2c
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	88888889 	.word	0x88888889
 8001460:	66666667 	.word	0x66666667

08001464 <load_draw_dialog>:
 * @brief       "RST"
 * @param       
 * @retval      
 */
void load_draw_dialog(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af04      	add	r7, sp, #16
    lcd_clear(WHITE);                                                /*  */
 800146a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800146e:	f004 fbc9 	bl	8005c04 <lcd_clear>
    lcd_show_string(lcddev.width - 24, 0, 200, 16, 16, "RST", BLUE); /*  */
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <load_draw_dialog+0x34>)
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	3b18      	subs	r3, #24
 8001478:	b298      	uxth	r0, r3
 800147a:	231f      	movs	r3, #31
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <load_draw_dialog+0x38>)
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	2310      	movs	r3, #16
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2310      	movs	r3, #16
 8001488:	22c8      	movs	r2, #200	; 0xc8
 800148a:	2100      	movs	r1, #0
 800148c:	f004 fe68 	bl	8006160 <lcd_show_string>
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20004484 	.word	0x20004484
 800149c:	0800c9f8 	.word	0x0800c9f8

080014a0 <draw_input_to_screen>:
 */
static uint8_t input[28*3*28];

static int loc_mask[10]={0,0,0,0,0,0,0,0,0,0};

void draw_input_to_screen(uint8_t* input) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	; 0x30
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	6078      	str	r0, [r7, #4]
    // 
    int screen_start_x = 0;         // x
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
    int screen_start_y = 120;       // y
 80014ac:	2378      	movs	r3, #120	; 0x78
 80014ae:	613b      	str	r3, [r7, #16]
    int screen_width = 28 * 3;      // 
 80014b0:	2354      	movs	r3, #84	; 0x54
 80014b2:	60fb      	str	r3, [r7, #12]
    int screen_height = 28;         // 
 80014b4:	231c      	movs	r3, #28
 80014b6:	60bb      	str	r3, [r7, #8]
    lcd_draw_line(0,120,0+28*3,120,BLUE);
 80014b8:	231f      	movs	r3, #31
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2378      	movs	r3, #120	; 0x78
 80014be:	2254      	movs	r2, #84	; 0x54
 80014c0:	2178      	movs	r1, #120	; 0x78
 80014c2:	2000      	movs	r0, #0
 80014c4:	f004 fc0a 	bl	8005cdc <lcd_draw_line>
    lcd_draw_line(0,120+28,0+28*3,120+28,BLUE);
 80014c8:	231f      	movs	r3, #31
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2394      	movs	r3, #148	; 0x94
 80014ce:	2254      	movs	r2, #84	; 0x54
 80014d0:	2194      	movs	r1, #148	; 0x94
 80014d2:	2000      	movs	r0, #0
 80014d4:	f004 fc02 	bl	8005cdc <lcd_draw_line>
    lcd_draw_line(0+28*3,120,0+28*3,120+28,BLUE);
 80014d8:	231f      	movs	r3, #31
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2394      	movs	r3, #148	; 0x94
 80014de:	2254      	movs	r2, #84	; 0x54
 80014e0:	2178      	movs	r1, #120	; 0x78
 80014e2:	2054      	movs	r0, #84	; 0x54
 80014e4:	f004 fbfa 	bl	8005cdc <lcd_draw_line>

    //  input 
    for (int y = 0; y < screen_height; y++) {
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
 80014ec:	e029      	b.n	8001542 <draw_input_to_screen+0xa2>
        for (int x = 0; x < screen_width; x++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	623b      	str	r3, [r7, #32]
 80014f2:	e01f      	b.n	8001534 <draw_input_to_screen+0x94>
            //  input  1
            if (input[y * screen_width + x] == 1) {
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	fb03 f202 	mul.w	r2, r3, r2
 80014fc:	6a3b      	ldr	r3, [r7, #32]
 80014fe:	4413      	add	r3, r2
 8001500:	461a      	mov	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d110      	bne.n	800152e <draw_input_to_screen+0x8e>
                lcd_draw_point(screen_start_x + x, screen_start_y + y, RED); // 
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	b29a      	uxth	r2, r3
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4413      	add	r3, r2
 8001516:	b298      	uxth	r0, r3
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	b29a      	uxth	r2, r3
 800151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151e:	b29b      	uxth	r3, r3
 8001520:	4413      	add	r3, r2
 8001522:	b29b      	uxth	r3, r3
 8001524:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001528:	4619      	mov	r1, r3
 800152a:	f004 f8eb 	bl	8005704 <lcd_draw_point>
        for (int x = 0; x < screen_width; x++) {
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	3301      	adds	r3, #1
 8001532:	623b      	str	r3, [r7, #32]
 8001534:	6a3a      	ldr	r2, [r7, #32]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	429a      	cmp	r2, r3
 800153a:	dbdb      	blt.n	80014f4 <draw_input_to_screen+0x54>
    for (int y = 0; y < screen_height; y++) {
 800153c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153e:	3301      	adds	r3, #1
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
 8001542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	429a      	cmp	r2, r3
 8001548:	dbd1      	blt.n	80014ee <draw_input_to_screen+0x4e>
            }
        }
    }

    for (int i = 0; i < 9; i++)
 800154a:	2300      	movs	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]
 800154e:	e018      	b.n	8001582 <draw_input_to_screen+0xe2>
    {
    	if(loc_mask[i]!=0)
 8001550:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <draw_input_to_screen+0x110>)
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00f      	beq.n	800157c <draw_input_to_screen+0xdc>
    		lcd_draw_line(loc_mask[i],120,loc_mask[i],120+28,BLUE);
 800155c:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <draw_input_to_screen+0x110>)
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001564:	b298      	uxth	r0, r3
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <draw_input_to_screen+0x110>)
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156e:	b29a      	uxth	r2, r3
 8001570:	231f      	movs	r3, #31
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	2394      	movs	r3, #148	; 0x94
 8001576:	2178      	movs	r1, #120	; 0x78
 8001578:	f004 fbb0 	bl	8005cdc <lcd_draw_line>
    for (int i = 0; i < 9; i++)
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	3301      	adds	r3, #1
 8001580:	61fb      	str	r3, [r7, #28]
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	2b08      	cmp	r3, #8
 8001586:	dde3      	ble.n	8001550 <draw_input_to_screen+0xb0>
    }
    for (int i = 0; i < 9; i++)
 8001588:	2300      	movs	r3, #0
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	e007      	b.n	800159e <draw_input_to_screen+0xfe>
    {
    	loc_mask[i] = 0;
 800158e:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <draw_input_to_screen+0x110>)
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	2100      	movs	r1, #0
 8001594:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 9; i++)
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	3301      	adds	r3, #1
 800159c:	61bb      	str	r3, [r7, #24]
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	ddf4      	ble.n	800158e <draw_input_to_screen+0xee>
    }
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3728      	adds	r7, #40	; 0x28
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20004408 	.word	0x20004408

080015b4 <rtp_test>:
    }
}


void rtp_test(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08e      	sub	sp, #56	; 0x38
 80015b8:	af04      	add	r7, sp, #16
    uint8_t key;
    uint8_t i = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (1)
    {
        key = key_scan(0);
 80015c0:	2000      	movs	r0, #0
 80015c2:	f001 fbc9 	bl	8002d58 <key_scan>
 80015c6:	4603      	mov	r3, r0
 80015c8:	77fb      	strb	r3, [r7, #31]
        tp_dev.scan(0);
 80015ca:	4b75      	ldr	r3, [pc, #468]	; (80017a0 <rtp_test+0x1ec>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	2000      	movs	r0, #0
 80015d0:	4798      	blx	r3
        lcd_show_string(0, 0, 200, 16, 16, "made by TZH", RED);
 80015d2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015d6:	9302      	str	r3, [sp, #8]
 80015d8:	4b72      	ldr	r3, [pc, #456]	; (80017a4 <rtp_test+0x1f0>)
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	2310      	movs	r3, #16
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2310      	movs	r3, #16
 80015e2:	22c8      	movs	r2, #200	; 0xc8
 80015e4:	2100      	movs	r1, #0
 80015e6:	2000      	movs	r0, #0
 80015e8:	f004 fdba 	bl	8006160 <lcd_show_string>
        lcd_show_string(0, 20, 200, 16, 16, "predict", RED);
 80015ec:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015f0:	9302      	str	r3, [sp, #8]
 80015f2:	4b6d      	ldr	r3, [pc, #436]	; (80017a8 <rtp_test+0x1f4>)
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	2310      	movs	r3, #16
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2310      	movs	r3, #16
 80015fc:	22c8      	movs	r2, #200	; 0xc8
 80015fe:	2114      	movs	r1, #20
 8001600:	2000      	movs	r0, #0
 8001602:	f004 fdad 	bl	8006160 <lcd_show_string>
        lcd_draw_hline(0, 80, 240, BLACK);
 8001606:	2300      	movs	r3, #0
 8001608:	22f0      	movs	r2, #240	; 0xf0
 800160a:	2150      	movs	r1, #80	; 0x50
 800160c:	2000      	movs	r0, #0
 800160e:	f004 fbeb 	bl	8005de8 <lcd_draw_hline>
        lcd_draw_hline(0, 40, 180, BLACK);
 8001612:	2300      	movs	r3, #0
 8001614:	22b4      	movs	r2, #180	; 0xb4
 8001616:	2128      	movs	r1, #40	; 0x28
 8001618:	2000      	movs	r0, #0
 800161a:	f004 fbe5 	bl	8005de8 <lcd_draw_hline>
        lcd_draw_line(180, 0, 180, 80, BLACK);
 800161e:	2300      	movs	r3, #0
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2350      	movs	r3, #80	; 0x50
 8001624:	22b4      	movs	r2, #180	; 0xb4
 8001626:	2100      	movs	r1, #0
 8001628:	20b4      	movs	r0, #180	; 0xb4
 800162a:	f004 fb57 	bl	8005cdc <lcd_draw_line>
        lcd_draw_line(0, 240, 240, 240, BLACK);
 800162e:	2300      	movs	r3, #0
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	23f0      	movs	r3, #240	; 0xf0
 8001634:	22f0      	movs	r2, #240	; 0xf0
 8001636:	21f0      	movs	r1, #240	; 0xf0
 8001638:	2000      	movs	r0, #0
 800163a:	f004 fb4f 	bl	8005cdc <lcd_draw_line>
        lcd_show_string(0, 220, 200, 16, 16, "write here", BLUE);
 800163e:	231f      	movs	r3, #31
 8001640:	9302      	str	r3, [sp, #8]
 8001642:	4b5a      	ldr	r3, [pc, #360]	; (80017ac <rtp_test+0x1f8>)
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	2310      	movs	r3, #16
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2310      	movs	r3, #16
 800164c:	22c8      	movs	r2, #200	; 0xc8
 800164e:	21dc      	movs	r1, #220	; 0xdc
 8001650:	2000      	movs	r0, #0
 8001652:	f004 fd85 	bl	8006160 <lcd_show_string>
        if (tp_dev.sta & TP_PRES_DOWN)  /*  */
 8001656:	4b52      	ldr	r3, [pc, #328]	; (80017a0 <rtp_test+0x1ec>)
 8001658:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800165a:	b21b      	sxth	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	da77      	bge.n	8001750 <rtp_test+0x19c>
        {
            if (tp_dev.x[0] < lcddev.width && tp_dev.y[0] < lcddev.height)
 8001660:	4b4f      	ldr	r3, [pc, #316]	; (80017a0 <rtp_test+0x1ec>)
 8001662:	899a      	ldrh	r2, [r3, #12]
 8001664:	4b52      	ldr	r3, [pc, #328]	; (80017b0 <rtp_test+0x1fc>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d271      	bcs.n	8001750 <rtp_test+0x19c>
 800166c:	4b4c      	ldr	r3, [pc, #304]	; (80017a0 <rtp_test+0x1ec>)
 800166e:	8c1a      	ldrh	r2, [r3, #32]
 8001670:	4b4f      	ldr	r3, [pc, #316]	; (80017b0 <rtp_test+0x1fc>)
 8001672:	885b      	ldrh	r3, [r3, #2]
 8001674:	429a      	cmp	r2, r3
 8001676:	d26b      	bcs.n	8001750 <rtp_test+0x19c>
            {
                if (tp_dev.x[0] > (lcddev.width - 60) && tp_dev.y[0] < 80)
 8001678:	4b4d      	ldr	r3, [pc, #308]	; (80017b0 <rtp_test+0x1fc>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	3b3b      	subs	r3, #59	; 0x3b
 800167e:	4a48      	ldr	r2, [pc, #288]	; (80017a0 <rtp_test+0x1ec>)
 8001680:	8992      	ldrh	r2, [r2, #12]
 8001682:	4293      	cmp	r3, r2
 8001684:	dc15      	bgt.n	80016b2 <rtp_test+0xfe>
 8001686:	4b46      	ldr	r3, [pc, #280]	; (80017a0 <rtp_test+0x1ec>)
 8001688:	8c1b      	ldrh	r3, [r3, #32]
 800168a:	2b4f      	cmp	r3, #79	; 0x4f
 800168c:	d811      	bhi.n	80016b2 <rtp_test+0xfe>
                {
                    load_draw_dialog(); /*  */
 800168e:	f7ff fee9 	bl	8001464 <load_draw_dialog>
                    for(int i=0;i<28*3*28;i++) //
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
 8001696:	e007      	b.n	80016a8 <rtp_test+0xf4>
                    {
                    	input[i]=0;
 8001698:	4a46      	ldr	r2, [pc, #280]	; (80017b4 <rtp_test+0x200>)
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	4413      	add	r3, r2
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
                    for(int i=0;i<28*3*28;i++) //
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	3301      	adds	r3, #1
 80016a6:	623b      	str	r3, [r7, #32]
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	f5b3 6f13 	cmp.w	r3, #2352	; 0x930
 80016ae:	dbf3      	blt.n	8001698 <rtp_test+0xe4>
 80016b0:	e04e      	b.n	8001750 <rtp_test+0x19c>
                    }
                }
                else
                {
                	if(tp_dev.y[0] > 240)
 80016b2:	4b3b      	ldr	r3, [pc, #236]	; (80017a0 <rtp_test+0x1ec>)
 80016b4:	8c1b      	ldrh	r3, [r3, #32]
 80016b6:	2bf0      	cmp	r3, #240	; 0xf0
 80016b8:	d913      	bls.n	80016e2 <rtp_test+0x12e>
                	{
                        int idx = tp_draw_big_point(tp_dev.x[0], tp_dev.y[0], RED);   /*  */
 80016ba:	4b39      	ldr	r3, [pc, #228]	; (80017a0 <rtp_test+0x1ec>)
 80016bc:	899b      	ldrh	r3, [r3, #12]
 80016be:	4a38      	ldr	r2, [pc, #224]	; (80017a0 <rtp_test+0x1ec>)
 80016c0:	8c11      	ldrh	r1, [r2, #32]
 80016c2:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80016c6:	4618      	mov	r0, r3
 80016c8:	f005 fec4 	bl	8007454 <tp_draw_big_point>
 80016cc:	61b8      	str	r0, [r7, #24]
//                		int idx = my_lcd_draw_point(tp_dev.x[0], tp_dev.y[0], RED);   /*  */

                        //(tp_dev.x[0], tp_dev.y[0])
                        //input[28*3*28]
                        // input
                        expand_input(tp_dev.x[0], tp_dev.y[0], input,1);
 80016ce:	4b34      	ldr	r3, [pc, #208]	; (80017a0 <rtp_test+0x1ec>)
 80016d0:	899b      	ldrh	r3, [r3, #12]
 80016d2:	4618      	mov	r0, r3
 80016d4:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <rtp_test+0x1ec>)
 80016d6:	8c1b      	ldrh	r3, [r3, #32]
 80016d8:	4619      	mov	r1, r3
 80016da:	2301      	movs	r3, #1
 80016dc:	4a35      	ldr	r2, [pc, #212]	; (80017b4 <rtp_test+0x200>)
 80016de:	f7ff fe55 	bl	800138c <expand_input>

                	}

					if(tp_dev.x[0] < 120 && tp_dev.y[0] < 80) //
 80016e2:	4b2f      	ldr	r3, [pc, #188]	; (80017a0 <rtp_test+0x1ec>)
 80016e4:	899b      	ldrh	r3, [r3, #12]
 80016e6:	2b77      	cmp	r3, #119	; 0x77
 80016e8:	d832      	bhi.n	8001750 <rtp_test+0x19c>
 80016ea:	4b2d      	ldr	r3, [pc, #180]	; (80017a0 <rtp_test+0x1ec>)
 80016ec:	8c1b      	ldrh	r3, [r3, #32]
 80016ee:	2b4f      	cmp	r3, #79	; 0x4f
 80016f0:	d82e      	bhi.n	8001750 <rtp_test+0x19c>

					    // 
					    char output_string[20];

					    // 
					    process_expression(input, output_string,loc_mask);
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4a30      	ldr	r2, [pc, #192]	; (80017b8 <rtp_test+0x204>)
 80016f6:	4619      	mov	r1, r3
 80016f8:	482e      	ldr	r0, [pc, #184]	; (80017b4 <rtp_test+0x200>)
 80016fa:	f000 fd13 	bl	8002124 <process_expression>

					    lcd_show_string(0, 40, 200, 16, 16, output_string, RED);
 80016fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001702:	9302      	str	r3, [sp, #8]
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	9301      	str	r3, [sp, #4]
 8001708:	2310      	movs	r3, #16
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	2310      	movs	r3, #16
 800170e:	22c8      	movs	r2, #200	; 0xc8
 8001710:	2128      	movs	r1, #40	; 0x28
 8001712:	2000      	movs	r0, #0
 8001714:	f004 fd24 	bl	8006160 <lcd_show_string>
					    lcd_show_string(0, 80, 200, 16, 16, "Sample results:", BLUE);
 8001718:	231f      	movs	r3, #31
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	4b27      	ldr	r3, [pc, #156]	; (80017bc <rtp_test+0x208>)
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	2310      	movs	r3, #16
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2310      	movs	r3, #16
 8001726:	22c8      	movs	r2, #200	; 0xc8
 8001728:	2150      	movs	r1, #80	; 0x50
 800172a:	2000      	movs	r0, #0
 800172c:	f004 fd18 	bl	8006160 <lcd_show_string>
					    lcd_show_string(0, 160, 200, 16, 16, output_string, RED);
 8001730:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001734:	9302      	str	r3, [sp, #8]
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	2310      	movs	r3, #16
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2310      	movs	r3, #16
 8001740:	22c8      	movs	r2, #200	; 0xc8
 8001742:	21a0      	movs	r1, #160	; 0xa0
 8001744:	2000      	movs	r0, #0
 8001746:	f004 fd0b 	bl	8006160 <lcd_show_string>
					    draw_input_to_screen(input);
 800174a:	481a      	ldr	r0, [pc, #104]	; (80017b4 <rtp_test+0x200>)
 800174c:	f7ff fea8 	bl	80014a0 <draw_input_to_screen>
        else
        {

        }

        if (key == KEY0_PRES)   /* KEY0, */
 8001750:	7ffb      	ldrb	r3, [r7, #31]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d109      	bne.n	800176a <rtp_test+0x1b6>
        {
            lcd_clear(WHITE);   /*  */
 8001756:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800175a:	f004 fa53 	bl	8005c04 <lcd_clear>
            tp_adjust();        /*  */
 800175e:	f006 f863 	bl	8007828 <tp_adjust>
            tp_save_adjust_data();
 8001762:	f005 ff5f 	bl	8007624 <tp_save_adjust_data>
            load_draw_dialog();
 8001766:	f7ff fe7d 	bl	8001464 <load_draw_dialog>
        }

        i++;
 800176a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800176e:	3301      	adds	r3, #1
 8001770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (i % 2000 == 0)LED0_TOGGLE();
 8001774:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <rtp_test+0x20c>)
 800177a:	fb83 1302 	smull	r1, r3, r3, r2
 800177e:	11d9      	asrs	r1, r3, #7
 8001780:	17d3      	asrs	r3, r2, #31
 8001782:	1acb      	subs	r3, r1, r3
 8001784:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	f47f af16 	bne.w	80015c0 <rtp_test+0xc>
 8001794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001798:	480a      	ldr	r0, [pc, #40]	; (80017c4 <rtp_test+0x210>)
 800179a:	f006 ff58 	bl	800864e <HAL_GPIO_TogglePin>
        key = key_scan(0);
 800179e:	e70f      	b.n	80015c0 <rtp_test+0xc>
 80017a0:	200037f8 	.word	0x200037f8
 80017a4:	0800c9fc 	.word	0x0800c9fc
 80017a8:	0800ca08 	.word	0x0800ca08
 80017ac:	0800ca10 	.word	0x0800ca10
 80017b0:	20004484 	.word	0x20004484
 80017b4:	20003ad8 	.word	0x20003ad8
 80017b8:	20004408 	.word	0x20004408
 80017bc:	0800ca1c 	.word	0x0800ca1c
 80017c0:	10624dd3 	.word	0x10624dd3
 80017c4:	40021400 	.word	0x40021400

080017c8 <main>:
  */



int main(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ce:	f006 fb87 	bl	8007ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d2:	f000 f857 	bl	8001884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d6:	f7ff fc89 	bl	80010ec <MX_GPIO_Init>
  MX_FSMC_Init();
 80017da:	f7ff fb93 	bl	8000f04 <MX_FSMC_Init>
  MX_I2C1_Init();
 80017de:	f7ff fd5f 	bl	80012a0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	lcd_init();
 80017e2:	f004 f895 	bl	8005910 <lcd_init>
    key_init();                         /*  */
 80017e6:	f001 fa39 	bl	8002c5c <key_init>
    tp_dev.init();                      /*  */
 80017ea:	4b21      	ldr	r3, [pc, #132]	; (8001870 <main+0xa8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4798      	blx	r3
    delay_pre = 0;
 80017f0:	4b20      	ldr	r3, [pc, #128]	; (8001874 <main+0xac>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
    for(int i=0;i<28*3*28;i++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	e007      	b.n	800180c <main+0x44>
    {
    	input[i]=0;
 80017fc:	4a1e      	ldr	r2, [pc, #120]	; (8001878 <main+0xb0>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<28*3*28;i++)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	3301      	adds	r3, #1
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f5b3 6f13 	cmp.w	r3, #2352	; 0x930
 8001812:	dbf3      	blt.n	80017fc <main+0x34>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



    if (tp_dev.touchtype != 0xFF)
 8001814:	4b16      	ldr	r3, [pc, #88]	; (8001870 <main+0xa8>)
 8001816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800181a:	2bff      	cmp	r3, #255	; 0xff
 800181c:	d00c      	beq.n	8001838 <main+0x70>
    {
        lcd_show_string(30, 110, 200, 16, 16, "Press KEY0 to Adjust", RED); /*  */
 800181e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001822:	9302      	str	r3, [sp, #8]
 8001824:	4b15      	ldr	r3, [pc, #84]	; (800187c <main+0xb4>)
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	2310      	movs	r3, #16
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2310      	movs	r3, #16
 800182e:	22c8      	movs	r2, #200	; 0xc8
 8001830:	216e      	movs	r1, #110	; 0x6e
 8001832:	201e      	movs	r0, #30
 8001834:	f004 fc94 	bl	8006160 <lcd_show_string>
    }

    delay_ms(1500);
 8001838:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800183c:	f008 f9be 	bl	8009bbc <delay_ms>
    load_draw_dialog();
 8001840:	f7ff fe10 	bl	8001464 <load_draw_dialog>

    if (tp_dev.touchtype & 0x80)
 8001844:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <main+0xa8>)
 8001846:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800184a:	b25b      	sxtb	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	db01      	blt.n	8001854 <main+0x8c>
    {
        //ctp_test(); /*  */
    }
    else
    {
        rtp_test(); /*  */
 8001850:	f7ff feb0 	bl	80015b4 <rtp_test>
    }

	while (1) {
    /* USER CODE END WHILE */
//		HAL_I2C
		lcd_show_string(30, 0, 240, 30, 24, "initing", 0xF800);
 8001854:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001858:	9302      	str	r3, [sp, #8]
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <main+0xb8>)
 800185c:	9301      	str	r3, [sp, #4]
 800185e:	2318      	movs	r3, #24
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	231e      	movs	r3, #30
 8001864:	22f0      	movs	r2, #240	; 0xf0
 8001866:	2100      	movs	r1, #0
 8001868:	201e      	movs	r0, #30
 800186a:	f004 fc79 	bl	8006160 <lcd_show_string>
 800186e:	e7f1      	b.n	8001854 <main+0x8c>
 8001870:	200037f8 	.word	0x200037f8
 8001874:	20003ad4 	.word	0x20003ad4
 8001878:	20003ad8 	.word	0x20003ad8
 800187c:	0800ca2c 	.word	0x0800ca2c
 8001880:	0800ca44 	.word	0x0800ca44

08001884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b094      	sub	sp, #80	; 0x50
 8001888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2230      	movs	r2, #48	; 0x30
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f009 f85b 	bl	800a94e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b28      	ldr	r3, [pc, #160]	; (8001950 <SystemClock_Config+0xcc>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	4a27      	ldr	r2, [pc, #156]	; (8001950 <SystemClock_Config+0xcc>)
 80018b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b6:	6413      	str	r3, [r2, #64]	; 0x40
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <SystemClock_Config+0xcc>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	4b22      	ldr	r3, [pc, #136]	; (8001954 <SystemClock_Config+0xd0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a21      	ldr	r2, [pc, #132]	; (8001954 <SystemClock_Config+0xd0>)
 80018ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d2:	6013      	str	r3, [r2, #0]
 80018d4:	4b1f      	ldr	r3, [pc, #124]	; (8001954 <SystemClock_Config+0xd0>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ea:	2302      	movs	r3, #2
 80018ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018f4:	2304      	movs	r3, #4
 80018f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80018f8:	23a8      	movs	r3, #168	; 0xa8
 80018fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001900:	2304      	movs	r3, #4
 8001902:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	4618      	mov	r0, r3
 800190a:	f006 ffff 	bl	800890c <HAL_RCC_OscConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001914:	f000 f820 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001918:	230f      	movs	r3, #15
 800191a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800191c:	2302      	movs	r3, #2
 800191e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001924:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800192a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800192e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2105      	movs	r1, #5
 8001936:	4618      	mov	r0, r3
 8001938:	f007 fa60 	bl	8008dfc <HAL_RCC_ClockConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001942:	f000 f809 	bl	8001958 <Error_Handler>
  }
}
 8001946:	bf00      	nop
 8001948:	3750      	adds	r7, #80	; 0x50
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>

08001962 <relu>:
#include "./SYSTEM/delay/delay.h"

#define MAX(a, b) ((a) > (b) ? (a) : (b))

//  ReLU
void relu(float* data, int size) {
 8001962:	b480      	push	{r7}
 8001964:	b085      	sub	sp, #20
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size; i++) {
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	e01a      	b.n	80019a8 <relu+0x46>
        data[i] = MAX(data[i], 0);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	edd3 7a00 	vldr	s15, [r3]
 800197e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001986:	dd05      	ble.n	8001994 <relu+0x32>
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	e001      	b.n	8001998 <relu+0x36>
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	0092      	lsls	r2, r2, #2
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	440a      	add	r2, r1
 80019a0:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < size; i++) {
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	3301      	adds	r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbe0      	blt.n	8001972 <relu+0x10>
    }
}
 80019b0:	bf00      	nop
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <conv2d>:

// 
void conv2d(const float* input, const float* kernel, const float* bias, float* output,
    int in_channels, int out_channels, int input_h, int input_w, int kernel_size, int stride, int padding) {
 80019be:	b480      	push	{r7}
 80019c0:	b093      	sub	sp, #76	; 0x4c
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	60f8      	str	r0, [r7, #12]
 80019c6:	60b9      	str	r1, [r7, #8]
 80019c8:	607a      	str	r2, [r7, #4]
 80019ca:	603b      	str	r3, [r7, #0]
    int output_h = (input_h - kernel_size + 2 * padding) / stride + 1;
 80019cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80019ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80019d0:	1ad2      	subs	r2, r2, r3
 80019d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	441a      	add	r2, r3
 80019d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019da:	fb92 f3f3 	sdiv	r3, r2, r3
 80019de:	3301      	adds	r3, #1
 80019e0:	61fb      	str	r3, [r7, #28]
    int output_w = (input_w - kernel_size + 2 * padding) / stride + 1;
 80019e2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80019e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80019e6:	1ad2      	subs	r2, r2, r3
 80019e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	441a      	add	r2, r3
 80019ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80019f4:	3301      	adds	r3, #1
 80019f6:	61bb      	str	r3, [r7, #24]

    // 
    for (int oc = 0; oc < out_channels; oc++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	647b      	str	r3, [r7, #68]	; 0x44
 80019fc:	e01e      	b.n	8001a3c <conv2d+0x7e>
        for (int i = 0; i < output_h * output_w; i++) {
 80019fe:	2300      	movs	r3, #0
 8001a00:	643b      	str	r3, [r7, #64]	; 0x40
 8001a02:	e011      	b.n	8001a28 <conv2d+0x6a>
            output[oc * output_h * output_w + i] = 0;
 8001a04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	fb02 f303 	mul.w	r3, r2, r3
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	fb03 f202 	mul.w	r2, r3, r2
 8001a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a14:	4413      	add	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < output_h * output_w; i++) {
 8001a22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a24:	3301      	adds	r3, #1
 8001a26:	643b      	str	r3, [r7, #64]	; 0x40
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	fb02 f303 	mul.w	r3, r2, r3
 8001a30:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dbe6      	blt.n	8001a04 <conv2d+0x46>
    for (int oc = 0; oc < out_channels; oc++) {
 8001a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a38:	3301      	adds	r3, #1
 8001a3a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a40:	429a      	cmp	r2, r3
 8001a42:	dbdc      	blt.n	80019fe <conv2d+0x40>
        }
    }

    // 
    for (int oc = 0; oc < out_channels; oc++) {
 8001a44:	2300      	movs	r3, #0
 8001a46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a48:	e0ee      	b.n	8001c28 <conv2d+0x26a>
        for (int ic = 0; ic < in_channels; ic++) {
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a4e:	e0b2      	b.n	8001bb6 <conv2d+0x1f8>
            for (int oh = 0; oh < output_h; oh++) {
 8001a50:	2300      	movs	r3, #0
 8001a52:	637b      	str	r3, [r7, #52]	; 0x34
 8001a54:	e0a7      	b.n	8001ba6 <conv2d+0x1e8>
                for (int ow = 0; ow < output_w; ow++) {
 8001a56:	2300      	movs	r3, #0
 8001a58:	633b      	str	r3, [r7, #48]	; 0x30
 8001a5a:	e09c      	b.n	8001b96 <conv2d+0x1d8>
                    float value = 0;
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
                    for (int kh = 0; kh < kernel_size; kh++) {
 8001a62:	2300      	movs	r3, #0
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a66:	e065      	b.n	8001b34 <conv2d+0x176>
                        for (int kw = 0; kw < kernel_size; kw++) {
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a6c:	e05b      	b.n	8001b26 <conv2d+0x168>
                            int ih = oh * stride + kh - padding;
 8001a6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a70:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a72:	fb03 f202 	mul.w	r2, r3, r2
 8001a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a78:	441a      	add	r2, r3
 8001a7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	617b      	str	r3, [r7, #20]
                            int iw = ow * stride + kw - padding;
 8001a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a84:	fb03 f202 	mul.w	r2, r3, r2
 8001a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8a:	441a      	add	r2, r3
 8001a8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	613b      	str	r3, [r7, #16]
                            if (ih >= 0 && ih < input_h && iw >= 0 && iw < input_w) {
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	db43      	blt.n	8001b20 <conv2d+0x162>
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	da3f      	bge.n	8001b20 <conv2d+0x162>
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	db3c      	blt.n	8001b20 <conv2d+0x162>
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	da38      	bge.n	8001b20 <conv2d+0x162>
                                value += input[ic * input_h * input_w + ih * input_w + iw] *
 8001aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ab0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001ab8:	fb03 f202 	mul.w	r2, r3, r2
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001ac0:	fb01 f303 	mul.w	r3, r1, r3
 8001ac4:	441a      	add	r2, r3
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	4413      	add	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	4413      	add	r3, r2
 8001ad0:	ed93 7a00 	vldr	s14, [r3]
                                    kernel[oc * in_channels * kernel_size * kernel_size +
 8001ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001ad8:	fb02 f303 	mul.w	r3, r2, r3
 8001adc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ade:	fb02 f303 	mul.w	r3, r2, r3
 8001ae2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ae4:	fb03 f202 	mul.w	r2, r3, r2
                                    ic * kernel_size * kernel_size + kh * kernel_size + kw];
 8001ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001aec:	fb01 f303 	mul.w	r3, r1, r3
 8001af0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001af2:	fb01 f303 	mul.w	r3, r1, r3
                                    kernel[oc * in_channels * kernel_size * kernel_size +
 8001af6:	441a      	add	r2, r3
                                    ic * kernel_size * kernel_size + kh * kernel_size + kw];
 8001af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001afa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001afc:	fb01 f303 	mul.w	r3, r1, r3
 8001b00:	441a      	add	r2, r3
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	4413      	add	r3, r2
                                    kernel[oc * in_channels * kernel_size * kernel_size +
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
                                value += input[ic * input_h * input_w + ih * input_w + iw] *
 8001b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b14:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                        for (int kw = 0; kw < kernel_size; kw++) {
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	3301      	adds	r3, #1
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
 8001b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	db9f      	blt.n	8001a6e <conv2d+0xb0>
                    for (int kh = 0; kh < kernel_size; kh++) {
 8001b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b30:	3301      	adds	r3, #1
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	db95      	blt.n	8001a68 <conv2d+0xaa>
                            }
                        }
                    }
                    output[oc * output_h * output_w + oh * output_w + ow] += value;
 8001b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b3e:	69fa      	ldr	r2, [r7, #28]
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	fb03 f202 	mul.w	r2, r3, r2
 8001b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b4c:	69b9      	ldr	r1, [r7, #24]
 8001b4e:	fb01 f303 	mul.w	r3, r1, r3
 8001b52:	441a      	add	r2, r3
 8001b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	683a      	ldr	r2, [r7, #0]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	ed93 7a00 	vldr	s14, [r3]
 8001b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b64:	69fa      	ldr	r2, [r7, #28]
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	fb03 f202 	mul.w	r2, r3, r2
 8001b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b72:	69b9      	ldr	r1, [r7, #24]
 8001b74:	fb01 f303 	mul.w	r3, r1, r3
 8001b78:	441a      	add	r2, r3
 8001b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b7c:	4413      	add	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	4413      	add	r3, r2
 8001b84:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8c:	edc3 7a00 	vstr	s15, [r3]
                for (int ow = 0; ow < output_w; ow++) {
 8001b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b92:	3301      	adds	r3, #1
 8001b94:	633b      	str	r3, [r7, #48]	; 0x30
 8001b96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	f6ff af5e 	blt.w	8001a5c <conv2d+0x9e>
            for (int oh = 0; oh < output_h; oh++) {
 8001ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ba6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	f6ff af53 	blt.w	8001a56 <conv2d+0x98>
        for (int ic = 0; ic < in_channels; ic++) {
 8001bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001bb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001bb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	f6ff af48 	blt.w	8001a50 <conv2d+0x92>
                }
            }
        }
        // 
        for (int i = 0; i < output_h * output_w; i++) {
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	623b      	str	r3, [r7, #32]
 8001bc4:	e026      	b.n	8001c14 <conv2d+0x256>
            output[oc * output_h * output_w + i] += bias[oc];
 8001bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bc8:	69fa      	ldr	r2, [r7, #28]
 8001bca:	fb02 f303 	mul.w	r3, r2, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	fb03 f202 	mul.w	r2, r3, r2
 8001bd4:	6a3b      	ldr	r3, [r7, #32]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	4413      	add	r3, r2
 8001bde:	ed93 7a00 	vldr	s14, [r3]
 8001be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	fb02 f303 	mul.w	r3, r2, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	fb03 f202 	mul.w	r2, r3, r2
 8001bfc:	6a3b      	ldr	r3, [r7, #32]
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c0a:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < output_h * output_w; i++) {
 8001c0e:	6a3b      	ldr	r3, [r7, #32]
 8001c10:	3301      	adds	r3, #1
 8001c12:	623b      	str	r3, [r7, #32]
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	fb02 f303 	mul.w	r3, r2, r3
 8001c1c:	6a3a      	ldr	r2, [r7, #32]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	dbd1      	blt.n	8001bc6 <conv2d+0x208>
    for (int oc = 0; oc < out_channels; oc++) {
 8001c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c24:	3301      	adds	r3, #1
 8001c26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	f6ff af0c 	blt.w	8001a4a <conv2d+0x8c>
        }
    }
}
 8001c32:	bf00      	nop
 8001c34:	bf00      	nop
 8001c36:	374c      	adds	r7, #76	; 0x4c
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <max_pool2d>:

// 
void max_pool2d(const float* input, float* output, int channels, int input_h, int input_w, int kernel_size, int stride) {
 8001c40:	b480      	push	{r7}
 8001c42:	b08f      	sub	sp, #60	; 0x3c
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
 8001c4c:	603b      	str	r3, [r7, #0]
    int output_h = (input_h - kernel_size) / stride + 1;
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c52:	1ad2      	subs	r2, r2, r3
 8001c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c56:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	61fb      	str	r3, [r7, #28]
    int output_w = (input_w - kernel_size) / stride + 1;
 8001c5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c62:	1ad2      	subs	r2, r2, r3
 8001c64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c66:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]

    for (int c = 0; c < channels; c++) {
 8001c6e:	2300      	movs	r3, #0
 8001c70:	637b      	str	r3, [r7, #52]	; 0x34
 8001c72:	e084      	b.n	8001d7e <max_pool2d+0x13e>
        for (int oh = 0; oh < output_h; oh++) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	633b      	str	r3, [r7, #48]	; 0x30
 8001c78:	e07a      	b.n	8001d70 <max_pool2d+0x130>
            for (int ow = 0; ow < output_w; ow++) {
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c7e:	e070      	b.n	8001d62 <max_pool2d+0x122>
                float max_value = -INFINITY;
 8001c80:	4b45      	ldr	r3, [pc, #276]	; (8001d98 <max_pool2d+0x158>)
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
                for (int kh = 0; kh < kernel_size; kh++) {
 8001c84:	2300      	movs	r3, #0
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
 8001c88:	e051      	b.n	8001d2e <max_pool2d+0xee>
                    for (int kw = 0; kw < kernel_size; kw++) {
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	623b      	str	r3, [r7, #32]
 8001c8e:	e047      	b.n	8001d20 <max_pool2d+0xe0>
                        int ih = oh * stride + kh;
 8001c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c94:	fb02 f303 	mul.w	r3, r2, r3
 8001c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9a:	4413      	add	r3, r2
 8001c9c:	617b      	str	r3, [r7, #20]
                        int iw = ow * stride + kw;
 8001c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	6a3a      	ldr	r2, [r7, #32]
 8001ca8:	4413      	add	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
                        if (ih < input_h && iw < input_w) {
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	da32      	bge.n	8001d1a <max_pool2d+0xda>
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	da2e      	bge.n	8001d1a <max_pool2d+0xda>
                            max_value = MAX(max_value, input[c * input_h * input_w + ih * input_w + iw]);
 8001cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	fb02 f303 	mul.w	r3, r2, r3
 8001cc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001cc6:	fb03 f202 	mul.w	r2, r3, r2
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001cce:	fb01 f303 	mul.w	r3, r1, r3
 8001cd2:	441a      	add	r2, r3
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4413      	add	r3, r2
 8001cde:	edd3 7a00 	vldr	s15, [r3]
 8001ce2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001ce6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cee:	dd01      	ble.n	8001cf4 <max_pool2d+0xb4>
 8001cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf2:	e011      	b.n	8001d18 <max_pool2d+0xd8>
 8001cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	fb02 f303 	mul.w	r3, r2, r3
 8001cfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001cfe:	fb03 f202 	mul.w	r2, r3, r2
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001d06:	fb01 f303 	mul.w	r3, r1, r3
 8001d0a:	441a      	add	r2, r3
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4413      	add	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	4413      	add	r3, r2
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
                    for (int kw = 0; kw < kernel_size; kw++) {
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	623b      	str	r3, [r7, #32]
 8001d20:	6a3a      	ldr	r2, [r7, #32]
 8001d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d24:	429a      	cmp	r2, r3
 8001d26:	dbb3      	blt.n	8001c90 <max_pool2d+0x50>
                for (int kh = 0; kh < kernel_size; kh++) {
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d32:	429a      	cmp	r2, r3
 8001d34:	dba9      	blt.n	8001c8a <max_pool2d+0x4a>
                        }
                    }
                }
                output[c * output_h * output_w + oh * output_w + ow] = max_value;
 8001d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d38:	69fa      	ldr	r2, [r7, #28]
 8001d3a:	fb02 f303 	mul.w	r3, r2, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	fb03 f202 	mul.w	r2, r3, r2
 8001d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d46:	69b9      	ldr	r1, [r7, #24]
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	441a      	add	r2, r3
 8001d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d50:	4413      	add	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	68ba      	ldr	r2, [r7, #8]
 8001d56:	4413      	add	r3, r2
 8001d58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d5a:	601a      	str	r2, [r3, #0]
            for (int ow = 0; ow < output_w; ow++) {
 8001d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5e:	3301      	adds	r3, #1
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	db8a      	blt.n	8001c80 <max_pool2d+0x40>
        for (int oh = 0; oh < output_h; oh++) {
 8001d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
 8001d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	db80      	blt.n	8001c7a <max_pool2d+0x3a>
    for (int c = 0; c < channels; c++) {
 8001d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	637b      	str	r3, [r7, #52]	; 0x34
 8001d7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	f6ff af76 	blt.w	8001c74 <max_pool2d+0x34>
            }
        }
    }
}
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	373c      	adds	r7, #60	; 0x3c
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	ff800000 	.word	0xff800000

08001d9c <fully_connected>:

// 
void fully_connected(const float* input, const float* weights, const float* bias, float* output, int input_size, int output_size) {
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	603b      	str	r3, [r7, #0]
    for (int o = 0; o < output_size; o++) {
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	e048      	b.n	8001e42 <fully_connected+0xa6>
        output[o] = 0;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < input_size; i++) {
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	e023      	b.n	8001e0c <fully_connected+0x70>
            output[o] += input[i] * weights[o * input_size + i];
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	ed93 7a00 	vldr	s14, [r3]
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	edd3 6a00 	vldr	s13, [r3]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	6a3a      	ldr	r2, [r7, #32]
 8001de0:	fb03 f202 	mul.w	r2, r3, r2
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4413      	add	r3, r2
 8001dee:	edd3 7a00 	vldr	s15, [r3]
 8001df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e02:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < input_size; i++) {
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	6a3b      	ldr	r3, [r7, #32]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	dbd7      	blt.n	8001dc4 <fully_connected+0x28>
        }
        output[o] += bias[o];
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	ed93 7a00 	vldr	s14, [r3]
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	4413      	add	r3, r2
 8001e28:	edd3 7a00 	vldr	s15, [r3]
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e38:	edc3 7a00 	vstr	s15, [r3]
    for (int o = 0; o < output_size; o++) {
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e46:	429a      	cmp	r2, r3
 8001e48:	dbb2      	blt.n	8001db0 <fully_connected+0x14>
    }
}
 8001e4a:	bf00      	nop
 8001e4c:	bf00      	nop
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <forward>:


#include <stdlib.h>

// 
void forward(float* input, float* output) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b090      	sub	sp, #64	; 0x40
 8001e5c:	af08      	add	r7, sp, #32
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
    // 
    float* conv1_out = (float*)malloc(sizeof(float) * 4 * 28 * 28); // 1
 8001e62:	f44f 5044 	mov.w	r0, #12544	; 0x3100
 8001e66:	f007 ff2b 	bl	8009cc0 <malloc>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	61fb      	str	r3, [r7, #28]
    float* pool1_out = (float*)malloc(sizeof(float) * 4 * 14 * 14); // 1
 8001e6e:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 8001e72:	f007 ff25 	bl	8009cc0 <malloc>
 8001e76:	4603      	mov	r3, r0
 8001e78:	61bb      	str	r3, [r7, #24]

    // 1 + ReLU
    conv2d(input, conv1_weight, conv1_bias, conv1_out, 1, 4, 28, 28, 3, 1, 1);
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	9306      	str	r3, [sp, #24]
 8001e7e:	2301      	movs	r3, #1
 8001e80:	9305      	str	r3, [sp, #20]
 8001e82:	2303      	movs	r3, #3
 8001e84:	9304      	str	r3, [sp, #16]
 8001e86:	231c      	movs	r3, #28
 8001e88:	9303      	str	r3, [sp, #12]
 8001e8a:	231c      	movs	r3, #28
 8001e8c:	9302      	str	r3, [sp, #8]
 8001e8e:	2304      	movs	r3, #4
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	2301      	movs	r3, #1
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	4a3b      	ldr	r2, [pc, #236]	; (8001f88 <forward+0x130>)
 8001e9a:	493c      	ldr	r1, [pc, #240]	; (8001f8c <forward+0x134>)
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff fd8e 	bl	80019be <conv2d>
    relu(conv1_out, 4 * 28 * 28);
 8001ea2:	f44f 6144 	mov.w	r1, #3136	; 0xc40
 8001ea6:	69f8      	ldr	r0, [r7, #28]
 8001ea8:	f7ff fd5b 	bl	8001962 <relu>

    // 
    max_pool2d(conv1_out, pool1_out, 4, 28, 28, 2, 2);
 8001eac:	2302      	movs	r3, #2
 8001eae:	9302      	str	r3, [sp, #8]
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	9301      	str	r3, [sp, #4]
 8001eb4:	231c      	movs	r3, #28
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	231c      	movs	r3, #28
 8001eba:	2204      	movs	r2, #4
 8001ebc:	69b9      	ldr	r1, [r7, #24]
 8001ebe:	69f8      	ldr	r0, [r7, #28]
 8001ec0:	f7ff febe 	bl	8001c40 <max_pool2d>

    // 1
    free(conv1_out);
 8001ec4:	69f8      	ldr	r0, [r7, #28]
 8001ec6:	f007 ff03 	bl	8009cd0 <free>

    // 2 + ReLU
    float* conv2_out = (float*)malloc(sizeof(float) * 4 * 14 * 14); // 2
 8001eca:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 8001ece:	f007 fef7 	bl	8009cc0 <malloc>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	617b      	str	r3, [r7, #20]
    conv2d(pool1_out, conv2_weight, conv2_bias, conv2_out, 4, 4, 14, 14, 3, 1, 1);
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	9306      	str	r3, [sp, #24]
 8001eda:	2301      	movs	r3, #1
 8001edc:	9305      	str	r3, [sp, #20]
 8001ede:	2303      	movs	r3, #3
 8001ee0:	9304      	str	r3, [sp, #16]
 8001ee2:	230e      	movs	r3, #14
 8001ee4:	9303      	str	r3, [sp, #12]
 8001ee6:	230e      	movs	r3, #14
 8001ee8:	9302      	str	r3, [sp, #8]
 8001eea:	2304      	movs	r3, #4
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	2304      	movs	r3, #4
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	4a26      	ldr	r2, [pc, #152]	; (8001f90 <forward+0x138>)
 8001ef6:	4927      	ldr	r1, [pc, #156]	; (8001f94 <forward+0x13c>)
 8001ef8:	69b8      	ldr	r0, [r7, #24]
 8001efa:	f7ff fd60 	bl	80019be <conv2d>
    relu(conv2_out, 4 * 14 * 14);
 8001efe:	f44f 7144 	mov.w	r1, #784	; 0x310
 8001f02:	6978      	ldr	r0, [r7, #20]
 8001f04:	f7ff fd2d 	bl	8001962 <relu>

    // 
    float* pool2_out = (float*)malloc(sizeof(float) * 4 * 7 * 7); // 2
 8001f08:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001f0c:	f007 fed8 	bl	8009cc0 <malloc>
 8001f10:	4603      	mov	r3, r0
 8001f12:	613b      	str	r3, [r7, #16]
    max_pool2d(conv2_out, pool2_out, 4, 14, 14, 2, 2);
 8001f14:	2302      	movs	r3, #2
 8001f16:	9302      	str	r3, [sp, #8]
 8001f18:	2302      	movs	r3, #2
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	230e      	movs	r3, #14
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	230e      	movs	r3, #14
 8001f22:	2204      	movs	r2, #4
 8001f24:	6939      	ldr	r1, [r7, #16]
 8001f26:	6978      	ldr	r0, [r7, #20]
 8001f28:	f7ff fe8a 	bl	8001c40 <max_pool2d>

    // 12
    free(pool1_out);
 8001f2c:	69b8      	ldr	r0, [r7, #24]
 8001f2e:	f007 fecf 	bl	8009cd0 <free>
    free(conv2_out);
 8001f32:	6978      	ldr	r0, [r7, #20]
 8001f34:	f007 fecc 	bl	8009cd0 <free>

    // 1 + ReLU
    float* fc1_out = (float*)malloc(sizeof(float) * 16); // 1
 8001f38:	2040      	movs	r0, #64	; 0x40
 8001f3a:	f007 fec1 	bl	8009cc0 <malloc>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	60fb      	str	r3, [r7, #12]
    fully_connected(pool2_out, fc1_weight, fc1_bias, fc1_out, 4 * 7 * 7, 16);
 8001f42:	2310      	movs	r3, #16
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	23c4      	movs	r3, #196	; 0xc4
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	4a12      	ldr	r2, [pc, #72]	; (8001f98 <forward+0x140>)
 8001f4e:	4913      	ldr	r1, [pc, #76]	; (8001f9c <forward+0x144>)
 8001f50:	6938      	ldr	r0, [r7, #16]
 8001f52:	f7ff ff23 	bl	8001d9c <fully_connected>
    relu(fc1_out, 16);
 8001f56:	2110      	movs	r1, #16
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f7ff fd02 	bl	8001962 <relu>

    // 2
    free(pool2_out);
 8001f5e:	6938      	ldr	r0, [r7, #16]
 8001f60:	f007 feb6 	bl	8009cd0 <free>

    // 2
    fully_connected(fc1_out, fc2_weight, fc2_bias, output, 16, 14);
 8001f64:	230e      	movs	r3, #14
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	2310      	movs	r3, #16
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	4a0c      	ldr	r2, [pc, #48]	; (8001fa0 <forward+0x148>)
 8001f70:	490c      	ldr	r1, [pc, #48]	; (8001fa4 <forward+0x14c>)
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f7ff ff12 	bl	8001d9c <fully_connected>

    // 1
    free(fc1_out);
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f007 fea9 	bl	8009cd0 <free>
}
 8001f7e:	bf00      	nop
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000090 	.word	0x20000090
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	200002e0 	.word	0x200002e0
 8001f94:	200000a0 	.word	0x200000a0
 8001f98:	200033f0 	.word	0x200033f0
 8001f9c:	200002f0 	.word	0x200002f0
 8001fa0:	200037b0 	.word	0x200037b0
 8001fa4:	20003430 	.word	0x20003430

08001fa8 <segment_character>:
int segment_character(
    const uint8_t* canvas,
    int start_mask,
    float char_slice[CHAR_HEIGHT][CHAR_WIDTH],
    int* next_mask
) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b090      	sub	sp, #64	; 0x40
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]

    //  0
    memset(char_slice, 0, sizeof(float) * CHAR_HEIGHT * CHAR_WIDTH);
 8001fb6:	f44f 6244 	mov.w	r2, #3136	; 0xc40
 8001fba:	2100      	movs	r1, #0
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f008 fcc6 	bl	800a94e <memset>

    // 
    int start_col = -1;
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (int col = start_mask; col < CANVAS_WIDTH; col++) {
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fcc:	e01e      	b.n	800200c <segment_character+0x64>
        for (int row = 0; row < CANVAS_HEIGHT; row++) {
 8001fce:	2300      	movs	r3, #0
 8001fd0:	637b      	str	r3, [r7, #52]	; 0x34
 8001fd2:	e011      	b.n	8001ff8 <segment_character+0x50>
            if (canvas[row * CANVAS_WIDTH + col] > 0) { // 
 8001fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fd6:	2254      	movs	r2, #84	; 0x54
 8001fd8:	fb03 f202 	mul.w	r2, r3, r2
 8001fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fde:	4413      	add	r3, r2
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <segment_character+0x4a>
                start_col = col;
 8001fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fee:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
 8001ff0:	e005      	b.n	8001ffe <segment_character+0x56>
        for (int row = 0; row < CANVAS_HEIGHT; row++) {
 8001ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ffa:	2b1b      	cmp	r3, #27
 8001ffc:	ddea      	ble.n	8001fd4 <segment_character+0x2c>
            }
        }
        if (start_col != -1) break; // 
 8001ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002004:	d106      	bne.n	8002014 <segment_character+0x6c>
    for (int col = start_mask; col < CANVAS_WIDTH; col++) {
 8002006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002008:	3301      	adds	r3, #1
 800200a:	63bb      	str	r3, [r7, #56]	; 0x38
 800200c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800200e:	2b53      	cmp	r3, #83	; 0x53
 8002010:	dddd      	ble.n	8001fce <segment_character+0x26>
 8002012:	e000      	b.n	8002016 <segment_character+0x6e>
        if (start_col != -1) break; // 
 8002014:	bf00      	nop
    }

    // 
    if (start_col == -1) {
 8002016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800201c:	d104      	bne.n	8002028 <segment_character+0x80>
        *next_mask = CANVAS_WIDTH; // 
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	2254      	movs	r2, #84	; 0x54
 8002022:	601a      	str	r2, [r3, #0]
        return 0;                  // 
 8002024:	2300      	movs	r3, #0
 8002026:	e079      	b.n	800211c <segment_character+0x174>
    }

    // 
    int end_col = start_col;
 8002028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800202a:	633b      	str	r3, [r7, #48]	; 0x30
    for (int col = start_col; col < CANVAS_WIDTH; col++) {
 800202c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800202e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002030:	e021      	b.n	8002076 <segment_character+0xce>
        int is_valid_column = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	62bb      	str	r3, [r7, #40]	; 0x28
        for (int row = 0; row < CANVAS_HEIGHT; row++) {
 8002036:	2300      	movs	r3, #0
 8002038:	627b      	str	r3, [r7, #36]	; 0x24
 800203a:	e011      	b.n	8002060 <segment_character+0xb8>
            if (canvas[row * CANVAS_WIDTH + col] > 0) { // 
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	2254      	movs	r2, #84	; 0x54
 8002040:	fb03 f202 	mul.w	r2, r3, r2
 8002044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002046:	4413      	add	r3, r2
 8002048:	461a      	mov	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4413      	add	r3, r2
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <segment_character+0xb2>
                is_valid_column = 1;
 8002054:	2301      	movs	r3, #1
 8002056:	62bb      	str	r3, [r7, #40]	; 0x28
                break;
 8002058:	e005      	b.n	8002066 <segment_character+0xbe>
        for (int row = 0; row < CANVAS_HEIGHT; row++) {
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	3301      	adds	r3, #1
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
 8002060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002062:	2b1b      	cmp	r3, #27
 8002064:	ddea      	ble.n	800203c <segment_character+0x94>
            }
        }
        if (is_valid_column) {
 8002066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002068:	2b00      	cmp	r3, #0
 800206a:	d008      	beq.n	800207e <segment_character+0xd6>
            end_col = col; // 
 800206c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800206e:	633b      	str	r3, [r7, #48]	; 0x30
    for (int col = start_col; col < CANVAS_WIDTH; col++) {
 8002070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002072:	3301      	adds	r3, #1
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002078:	2b53      	cmp	r3, #83	; 0x53
 800207a:	ddda      	ble.n	8002032 <segment_character+0x8a>
 800207c:	e000      	b.n	8002080 <segment_character+0xd8>
        }
        else {
            break; // 
 800207e:	bf00      	nop
        }
    }

    // 
    int char_width = end_col - start_col + 1;
 8002080:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	3301      	adds	r3, #1
 8002088:	61bb      	str	r3, [r7, #24]

    // 
    int pad_left = (CHAR_WIDTH - char_width) / 2;
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	f1c3 031c 	rsb	r3, r3, #28
 8002090:	0fda      	lsrs	r2, r3, #31
 8002092:	4413      	add	r3, r2
 8002094:	105b      	asrs	r3, r3, #1
 8002096:	617b      	str	r3, [r7, #20]
    int pad_right = CHAR_WIDTH - char_width - pad_left;
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	f1c3 021c 	rsb	r2, r3, #28
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	613b      	str	r3, [r7, #16]

    //  char_slice
    for (int row = 0; row < CANVAS_HEIGHT; row++) {
 80020a4:	2300      	movs	r3, #0
 80020a6:	623b      	str	r3, [r7, #32]
 80020a8:	e030      	b.n	800210c <segment_character+0x164>
        // 
        for (int col = start_col; col <= end_col && (col - start_col) < CHAR_WIDTH; col++) {
 80020aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ac:	61fb      	str	r3, [r7, #28]
 80020ae:	e021      	b.n	80020f4 <segment_character+0x14c>
            char_slice[row][pad_left + (col - start_col)] = (float)canvas[row * CANVAS_WIDTH + col]; // 
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	2254      	movs	r2, #84	; 0x54
 80020b4:	fb03 f202 	mul.w	r2, r3, r2
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	4413      	add	r3, r2
 80020bc:	461a      	mov	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4413      	add	r3, r2
 80020c2:	7818      	ldrb	r0, [r3, #0]
 80020c4:	6a3a      	ldr	r2, [r7, #32]
 80020c6:	4613      	mov	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	1a9b      	subs	r3, r3, r2
 80020cc:	011b      	lsls	r3, r3, #4
 80020ce:	461a      	mov	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	441a      	add	r2, r3
 80020d4:	69f9      	ldr	r1, [r7, #28]
 80020d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020d8:	1ac9      	subs	r1, r1, r3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	440b      	add	r3, r1
 80020de:	ee07 0a90 	vmov	s15, r0
 80020e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	edc3 7a00 	vstr	s15, [r3]
        for (int col = start_col; col <= end_col && (col - start_col) < CHAR_WIDTH; col++) {
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3301      	adds	r3, #1
 80020f2:	61fb      	str	r3, [r7, #28]
 80020f4:	69fa      	ldr	r2, [r7, #28]
 80020f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dc04      	bgt.n	8002106 <segment_character+0x15e>
 80020fc:	69fa      	ldr	r2, [r7, #28]
 80020fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b1b      	cmp	r3, #27
 8002104:	ddd4      	ble.n	80020b0 <segment_character+0x108>
    for (int row = 0; row < CANVAS_HEIGHT; row++) {
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	3301      	adds	r3, #1
 800210a:	623b      	str	r3, [r7, #32]
 800210c:	6a3b      	ldr	r3, [r7, #32]
 800210e:	2b1b      	cmp	r3, #27
 8002110:	ddcb      	ble.n	80020aa <segment_character+0x102>
        }
    }

    // 
    *next_mask = end_col + 1;
 8002112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	601a      	str	r2, [r3, #0]

    return 1; // 
 800211a:	2301      	movs	r3, #1
}
 800211c:	4618      	mov	r0, r3
 800211e:	3740      	adds	r7, #64	; 0x40
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <process_expression>:
 * @brief 
 *
 * @param canvas 28*3 x 28
 * @param output_string  "2+1=3"
 */
void process_expression(const uint8_t* canvas, char* output_string ,int *loc_mask) {
 8002124:	b580      	push	{r7, lr}
 8002126:	f5ad 6d4d 	sub.w	sp, sp, #3280	; 0xcd0
 800212a:	af04      	add	r7, sp, #16
 800212c:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 8002130:	f6a3 43b4 	subw	r3, r3, #3252	; 0xcb4
 8002134:	6018      	str	r0, [r3, #0]
 8002136:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 800213a:	f6a3 43b8 	subw	r3, r3, #3256	; 0xcb8
 800213e:	6019      	str	r1, [r3, #0]
 8002140:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 8002144:	f6a3 43bc 	subw	r3, r3, #3260	; 0xcbc
 8002148:	601a      	str	r2, [r3, #0]
    // 
    float char_slice[CHAR_HEIGHT][CHAR_WIDTH];
    int next_mask = 0; // 
 800214a:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 800214e:	f6a3 436c 	subw	r3, r3, #3180	; 0xc6c
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
    int start_mask = 0; // 
 8002156:	2300      	movs	r3, #0
 8002158:	f8c7 3cbc 	str.w	r3, [r7, #3260]	; 0xcbc
    float output[14];   // 
    int predicted_class; // 
    char expression[MAX_EXPRESSION_LENGTH] = ""; // 
 800215c:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 8002160:	f5a3 634b 	sub.w	r3, r3, #3248	; 0xcb0
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	3304      	adds	r3, #4
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	809a      	strh	r2, [r3, #4]
    int expression_index = 0; // 
 8002170:	2300      	movs	r3, #0
 8002172:	f8c7 3cb4 	str.w	r3, [r7, #3252]	; 0xcb4
    int result = 0; // 
 8002176:	2300      	movs	r3, #0
 8002178:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
    int current_number = 0; // 
 800217c:	2300      	movs	r3, #0
 800217e:	f8c7 3cac 	str.w	r3, [r7, #3244]	; 0xcac
    char current_operator = 0; // 
 8002182:	2300      	movs	r3, #0
 8002184:	f887 3cab 	strb.w	r3, [r7, #3243]	; 0xcab

    int loc_idx = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	f8c7 3ca4 	str.w	r3, [r7, #3236]	; 0xca4
    lcd_show_string(120, 100, 200, 16, 16, "segment_character", BLUE);
 800218e:	231f      	movs	r3, #31
 8002190:	9302      	str	r3, [sp, #8]
 8002192:	4bc6      	ldr	r3, [pc, #792]	; (80024ac <process_expression+0x388>)
 8002194:	9301      	str	r3, [sp, #4]
 8002196:	2310      	movs	r3, #16
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2310      	movs	r3, #16
 800219c:	22c8      	movs	r2, #200	; 0xc8
 800219e:	2164      	movs	r1, #100	; 0x64
 80021a0:	2078      	movs	r0, #120	; 0x78
 80021a2:	f003 ffdd 	bl	8006160 <lcd_show_string>
    while (start_mask < CANVAS_WIDTH) {
 80021a6:	e13a      	b.n	800241e <process_expression+0x2fa>
        // 
        int seg_result = segment_character(canvas, start_mask, char_slice, &next_mask);
 80021a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021ac:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80021b0:	f507 614c 	add.w	r1, r7, #3264	; 0xcc0
 80021b4:	f6a1 40b4 	subw	r0, r1, #3252	; 0xcb4
 80021b8:	f8d7 1cbc 	ldr.w	r1, [r7, #3260]	; 0xcbc
 80021bc:	6800      	ldr	r0, [r0, #0]
 80021be:	f7ff fef3 	bl	8001fa8 <segment_character>
 80021c2:	f8c7 0c98 	str.w	r0, [r7, #3224]	; 0xc98
        loc_mask[loc_idx] = next_mask;
 80021c6:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	; 0xca4
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80021d0:	f6a2 42bc 	subw	r2, r2, #3260	; 0xcbc
 80021d4:	6812      	ldr	r2, [r2, #0]
 80021d6:	4413      	add	r3, r2
 80021d8:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80021dc:	f6a2 426c 	subw	r2, r2, #3180	; 0xc6c
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	601a      	str	r2, [r3, #0]
        loc_idx ++;
 80021e4:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	; 0xca4
 80021e8:	3301      	adds	r3, #1
 80021ea:	f8c7 3ca4 	str.w	r3, [r7, #3236]	; 0xca4
        // 
        if (seg_result == 0) {
 80021ee:	f8d7 3c98 	ldr.w	r3, [r7, #3224]	; 0xc98
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10c      	bne.n	8002210 <process_expression+0xec>
        	lcd_show_string(120, 100, 200, 16, 16, "no input", BLUE);
 80021f6:	231f      	movs	r3, #31
 80021f8:	9302      	str	r3, [sp, #8]
 80021fa:	4bad      	ldr	r3, [pc, #692]	; (80024b0 <process_expression+0x38c>)
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	2310      	movs	r3, #16
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	2310      	movs	r3, #16
 8002204:	22c8      	movs	r2, #200	; 0xc8
 8002206:	2164      	movs	r1, #100	; 0x64
 8002208:	2078      	movs	r0, #120	; 0x78
 800220a:	f003 ffa9 	bl	8006160 <lcd_show_string>
            break;
 800220e:	e10b      	b.n	8002428 <process_expression+0x304>
        }

        // 
        forward((float*)char_slice, output);
 8002210:	f107 021c 	add.w	r2, r7, #28
 8002214:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002218:	4611      	mov	r1, r2
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fe1c 	bl	8001e58 <forward>
        lcd_show_string(120, 120, 200, 16, 16, "detect_character", BLUE);
 8002220:	231f      	movs	r3, #31
 8002222:	9302      	str	r3, [sp, #8]
 8002224:	4ba3      	ldr	r3, [pc, #652]	; (80024b4 <process_expression+0x390>)
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	2310      	movs	r3, #16
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	2310      	movs	r3, #16
 800222e:	22c8      	movs	r2, #200	; 0xc8
 8002230:	2178      	movs	r1, #120	; 0x78
 8002232:	2078      	movs	r0, #120	; 0x78
 8002234:	f003 ff94 	bl	8006160 <lcd_show_string>

        // 
        float max_prob = output[0];
 8002238:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 800223c:	f6a3 43a4 	subw	r3, r3, #3236	; 0xca4
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f507 624a 	add.w	r2, r7, #3232	; 0xca0
 8002246:	6013      	str	r3, [r2, #0]
        predicted_class = 0;
 8002248:	2300      	movs	r3, #0
 800224a:	f8c7 3cb8 	str.w	r3, [r7, #3256]	; 0xcb8
        for (int i = 1; i < 14; i++) {
 800224e:	2301      	movs	r3, #1
 8002250:	f8c7 3c9c 	str.w	r3, [r7, #3228]	; 0xc9c
 8002254:	e027      	b.n	80022a6 <process_expression+0x182>
            if (output[i] > max_prob) {
 8002256:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 800225a:	f6a3 42a4 	subw	r2, r3, #3236	; 0xca4
 800225e:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	; 0xc9c
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	edd3 7a00 	vldr	s15, [r3]
 800226a:	f507 634a 	add.w	r3, r7, #3232	; 0xca0
 800226e:	ed93 7a00 	vldr	s14, [r3]
 8002272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	d50f      	bpl.n	800229c <process_expression+0x178>
                max_prob = output[i];
 800227c:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 8002280:	f6a3 42a4 	subw	r2, r3, #3236	; 0xca4
 8002284:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	; 0xc9c
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f507 624a 	add.w	r2, r7, #3232	; 0xca0
 8002292:	6013      	str	r3, [r2, #0]
                predicted_class = i;
 8002294:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	; 0xc9c
 8002298:	f8c7 3cb8 	str.w	r3, [r7, #3256]	; 0xcb8
        for (int i = 1; i < 14; i++) {
 800229c:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	; 0xc9c
 80022a0:	3301      	adds	r3, #1
 80022a2:	f8c7 3c9c 	str.w	r3, [r7, #3228]	; 0xc9c
 80022a6:	f8d7 3c9c 	ldr.w	r3, [r7, #3228]	; 0xc9c
 80022aa:	2b0d      	cmp	r3, #13
 80022ac:	ddd3      	ble.n	8002256 <process_expression+0x132>
            }
        }

        // 
        if (predicted_class >= 0 && predicted_class <= 9) {
 80022ae:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	db1f      	blt.n	80022f6 <process_expression+0x1d2>
 80022b6:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	dc1b      	bgt.n	80022f6 <process_expression+0x1d2>
            // 
            current_number = current_number * 10 + predicted_class; // 
 80022be:	f8d7 2cac 	ldr.w	r2, [r7, #3244]	; 0xcac
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	461a      	mov	r2, r3
 80022cc:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 80022d0:	4413      	add	r3, r2
 80022d2:	f8c7 3cac 	str.w	r3, [r7, #3244]	; 0xcac
            expression[expression_index++] = '0' + predicted_class; // 
 80022d6:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80022e0:	1c59      	adds	r1, r3, #1
 80022e2:	f8c7 1cb4 	str.w	r1, [r7, #3252]	; 0xcb4
 80022e6:	3230      	adds	r2, #48	; 0x30
 80022e8:	b2d1      	uxtb	r1, r2
 80022ea:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80022ee:	f5a2 624b 	sub.w	r2, r2, #3248	; 0xcb0
 80022f2:	54d1      	strb	r1, [r2, r3]
 80022f4:	e08c      	b.n	8002410 <process_expression+0x2ec>
        }
        else if (predicted_class >= 10 && predicted_class <= 13) {
 80022f6:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 80022fa:	2b09      	cmp	r3, #9
 80022fc:	f340 8088 	ble.w	8002410 <process_expression+0x2ec>
 8002300:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 8002304:	2b0d      	cmp	r3, #13
 8002306:	f300 8083 	bgt.w	8002410 <process_expression+0x2ec>
            // 
            if (current_operator == 0) {
 800230a:	f897 3cab 	ldrb.w	r3, [r7, #3243]	; 0xcab
 800230e:	2b00      	cmp	r3, #0
 8002310:	d104      	bne.n	800231c <process_expression+0x1f8>
                // 
                result = current_number;
 8002312:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002316:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 800231a:	e031      	b.n	8002380 <process_expression+0x25c>
            }
            else {
                // 
                switch (current_operator) {
 800231c:	f897 3cab 	ldrb.w	r3, [r7, #3243]	; 0xcab
 8002320:	3b0a      	subs	r3, #10
 8002322:	2b03      	cmp	r3, #3
 8002324:	d82c      	bhi.n	8002380 <process_expression+0x25c>
 8002326:	a201      	add	r2, pc, #4	; (adr r2, 800232c <process_expression+0x208>)
 8002328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800232c:	0800233d 	.word	0x0800233d
 8002330:	0800234d 	.word	0x0800234d
 8002334:	0800235d 	.word	0x0800235d
 8002338:	0800236f 	.word	0x0800236f
                case 10: result += current_number; break; // 
 800233c:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 8002340:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002344:	4413      	add	r3, r2
 8002346:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 800234a:	e019      	b.n	8002380 <process_expression+0x25c>
                case 11: result -= current_number; break; // 
 800234c:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 8002350:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 800235a:	e011      	b.n	8002380 <process_expression+0x25c>
                case 12: result *= current_number; break; // 
 800235c:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	; 0xcb0
 8002360:	f8d7 2cac 	ldr.w	r2, [r7, #3244]	; 0xcac
 8002364:	fb02 f303 	mul.w	r3, r2, r3
 8002368:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 800236c:	e008      	b.n	8002380 <process_expression+0x25c>
                case 13: result /= current_number; break; // 
 800236e:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 8002372:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002376:	fb92 f3f3 	sdiv	r3, r2, r3
 800237a:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 800237e:	bf00      	nop
                }
            }

            // 
            current_operator = predicted_class;
 8002380:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 8002384:	f887 3cab 	strb.w	r3, [r7, #3243]	; 0xcab
            current_number = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	f8c7 3cac 	str.w	r3, [r7, #3244]	; 0xcac

            // 
            switch (predicted_class) {
 800238e:	f8d7 3cb8 	ldr.w	r3, [r7, #3256]	; 0xcb8
 8002392:	3b0a      	subs	r3, #10
 8002394:	2b03      	cmp	r3, #3
 8002396:	d83b      	bhi.n	8002410 <process_expression+0x2ec>
 8002398:	a201      	add	r2, pc, #4	; (adr r2, 80023a0 <process_expression+0x27c>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023b1 	.word	0x080023b1
 80023a4:	080023c9 	.word	0x080023c9
 80023a8:	080023e1 	.word	0x080023e1
 80023ac:	080023f9 	.word	0x080023f9
            case 10: expression[expression_index++] = '+'; break;
 80023b0:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	f8c7 2cb4 	str.w	r2, [r7, #3252]	; 0xcb4
 80023ba:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80023be:	f5a2 624b 	sub.w	r2, r2, #3248	; 0xcb0
 80023c2:	212b      	movs	r1, #43	; 0x2b
 80023c4:	54d1      	strb	r1, [r2, r3]
 80023c6:	e023      	b.n	8002410 <process_expression+0x2ec>
            case 11: expression[expression_index++] = '-'; break;
 80023c8:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	f8c7 2cb4 	str.w	r2, [r7, #3252]	; 0xcb4
 80023d2:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80023d6:	f5a2 624b 	sub.w	r2, r2, #3248	; 0xcb0
 80023da:	212d      	movs	r1, #45	; 0x2d
 80023dc:	54d1      	strb	r1, [r2, r3]
 80023de:	e017      	b.n	8002410 <process_expression+0x2ec>
            case 12: expression[expression_index++] = 'x'; break;
 80023e0:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	f8c7 2cb4 	str.w	r2, [r7, #3252]	; 0xcb4
 80023ea:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 80023ee:	f5a2 624b 	sub.w	r2, r2, #3248	; 0xcb0
 80023f2:	2178      	movs	r1, #120	; 0x78
 80023f4:	54d1      	strb	r1, [r2, r3]
 80023f6:	e00b      	b.n	8002410 <process_expression+0x2ec>
            case 13: expression[expression_index++] = '/'; break;
 80023f8:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	f8c7 2cb4 	str.w	r2, [r7, #3252]	; 0xcb4
 8002402:	f507 624c 	add.w	r2, r7, #3264	; 0xcc0
 8002406:	f5a2 624b 	sub.w	r2, r2, #3248	; 0xcb0
 800240a:	212f      	movs	r1, #47	; 0x2f
 800240c:	54d1      	strb	r1, [r2, r3]
 800240e:	bf00      	nop
            }
        }

        // 
        start_mask = next_mask;
 8002410:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 8002414:	f6a3 436c 	subw	r3, r3, #3180	; 0xc6c
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f8c7 3cbc 	str.w	r3, [r7, #3260]	; 0xcbc
    while (start_mask < CANVAS_WIDTH) {
 800241e:	f8d7 3cbc 	ldr.w	r3, [r7, #3260]	; 0xcbc
 8002422:	2b53      	cmp	r3, #83	; 0x53
 8002424:	f77f aec0 	ble.w	80021a8 <process_expression+0x84>
    }

    // 
    lcd_show_string(120, 140, 200, 16, 16, "get_result", BLUE);
 8002428:	231f      	movs	r3, #31
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	4b22      	ldr	r3, [pc, #136]	; (80024b8 <process_expression+0x394>)
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	2310      	movs	r3, #16
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	2310      	movs	r3, #16
 8002436:	22c8      	movs	r2, #200	; 0xc8
 8002438:	218c      	movs	r1, #140	; 0x8c
 800243a:	2078      	movs	r0, #120	; 0x78
 800243c:	f003 fe90 	bl	8006160 <lcd_show_string>
    if (current_operator != 0) {
 8002440:	f897 3cab 	ldrb.w	r3, [r7, #3243]	; 0xcab
 8002444:	2b00      	cmp	r3, #0
 8002446:	d039      	beq.n	80024bc <process_expression+0x398>
        switch (current_operator) {
 8002448:	f897 3cab 	ldrb.w	r3, [r7, #3243]	; 0xcab
 800244c:	3b0a      	subs	r3, #10
 800244e:	2b03      	cmp	r3, #3
 8002450:	d838      	bhi.n	80024c4 <process_expression+0x3a0>
 8002452:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <process_expression+0x334>)
 8002454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002458:	08002469 	.word	0x08002469
 800245c:	08002479 	.word	0x08002479
 8002460:	08002489 	.word	0x08002489
 8002464:	0800249b 	.word	0x0800249b
        case 10: result += current_number; break; // 
 8002468:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 800246c:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002470:	4413      	add	r3, r2
 8002472:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 8002476:	e025      	b.n	80024c4 <process_expression+0x3a0>
        case 11: result -= current_number; break; // 
 8002478:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 800247c:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 8002486:	e01d      	b.n	80024c4 <process_expression+0x3a0>
        case 12: result *= current_number; break; // 
 8002488:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	; 0xcb0
 800248c:	f8d7 2cac 	ldr.w	r2, [r7, #3244]	; 0xcac
 8002490:	fb02 f303 	mul.w	r3, r2, r3
 8002494:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 8002498:	e014      	b.n	80024c4 <process_expression+0x3a0>
        case 13: result /= current_number; break; // 
 800249a:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	; 0xcb0
 800249e:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 80024a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80024a6:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
 80024aa:	e00b      	b.n	80024c4 <process_expression+0x3a0>
 80024ac:	0800ca4c 	.word	0x0800ca4c
 80024b0:	0800ca60 	.word	0x0800ca60
 80024b4:	0800ca6c 	.word	0x0800ca6c
 80024b8:	0800ca80 	.word	0x0800ca80
        }
    }
    else {
        // 
        result = current_number;
 80024bc:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	; 0xcac
 80024c0:	f8c7 3cb0 	str.w	r3, [r7, #3248]	; 0xcb0
    }

    // 
    expression[expression_index] = '\0';
 80024c4:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 80024c8:	f5a3 624b 	sub.w	r2, r3, #3248	; 0xcb0
 80024cc:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	; 0xcb4
 80024d0:	4413      	add	r3, r2
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]

    // 
    lcd_show_string(120, 100, 200, 16, 16, "                ", BLUE);
 80024d6:	231f      	movs	r3, #31
 80024d8:	9302      	str	r3, [sp, #8]
 80024da:	4b1f      	ldr	r3, [pc, #124]	; (8002558 <process_expression+0x434>)
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	2310      	movs	r3, #16
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2310      	movs	r3, #16
 80024e4:	22c8      	movs	r2, #200	; 0xc8
 80024e6:	2164      	movs	r1, #100	; 0x64
 80024e8:	2078      	movs	r0, #120	; 0x78
 80024ea:	f003 fe39 	bl	8006160 <lcd_show_string>
    lcd_show_string(120, 120, 200, 16, 16, "                ", BLUE);
 80024ee:	231f      	movs	r3, #31
 80024f0:	9302      	str	r3, [sp, #8]
 80024f2:	4b19      	ldr	r3, [pc, #100]	; (8002558 <process_expression+0x434>)
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	2310      	movs	r3, #16
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	2310      	movs	r3, #16
 80024fc:	22c8      	movs	r2, #200	; 0xc8
 80024fe:	2178      	movs	r1, #120	; 0x78
 8002500:	2078      	movs	r0, #120	; 0x78
 8002502:	f003 fe2d 	bl	8006160 <lcd_show_string>
    lcd_show_string(120, 140, 200, 16, 16, "                ", BLUE);
 8002506:	231f      	movs	r3, #31
 8002508:	9302      	str	r3, [sp, #8]
 800250a:	4b13      	ldr	r3, [pc, #76]	; (8002558 <process_expression+0x434>)
 800250c:	9301      	str	r3, [sp, #4]
 800250e:	2310      	movs	r3, #16
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2310      	movs	r3, #16
 8002514:	22c8      	movs	r2, #200	; 0xc8
 8002516:	218c      	movs	r1, #140	; 0x8c
 8002518:	2078      	movs	r0, #120	; 0x78
 800251a:	f003 fe21 	bl	8006160 <lcd_show_string>
    lcd_show_string(120, 160, 200, 16, 16, "finished", BLUE);
 800251e:	231f      	movs	r3, #31
 8002520:	9302      	str	r3, [sp, #8]
 8002522:	4b0e      	ldr	r3, [pc, #56]	; (800255c <process_expression+0x438>)
 8002524:	9301      	str	r3, [sp, #4]
 8002526:	2310      	movs	r3, #16
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	2310      	movs	r3, #16
 800252c:	22c8      	movs	r2, #200	; 0xc8
 800252e:	21a0      	movs	r1, #160	; 0xa0
 8002530:	2078      	movs	r0, #120	; 0x78
 8002532:	f003 fe15 	bl	8006160 <lcd_show_string>
    sprintf(output_string, "%s=%d", expression, result);
 8002536:	f107 0210 	add.w	r2, r7, #16
 800253a:	f507 634c 	add.w	r3, r7, #3264	; 0xcc0
 800253e:	f6a3 40b8 	subw	r0, r3, #3256	; 0xcb8
 8002542:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	; 0xcb0
 8002546:	4906      	ldr	r1, [pc, #24]	; (8002560 <process_expression+0x43c>)
 8002548:	6800      	ldr	r0, [r0, #0]
 800254a:	f008 f99d 	bl	800a888 <siprintf>
}
 800254e:	bf00      	nop
 8002550:	f507 674c 	add.w	r7, r7, #3264	; 0xcc0
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	0800ca8c 	.word	0x0800ca8c
 800255c:	0800caa0 	.word	0x0800caa0
 8002560:	0800caac 	.word	0x0800caac

08002564 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <HAL_MspInit+0x4c>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	4a0f      	ldr	r2, [pc, #60]	; (80025b0 <HAL_MspInit+0x4c>)
 8002574:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002578:	6453      	str	r3, [r2, #68]	; 0x44
 800257a:	4b0d      	ldr	r3, [pc, #52]	; (80025b0 <HAL_MspInit+0x4c>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	603b      	str	r3, [r7, #0]
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_MspInit+0x4c>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a08      	ldr	r2, [pc, #32]	; (80025b0 <HAL_MspInit+0x4c>)
 8002590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_MspInit+0x4c>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40023800 	.word	0x40023800

080025b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <NMI_Handler+0x4>

080025ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025be:	e7fe      	b.n	80025be <HardFault_Handler+0x4>

080025c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <MemManage_Handler+0x4>

080025c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ca:	e7fe      	b.n	80025ca <BusFault_Handler+0x4>

080025cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025d0:	e7fe      	b.n	80025d0 <UsageFault_Handler+0x4>

080025d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d2:	b480      	push	{r7}
 80025d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002600:	f005 fcc0 	bl	8007f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}

08002608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
	return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_kill>:

int _kill(int pid, int sig)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002622:	f008 f9f7 	bl	800aa14 <__errno>
 8002626:	4603      	mov	r3, r0
 8002628:	2216      	movs	r2, #22
 800262a:	601a      	str	r2, [r3, #0]
	return -1;
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_exit>:

void _exit (int status)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002640:	f04f 31ff 	mov.w	r1, #4294967295
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff ffe7 	bl	8002618 <_kill>
	while (1) {}		/* Make sure we hang here */
 800264a:	e7fe      	b.n	800264a <_exit+0x12>

0800264c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e00a      	b.n	8002674 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800265e:	f3af 8000 	nop.w
 8002662:	4601      	mov	r1, r0
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	60ba      	str	r2, [r7, #8]
 800266a:	b2ca      	uxtb	r2, r1
 800266c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	3301      	adds	r3, #1
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	429a      	cmp	r2, r3
 800267a:	dbf0      	blt.n	800265e <_read+0x12>
	}

return len;
 800267c:	687b      	ldr	r3, [r7, #4]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b086      	sub	sp, #24
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e009      	b.n	80026ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	60ba      	str	r2, [r7, #8]
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	3301      	adds	r3, #1
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	dbf1      	blt.n	8002698 <_write+0x12>
	}
	return len;
 80026b4:	687b      	ldr	r3, [r7, #4]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3718      	adds	r7, #24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <_close>:

int _close(int file)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
	return -1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026e6:	605a      	str	r2, [r3, #4]
	return 0;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <_isatty>:

int _isatty(int file)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
	return 1;
 80026fe:	2301      	movs	r3, #1
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
	return 0;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002730:	4a14      	ldr	r2, [pc, #80]	; (8002784 <_sbrk+0x5c>)
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <_sbrk+0x60>)
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800273c:	4b13      	ldr	r3, [pc, #76]	; (800278c <_sbrk+0x64>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d102      	bne.n	800274a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002744:	4b11      	ldr	r3, [pc, #68]	; (800278c <_sbrk+0x64>)
 8002746:	4a12      	ldr	r2, [pc, #72]	; (8002790 <_sbrk+0x68>)
 8002748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <_sbrk+0x64>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	429a      	cmp	r2, r3
 8002756:	d207      	bcs.n	8002768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002758:	f008 f95c 	bl	800aa14 <__errno>
 800275c:	4603      	mov	r3, r0
 800275e:	220c      	movs	r2, #12
 8002760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002762:	f04f 33ff 	mov.w	r3, #4294967295
 8002766:	e009      	b.n	800277c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800276e:	4b07      	ldr	r3, [pc, #28]	; (800278c <_sbrk+0x64>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	4a05      	ldr	r2, [pc, #20]	; (800278c <_sbrk+0x64>)
 8002778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800277a:	68fb      	ldr	r3, [r7, #12]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20020000 	.word	0x20020000
 8002788:	00000400 	.word	0x00000400
 800278c:	20004430 	.word	0x20004430
 8002790:	20004700 	.word	0x20004700

08002794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <SystemInit+0x20>)
 800279a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279e:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <SystemInit+0x20>)
 80027a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027bc:	480d      	ldr	r0, [pc, #52]	; (80027f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027be:	490e      	ldr	r1, [pc, #56]	; (80027f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027c0:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c4:	e002      	b.n	80027cc <LoopCopyDataInit>

080027c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ca:	3304      	adds	r3, #4

080027cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d0:	d3f9      	bcc.n	80027c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027d4:	4c0b      	ldr	r4, [pc, #44]	; (8002804 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d8:	e001      	b.n	80027de <LoopFillZerobss>

080027da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027dc:	3204      	adds	r2, #4

080027de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e0:	d3fb      	bcc.n	80027da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027e2:	f7ff ffd7 	bl	8002794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027e6:	f008 f91b 	bl	800aa20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ea:	f7fe ffed 	bl	80017c8 <main>
  bx  lr    
 80027ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	20003a10 	.word	0x20003a10
  ldr r2, =_sidata
 80027fc:	0800fedc 	.word	0x0800fedc
  ldr r2, =_sbss
 8002800:	20003a10 	.word	0x20003a10
  ldr r4, =_ebss
 8002804:	200046fc 	.word	0x200046fc

08002808 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC_IRQHandler>

0800280a <at24cxx_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void at24cxx_init(void)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	af00      	add	r7, sp, #0
    iic_init();
 800280e:	f000 f89d 	bl	800294c <iic_init>
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}

08002816 <at24cxx_read_one_byte>:
 * @brief       AT24CXX
 * @param       readaddr: 
 * @retval      
 */
uint8_t at24cxx_read_one_byte(uint16_t addr)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b084      	sub	sp, #16
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	80fb      	strh	r3, [r7, #6]
    uint8_t temp = 0;
 8002820:	2300      	movs	r3, #0
 8002822:	73fb      	strb	r3, [r7, #15]
    iic_start();    /*  */
 8002824:	f000 f8de 	bl	80029e4 <iic_start>
        iic_wait_ack();         /* ,ACK */
        iic_send_byte(addr >> 8);   /*  */
    }
    else 
    {
        iic_send_byte(0xA0 + ((addr >> 8) << 1));   /*  0xA0 + a8/a9/a10, */
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	0a1b      	lsrs	r3, r3, #8
 800282c:	b29b      	uxth	r3, r3
 800282e:	b2db      	uxtb	r3, r3
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	b2db      	uxtb	r3, r3
 8002834:	3b60      	subs	r3, #96	; 0x60
 8002836:	b2db      	uxtb	r3, r3
 8002838:	4618      	mov	r0, r3
 800283a:	f000 f993 	bl	8002b64 <iic_send_byte>
    }
    
    iic_wait_ack();             /* ,ACK */
 800283e:	f000 f913 	bl	8002a68 <iic_wait_ack>
    iic_send_byte(addr % 256);  /*  */
 8002842:	88fb      	ldrh	r3, [r7, #6]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f98c 	bl	8002b64 <iic_send_byte>
    iic_wait_ack();             /* ACK,  */
 800284c:	f000 f90c 	bl	8002a68 <iic_wait_ack>
    
    iic_start();                /*  */ 
 8002850:	f000 f8c8 	bl	80029e4 <iic_start>
    iic_send_byte(0xA1);        /* , IIC1,  */
 8002854:	20a1      	movs	r0, #161	; 0xa1
 8002856:	f000 f985 	bl	8002b64 <iic_send_byte>
    iic_wait_ack();             /* ,ACK */
 800285a:	f000 f905 	bl	8002a68 <iic_wait_ack>
    temp = iic_read_byte(0);    /*  */
 800285e:	2000      	movs	r0, #0
 8002860:	f000 f9be 	bl	8002be0 <iic_read_byte>
 8002864:	4603      	mov	r3, r0
 8002866:	73fb      	strb	r3, [r7, #15]
    iic_stop();                 /*  */
 8002868:	f000 f8e0 	bl	8002a2c <iic_stop>
    return temp;
 800286c:	7bfb      	ldrb	r3, [r7, #15]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <at24cxx_write_one_byte>:
 * @param       addr: 
 * @param       data: 
 * @retval      
 */
void at24cxx_write_one_byte(uint16_t addr, uint8_t data)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	4603      	mov	r3, r0
 800287e:	460a      	mov	r2, r1
 8002880:	80fb      	strh	r3, [r7, #6]
 8002882:	4613      	mov	r3, r2
 8002884:	717b      	strb	r3, [r7, #5]
    /* :at24cxx_read_one_byte,  */
    iic_start();    /*  */
 8002886:	f000 f8ad 	bl	80029e4 <iic_start>
        iic_wait_ack();         /* ,ACK */
        iic_send_byte(addr >> 8);   /*  */
    }
    else
    {
        iic_send_byte(0xA0 + ((addr >> 8) << 1));   /*  0xA0 + a8/a9/a10, */
 800288a:	88fb      	ldrh	r3, [r7, #6]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	b29b      	uxth	r3, r3
 8002890:	b2db      	uxtb	r3, r3
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	b2db      	uxtb	r3, r3
 8002896:	3b60      	subs	r3, #96	; 0x60
 8002898:	b2db      	uxtb	r3, r3
 800289a:	4618      	mov	r0, r3
 800289c:	f000 f962 	bl	8002b64 <iic_send_byte>
    }
    
    iic_wait_ack();             /* ,ACK */
 80028a0:	f000 f8e2 	bl	8002a68 <iic_wait_ack>
    iic_send_byte(addr % 256);  /*  */
 80028a4:	88fb      	ldrh	r3, [r7, #6]
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 f95b 	bl	8002b64 <iic_send_byte>
    iic_wait_ack();             /* ACK,  */
 80028ae:	f000 f8db 	bl	8002a68 <iic_wait_ack>
    
    /* ,, */
    iic_send_byte(data);        /* 1 */
 80028b2:	797b      	ldrb	r3, [r7, #5]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 f955 	bl	8002b64 <iic_send_byte>
    iic_wait_ack();             /* ACK */
 80028ba:	f000 f8d5 	bl	8002a68 <iic_wait_ack>
    iic_stop();                 /*  */
 80028be:	f000 f8b5 	bl	8002a2c <iic_stop>
    delay_ms(10);               /* : EEPROM ,10ms */
 80028c2:	200a      	movs	r0, #10
 80028c4:	f007 f97a 	bl	8009bbc <delay_ms>
}
 80028c8:	bf00      	nop
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <at24cxx_read>:
 * @param       pbuf    : 
 * @param       datalen : 
 * @retval      
 */
void at24cxx_read(uint16_t addr, uint8_t *pbuf, uint16_t datalen)
{
 80028d0:	b590      	push	{r4, r7, lr}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	6039      	str	r1, [r7, #0]
 80028da:	80fb      	strh	r3, [r7, #6]
 80028dc:	4613      	mov	r3, r2
 80028de:	80bb      	strh	r3, [r7, #4]
    while (datalen--)
 80028e0:	e00a      	b.n	80028f8 <at24cxx_read+0x28>
    {
        *pbuf++ = at24cxx_read_one_byte(addr++);
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	1c5a      	adds	r2, r3, #1
 80028e6:	80fa      	strh	r2, [r7, #6]
 80028e8:	683c      	ldr	r4, [r7, #0]
 80028ea:	1c62      	adds	r2, r4, #1
 80028ec:	603a      	str	r2, [r7, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ff91 	bl	8002816 <at24cxx_read_one_byte>
 80028f4:	4603      	mov	r3, r0
 80028f6:	7023      	strb	r3, [r4, #0]
    while (datalen--)
 80028f8:	88bb      	ldrh	r3, [r7, #4]
 80028fa:	1e5a      	subs	r2, r3, #1
 80028fc:	80ba      	strh	r2, [r7, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ef      	bne.n	80028e2 <at24cxx_read+0x12>
    }
}
 8002902:	bf00      	nop
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bd90      	pop	{r4, r7, pc}

0800290c <at24cxx_write>:
 * @param       pbuf    : 
 * @param       datalen : 
 * @retval      
 */
void at24cxx_write(uint16_t addr, uint8_t *pbuf, uint16_t datalen)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	6039      	str	r1, [r7, #0]
 8002916:	80fb      	strh	r3, [r7, #6]
 8002918:	4613      	mov	r3, r2
 800291a:	80bb      	strh	r3, [r7, #4]
    while (datalen--)
 800291c:	e00c      	b.n	8002938 <at24cxx_write+0x2c>
    {
        at24cxx_write_one_byte(addr, *pbuf);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	781a      	ldrb	r2, [r3, #0]
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	4611      	mov	r1, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ffa5 	bl	8002876 <at24cxx_write_one_byte>
        addr++;
 800292c:	88fb      	ldrh	r3, [r7, #6]
 800292e:	3301      	adds	r3, #1
 8002930:	80fb      	strh	r3, [r7, #6]
        pbuf++;
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	603b      	str	r3, [r7, #0]
    while (datalen--)
 8002938:	88bb      	ldrh	r3, [r7, #4]
 800293a:	1e5a      	subs	r2, r3, #1
 800293c:	80ba      	strh	r2, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1ed      	bne.n	800291e <at24cxx_write+0x12>
    }
}
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <iic_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;

    IIC_SCL_GPIO_CLK_ENABLE();  /* SCL */
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <iic_init+0x80>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <iic_init+0x80>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <iic_init+0x80>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
    IIC_SDA_GPIO_CLK_ENABLE();  /* SDA */
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
 8002972:	4b16      	ldr	r3, [pc, #88]	; (80029cc <iic_init+0x80>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	4a15      	ldr	r2, [pc, #84]	; (80029cc <iic_init+0x80>)
 8002978:	f043 0302 	orr.w	r3, r3, #2
 800297c:	6313      	str	r3, [r2, #48]	; 0x30
 800297e:	4b13      	ldr	r3, [pc, #76]	; (80029cc <iic_init+0x80>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	607b      	str	r3, [r7, #4]
 8002988:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = IIC_SCL_GPIO_PIN;
 800298a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800298e:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;        /*  */
 8002990:	2301      	movs	r3, #1
 8002992:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                /*  */
 8002994:	2301      	movs	r3, #1
 8002996:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; /*  */
 8002998:	2303      	movs	r3, #3
 800299a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(IIC_SCL_GPIO_PORT, &gpio_init_struct);/* SCL */
 800299c:	f107 030c 	add.w	r3, r7, #12
 80029a0:	4619      	mov	r1, r3
 80029a2:	480b      	ldr	r0, [pc, #44]	; (80029d0 <iic_init+0x84>)
 80029a4:	f005 fc86 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = IIC_SDA_GPIO_PIN;
 80029a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ac:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_OD;        /*  */
 80029ae:	2311      	movs	r3, #17
 80029b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(IIC_SDA_GPIO_PORT, &gpio_init_struct);/* SDA */
 80029b2:	f107 030c 	add.w	r3, r7, #12
 80029b6:	4619      	mov	r1, r3
 80029b8:	4805      	ldr	r0, [pc, #20]	; (80029d0 <iic_init+0x84>)
 80029ba:	f005 fc7b 	bl	80082b4 <HAL_GPIO_Init>
    /* SDA,,, IO, (=1),  */

    iic_stop();     /*  */
 80029be:	f000 f835 	bl	8002a2c <iic_stop>
}
 80029c2:	bf00      	nop
 80029c4:	3720      	adds	r7, #32
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40020400 	.word	0x40020400

080029d4 <iic_delay>:
 * @brief       IIC,IIC
 * @param       
 * @retval      
 */
static void iic_delay(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
    delay_us(2);    /* 2us, 250Khz */
 80029d8:	2002      	movs	r0, #2
 80029da:	f007 f8b1 	bl	8009b40 <delay_us>
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <iic_start>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_start(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
    IIC_SDA(1);
 80029e8:	2201      	movs	r2, #1
 80029ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029ee:	480e      	ldr	r0, [pc, #56]	; (8002a28 <iic_start+0x44>)
 80029f0:	f005 fe14 	bl	800861c <HAL_GPIO_WritePin>
    IIC_SCL(1);
 80029f4:	2201      	movs	r2, #1
 80029f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029fa:	480b      	ldr	r0, [pc, #44]	; (8002a28 <iic_start+0x44>)
 80029fc:	f005 fe0e 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a00:	f7ff ffe8 	bl	80029d4 <iic_delay>
    IIC_SDA(0);     /* START: SCL, SDA,  */
 8002a04:	2200      	movs	r2, #0
 8002a06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a0a:	4807      	ldr	r0, [pc, #28]	; (8002a28 <iic_start+0x44>)
 8002a0c:	f005 fe06 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a10:	f7ff ffe0 	bl	80029d4 <iic_delay>
    IIC_SCL(0);     /* I2C */
 8002a14:	2200      	movs	r2, #0
 8002a16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a1a:	4803      	ldr	r0, [pc, #12]	; (8002a28 <iic_start+0x44>)
 8002a1c:	f005 fdfe 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a20:	f7ff ffd8 	bl	80029d4 <iic_delay>
}
 8002a24:	bf00      	nop
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40020400 	.word	0x40020400

08002a2c <iic_stop>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_stop(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
    IIC_SDA(0);     /* STOP: SCL, SDA,  */
 8002a30:	2200      	movs	r2, #0
 8002a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a36:	480b      	ldr	r0, [pc, #44]	; (8002a64 <iic_stop+0x38>)
 8002a38:	f005 fdf0 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a3c:	f7ff ffca 	bl	80029d4 <iic_delay>
    IIC_SCL(1);
 8002a40:	2201      	movs	r2, #1
 8002a42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a46:	4807      	ldr	r0, [pc, #28]	; (8002a64 <iic_stop+0x38>)
 8002a48:	f005 fde8 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a4c:	f7ff ffc2 	bl	80029d4 <iic_delay>
    IIC_SDA(1);     /* I2C */
 8002a50:	2201      	movs	r2, #1
 8002a52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a56:	4803      	ldr	r0, [pc, #12]	; (8002a64 <iic_stop+0x38>)
 8002a58:	f005 fde0 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a5c:	f7ff ffba 	bl	80029d4 <iic_delay>
}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40020400 	.word	0x40020400

08002a68 <iic_wait_ack>:
 * @param       
 * @retval      1
 *              0
 */
uint8_t iic_wait_ack(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
    uint8_t waittime = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	71fb      	strb	r3, [r7, #7]
    uint8_t rack = 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	71bb      	strb	r3, [r7, #6]

    IIC_SDA(1);     /* SDA(SDA) */
 8002a76:	2201      	movs	r2, #1
 8002a78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a7c:	4816      	ldr	r0, [pc, #88]	; (8002ad8 <iic_wait_ack+0x70>)
 8002a7e:	f005 fdcd 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a82:	f7ff ffa7 	bl	80029d4 <iic_delay>
    IIC_SCL(1);     /* SCL=1, ACK */
 8002a86:	2201      	movs	r2, #1
 8002a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a8c:	4812      	ldr	r0, [pc, #72]	; (8002ad8 <iic_wait_ack+0x70>)
 8002a8e:	f005 fdc5 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002a92:	f7ff ff9f 	bl	80029d4 <iic_delay>

    while (IIC_READ_SDA)    /*  */
 8002a96:	e00a      	b.n	8002aae <iic_wait_ack+0x46>
    {
        waittime++;
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	71fb      	strb	r3, [r7, #7]

        if (waittime > 250)
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2bfa      	cmp	r3, #250	; 0xfa
 8002aa2:	d904      	bls.n	8002aae <iic_wait_ack+0x46>
        {
            iic_stop();
 8002aa4:	f7ff ffc2 	bl	8002a2c <iic_stop>
            rack = 1;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	71bb      	strb	r3, [r7, #6]
            break;
 8002aac:	e007      	b.n	8002abe <iic_wait_ack+0x56>
    while (IIC_READ_SDA)    /*  */
 8002aae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ab2:	4809      	ldr	r0, [pc, #36]	; (8002ad8 <iic_wait_ack+0x70>)
 8002ab4:	f005 fd9a 	bl	80085ec <HAL_GPIO_ReadPin>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1ec      	bne.n	8002a98 <iic_wait_ack+0x30>
        }
    }

    IIC_SCL(0);     /* SCL=0, ACK */
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ac4:	4804      	ldr	r0, [pc, #16]	; (8002ad8 <iic_wait_ack+0x70>)
 8002ac6:	f005 fda9 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002aca:	f7ff ff83 	bl	80029d4 <iic_delay>
    return rack;
 8002ace:	79bb      	ldrb	r3, [r7, #6]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40020400 	.word	0x40020400

08002adc <iic_ack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void iic_ack(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
    IIC_SDA(0);     /* SCL 0 -> 1  SDA = 0, */
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ae6:	480f      	ldr	r0, [pc, #60]	; (8002b24 <iic_ack+0x48>)
 8002ae8:	f005 fd98 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002aec:	f7ff ff72 	bl	80029d4 <iic_delay>
    IIC_SCL(1);     /*  */
 8002af0:	2201      	movs	r2, #1
 8002af2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002af6:	480b      	ldr	r0, [pc, #44]	; (8002b24 <iic_ack+0x48>)
 8002af8:	f005 fd90 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002afc:	f7ff ff6a 	bl	80029d4 <iic_delay>
    IIC_SCL(0);
 8002b00:	2200      	movs	r2, #0
 8002b02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b06:	4807      	ldr	r0, [pc, #28]	; (8002b24 <iic_ack+0x48>)
 8002b08:	f005 fd88 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002b0c:	f7ff ff62 	bl	80029d4 <iic_delay>
    IIC_SDA(1);     /* SDA */
 8002b10:	2201      	movs	r2, #1
 8002b12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b16:	4803      	ldr	r0, [pc, #12]	; (8002b24 <iic_ack+0x48>)
 8002b18:	f005 fd80 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002b1c:	f7ff ff5a 	bl	80029d4 <iic_delay>
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40020400 	.word	0x40020400

08002b28 <iic_nack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void iic_nack(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
    IIC_SDA(1);     /* SCL 0 -> 1   SDA = 1, */
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b32:	480b      	ldr	r0, [pc, #44]	; (8002b60 <iic_nack+0x38>)
 8002b34:	f005 fd72 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002b38:	f7ff ff4c 	bl	80029d4 <iic_delay>
    IIC_SCL(1);     /*  */
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b42:	4807      	ldr	r0, [pc, #28]	; (8002b60 <iic_nack+0x38>)
 8002b44:	f005 fd6a 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002b48:	f7ff ff44 	bl	80029d4 <iic_delay>
    IIC_SCL(0);
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b52:	4803      	ldr	r0, [pc, #12]	; (8002b60 <iic_nack+0x38>)
 8002b54:	f005 fd62 	bl	800861c <HAL_GPIO_WritePin>
    iic_delay();
 8002b58:	f7ff ff3c 	bl	80029d4 <iic_delay>
}
 8002b5c:	bf00      	nop
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40020400 	.word	0x40020400

08002b64 <iic_send_byte>:
 * @brief       IIC
 * @param       data: 
 * @retval      
 */
void iic_send_byte(uint8_t data)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    
    for (t = 0; t < 8; t++)
 8002b6e:	2300      	movs	r3, #0
 8002b70:	73fb      	strb	r3, [r7, #15]
 8002b72:	e026      	b.n	8002bc2 <iic_send_byte+0x5e>
    {
        IIC_SDA((data & 0x80) >> 7);    /*  */
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	da06      	bge.n	8002b8a <iic_send_byte+0x26>
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b82:	4816      	ldr	r0, [pc, #88]	; (8002bdc <iic_send_byte+0x78>)
 8002b84:	f005 fd4a 	bl	800861c <HAL_GPIO_WritePin>
 8002b88:	e005      	b.n	8002b96 <iic_send_byte+0x32>
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b90:	4812      	ldr	r0, [pc, #72]	; (8002bdc <iic_send_byte+0x78>)
 8002b92:	f005 fd43 	bl	800861c <HAL_GPIO_WritePin>
        iic_delay();
 8002b96:	f7ff ff1d 	bl	80029d4 <iic_delay>
        IIC_SCL(1);
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ba0:	480e      	ldr	r0, [pc, #56]	; (8002bdc <iic_send_byte+0x78>)
 8002ba2:	f005 fd3b 	bl	800861c <HAL_GPIO_WritePin>
        iic_delay();
 8002ba6:	f7ff ff15 	bl	80029d4 <iic_delay>
        IIC_SCL(0);
 8002baa:	2200      	movs	r2, #0
 8002bac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bb0:	480a      	ldr	r0, [pc, #40]	; (8002bdc <iic_send_byte+0x78>)
 8002bb2:	f005 fd33 	bl	800861c <HAL_GPIO_WritePin>
        data <<= 1;     /* 1, */
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	71fb      	strb	r3, [r7, #7]
    for (t = 0; t < 8; t++)
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b07      	cmp	r3, #7
 8002bc6:	d9d5      	bls.n	8002b74 <iic_send_byte+0x10>
    }
    IIC_SDA(1);         /* , SDA */
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002bce:	4803      	ldr	r0, [pc, #12]	; (8002bdc <iic_send_byte+0x78>)
 8002bd0:	f005 fd24 	bl	800861c <HAL_GPIO_WritePin>
}
 8002bd4:	bf00      	nop
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40020400 	.word	0x40020400

08002be0 <iic_read_byte>:
 * @brief       IIC
 * @param       ack:  ack=1ack; ack=0nack
 * @retval      
 */
uint8_t iic_read_byte(uint8_t ack)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
    uint8_t i, receive = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < 8; i++ )    /* 1 */
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
 8002bf2:	e020      	b.n	8002c36 <iic_read_byte+0x56>
    {
        receive <<= 1;  /* , */
 8002bf4:	7bbb      	ldrb	r3, [r7, #14]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	73bb      	strb	r3, [r7, #14]
        IIC_SCL(1);
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c00:	4815      	ldr	r0, [pc, #84]	; (8002c58 <iic_read_byte+0x78>)
 8002c02:	f005 fd0b 	bl	800861c <HAL_GPIO_WritePin>
        iic_delay();
 8002c06:	f7ff fee5 	bl	80029d4 <iic_delay>

        if (IIC_READ_SDA)
 8002c0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c0e:	4812      	ldr	r0, [pc, #72]	; (8002c58 <iic_read_byte+0x78>)
 8002c10:	f005 fcec 	bl	80085ec <HAL_GPIO_ReadPin>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <iic_read_byte+0x40>
        {
            receive++;
 8002c1a:	7bbb      	ldrb	r3, [r7, #14]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	73bb      	strb	r3, [r7, #14]
        }
        
        IIC_SCL(0);
 8002c20:	2200      	movs	r2, #0
 8002c22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c26:	480c      	ldr	r0, [pc, #48]	; (8002c58 <iic_read_byte+0x78>)
 8002c28:	f005 fcf8 	bl	800861c <HAL_GPIO_WritePin>
        iic_delay();
 8002c2c:	f7ff fed2 	bl	80029d4 <iic_delay>
    for (i = 0; i < 8; i++ )    /* 1 */
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	3301      	adds	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	2b07      	cmp	r3, #7
 8002c3a:	d9db      	bls.n	8002bf4 <iic_read_byte+0x14>
    }

    if (!ack)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d102      	bne.n	8002c48 <iic_read_byte+0x68>
    {
        iic_nack();     /* nACK */
 8002c42:	f7ff ff71 	bl	8002b28 <iic_nack>
 8002c46:	e001      	b.n	8002c4c <iic_read_byte+0x6c>
    }
    else
    {
        iic_ack();      /* ACK */
 8002c48:	f7ff ff48 	bl	8002adc <iic_ack>
    }

    return receive;
 8002c4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40020400 	.word	0x40020400

08002c5c <key_init>:
 * @brief       
 * @param       
 * @retval      
 */
void key_init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08a      	sub	sp, #40	; 0x28
 8002c60:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;                          /* GPIO */
    KEY0_GPIO_CLK_ENABLE();                                     /* KEY0 */
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	4b39      	ldr	r3, [pc, #228]	; (8002d4c <key_init+0xf0>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	4a38      	ldr	r2, [pc, #224]	; (8002d4c <key_init+0xf0>)
 8002c6c:	f043 0310 	orr.w	r3, r3, #16
 8002c70:	6313      	str	r3, [r2, #48]	; 0x30
 8002c72:	4b36      	ldr	r3, [pc, #216]	; (8002d4c <key_init+0xf0>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	693b      	ldr	r3, [r7, #16]
    KEY1_GPIO_CLK_ENABLE();                                     /* KEY1 */
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	4b32      	ldr	r3, [pc, #200]	; (8002d4c <key_init+0xf0>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	4a31      	ldr	r2, [pc, #196]	; (8002d4c <key_init+0xf0>)
 8002c88:	f043 0310 	orr.w	r3, r3, #16
 8002c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8e:	4b2f      	ldr	r3, [pc, #188]	; (8002d4c <key_init+0xf0>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]
    KEY2_GPIO_CLK_ENABLE();                                     /* KEY2 */
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	4b2b      	ldr	r3, [pc, #172]	; (8002d4c <key_init+0xf0>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	4a2a      	ldr	r2, [pc, #168]	; (8002d4c <key_init+0xf0>)
 8002ca4:	f043 0310 	orr.w	r3, r3, #16
 8002ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8002caa:	4b28      	ldr	r3, [pc, #160]	; (8002d4c <key_init+0xf0>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	f003 0310 	and.w	r3, r3, #16
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
    WKUP_GPIO_CLK_ENABLE();                                     /* WKUP */
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	607b      	str	r3, [r7, #4]
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <key_init+0xf0>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	4a23      	ldr	r2, [pc, #140]	; (8002d4c <key_init+0xf0>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc6:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <key_init+0xf0>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	607b      	str	r3, [r7, #4]
 8002cd0:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = KEY0_GPIO_PIN;                       /* KEY0 */
 8002cd2:	2310      	movs	r3, #16
 8002cd4:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002cda:	2301      	movs	r3, #1
 8002cdc:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002cde:	2302      	movs	r3, #2
 8002ce0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(KEY0_GPIO_PORT, &gpio_init_struct);           /* KEY0, */
 8002ce2:	f107 0314 	add.w	r3, r7, #20
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4819      	ldr	r0, [pc, #100]	; (8002d50 <key_init+0xf4>)
 8002cea:	f005 fae3 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY1_GPIO_PIN;                       /* KEY1 */
 8002cee:	2308      	movs	r3, #8
 8002cf0:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &gpio_init_struct);           /* KEY1, */
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4812      	ldr	r0, [pc, #72]	; (8002d50 <key_init+0xf4>)
 8002d06:	f005 fad5 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY2_GPIO_PIN;                       /* KEY2 */
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002d12:	2301      	movs	r3, #1
 8002d14:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002d16:	2302      	movs	r3, #2
 8002d18:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &gpio_init_struct);           /* KEY2, */
 8002d1a:	f107 0314 	add.w	r3, r7, #20
 8002d1e:	4619      	mov	r1, r3
 8002d20:	480b      	ldr	r0, [pc, #44]	; (8002d50 <key_init+0xf4>)
 8002d22:	f005 fac7 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = WKUP_GPIO_PIN;                       /* WKUP */
 8002d26:	2301      	movs	r3, #1
 8002d28:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLDOWN;                      /*  */
 8002d2e:	2302      	movs	r3, #2
 8002d30:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002d32:	2302      	movs	r3, #2
 8002d34:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(WKUP_GPIO_PORT, &gpio_init_struct);           /* WKUP, */
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4805      	ldr	r0, [pc, #20]	; (8002d54 <key_init+0xf8>)
 8002d3e:	f005 fab9 	bl	80082b4 <HAL_GPIO_Init>

}
 8002d42:	bf00      	nop
 8002d44:	3728      	adds	r7, #40	; 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40021000 	.word	0x40021000
 8002d54:	40020000 	.word	0x40020000

08002d58 <key_scan>:
 *              KEY1_PRES, 2, KEY1
 *              KEY2_PRES, 3, KEY2
 *              WKUP_PRES, 4, WKUP
 */
uint8_t key_scan(uint8_t mode)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	71fb      	strb	r3, [r7, #7]
    static uint8_t key_up = 1;  /*  */
    uint8_t keyval = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	73fb      	strb	r3, [r7, #15]

    if (mode) key_up = 1;       /*  */
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <key_scan+0x1a>
 8002d6c:	4b38      	ldr	r3, [pc, #224]	; (8002e50 <key_scan+0xf8>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]

    if (key_up && (KEY0 == 0 || KEY1 == 0 || KEY2 == 0 || WK_UP == 1))  /* 1,  */
 8002d72:	4b37      	ldr	r3, [pc, #220]	; (8002e50 <key_scan+0xf8>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d046      	beq.n	8002e08 <key_scan+0xb0>
 8002d7a:	2110      	movs	r1, #16
 8002d7c:	4835      	ldr	r0, [pc, #212]	; (8002e54 <key_scan+0xfc>)
 8002d7e:	f005 fc35 	bl	80085ec <HAL_GPIO_ReadPin>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d014      	beq.n	8002db2 <key_scan+0x5a>
 8002d88:	2108      	movs	r1, #8
 8002d8a:	4832      	ldr	r0, [pc, #200]	; (8002e54 <key_scan+0xfc>)
 8002d8c:	f005 fc2e 	bl	80085ec <HAL_GPIO_ReadPin>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00d      	beq.n	8002db2 <key_scan+0x5a>
 8002d96:	2104      	movs	r1, #4
 8002d98:	482e      	ldr	r0, [pc, #184]	; (8002e54 <key_scan+0xfc>)
 8002d9a:	f005 fc27 	bl	80085ec <HAL_GPIO_ReadPin>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <key_scan+0x5a>
 8002da4:	2101      	movs	r1, #1
 8002da6:	482c      	ldr	r0, [pc, #176]	; (8002e58 <key_scan+0x100>)
 8002da8:	f005 fc20 	bl	80085ec <HAL_GPIO_ReadPin>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d12a      	bne.n	8002e08 <key_scan+0xb0>
    {
        delay_ms(10);           /*  */
 8002db2:	200a      	movs	r0, #10
 8002db4:	f006 ff02 	bl	8009bbc <delay_ms>
        key_up = 0;
 8002db8:	4b25      	ldr	r3, [pc, #148]	; (8002e50 <key_scan+0xf8>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]

        if (KEY0 == 0)  keyval = KEY0_PRES;
 8002dbe:	2110      	movs	r1, #16
 8002dc0:	4824      	ldr	r0, [pc, #144]	; (8002e54 <key_scan+0xfc>)
 8002dc2:	f005 fc13 	bl	80085ec <HAL_GPIO_ReadPin>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <key_scan+0x78>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]

        if (KEY1 == 0)  keyval = KEY1_PRES;
 8002dd0:	2108      	movs	r1, #8
 8002dd2:	4820      	ldr	r0, [pc, #128]	; (8002e54 <key_scan+0xfc>)
 8002dd4:	f005 fc0a 	bl	80085ec <HAL_GPIO_ReadPin>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <key_scan+0x8a>
 8002dde:	2302      	movs	r3, #2
 8002de0:	73fb      	strb	r3, [r7, #15]

        if (KEY2 == 0)  keyval = KEY2_PRES;
 8002de2:	2104      	movs	r1, #4
 8002de4:	481b      	ldr	r0, [pc, #108]	; (8002e54 <key_scan+0xfc>)
 8002de6:	f005 fc01 	bl	80085ec <HAL_GPIO_ReadPin>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <key_scan+0x9c>
 8002df0:	2303      	movs	r3, #3
 8002df2:	73fb      	strb	r3, [r7, #15]

        if (WK_UP == 1) keyval = WKUP_PRES;
 8002df4:	2101      	movs	r1, #1
 8002df6:	4818      	ldr	r0, [pc, #96]	; (8002e58 <key_scan+0x100>)
 8002df8:	f005 fbf8 	bl	80085ec <HAL_GPIO_ReadPin>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d121      	bne.n	8002e46 <key_scan+0xee>
 8002e02:	2304      	movs	r3, #4
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e01e      	b.n	8002e46 <key_scan+0xee>
    }
    else if (KEY0 == 1 && KEY1 == 1 && KEY2 == 1 && WK_UP == 0)         /* ,  */
 8002e08:	2110      	movs	r1, #16
 8002e0a:	4812      	ldr	r0, [pc, #72]	; (8002e54 <key_scan+0xfc>)
 8002e0c:	f005 fbee 	bl	80085ec <HAL_GPIO_ReadPin>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d117      	bne.n	8002e46 <key_scan+0xee>
 8002e16:	2108      	movs	r1, #8
 8002e18:	480e      	ldr	r0, [pc, #56]	; (8002e54 <key_scan+0xfc>)
 8002e1a:	f005 fbe7 	bl	80085ec <HAL_GPIO_ReadPin>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d110      	bne.n	8002e46 <key_scan+0xee>
 8002e24:	2104      	movs	r1, #4
 8002e26:	480b      	ldr	r0, [pc, #44]	; (8002e54 <key_scan+0xfc>)
 8002e28:	f005 fbe0 	bl	80085ec <HAL_GPIO_ReadPin>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d109      	bne.n	8002e46 <key_scan+0xee>
 8002e32:	2101      	movs	r1, #1
 8002e34:	4808      	ldr	r0, [pc, #32]	; (8002e58 <key_scan+0x100>)
 8002e36:	f005 fbd9 	bl	80085ec <HAL_GPIO_ReadPin>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d102      	bne.n	8002e46 <key_scan+0xee>
    {
        key_up = 1;
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <key_scan+0xf8>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
    }

    return keyval;              /*  */
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	200037ec 	.word	0x200037ec
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40020000 	.word	0x40020000

08002e5c <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8002e60:	2011      	movs	r0, #17
 8002e62:	f002 f9b1 	bl	80051c8 <lcd_wr_regno>

    HAL_Delay(120);
 8002e66:	2078      	movs	r0, #120	; 0x78
 8002e68:	f006 feb9 	bl	8009bde <HAL_Delay>

    lcd_wr_regno(0x36);
 8002e6c:	2036      	movs	r0, #54	; 0x36
 8002e6e:	f002 f9ab 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002e72:	2000      	movs	r0, #0
 8002e74:	f002 f994 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8002e78:	203a      	movs	r0, #58	; 0x3a
 8002e7a:	f002 f9a5 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8002e7e:	2005      	movs	r0, #5
 8002e80:	f002 f98e 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002e84:	20b2      	movs	r0, #178	; 0xb2
 8002e86:	f002 f99f 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002e8a:	200c      	movs	r0, #12
 8002e8c:	f002 f988 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8002e90:	200c      	movs	r0, #12
 8002e92:	f002 f985 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e96:	2000      	movs	r0, #0
 8002e98:	f002 f982 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002e9c:	2033      	movs	r0, #51	; 0x33
 8002e9e:	f002 f97f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002ea2:	2033      	movs	r0, #51	; 0x33
 8002ea4:	f002 f97c 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8002ea8:	20b7      	movs	r0, #183	; 0xb7
 8002eaa:	f002 f98d 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x35);
 8002eae:	2035      	movs	r0, #53	; 0x35
 8002eb0:	f002 f976 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8002eb4:	20bb      	movs	r0, #187	; 0xbb
 8002eb6:	f002 f987 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8002eba:	2032      	movs	r0, #50	; 0x32
 8002ebc:	f002 f970 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8002ec0:	20c0      	movs	r0, #192	; 0xc0
 8002ec2:	f002 f981 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002ec6:	200c      	movs	r0, #12
 8002ec8:	f002 f96a 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8002ecc:	20c2      	movs	r0, #194	; 0xc2
 8002ece:	f002 f97b 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002ed2:	2001      	movs	r0, #1
 8002ed4:	f002 f964 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 8002ed8:	20c3      	movs	r0, #195	; 0xc3
 8002eda:	f002 f975 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8002ede:	2010      	movs	r0, #16
 8002ee0:	f002 f95e 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 8002ee4:	20c4      	movs	r0, #196	; 0xc4
 8002ee6:	f002 f96f 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8002eea:	2020      	movs	r0, #32
 8002eec:	f002 f958 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8002ef0:	20c6      	movs	r0, #198	; 0xc6
 8002ef2:	f002 f969 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 8002ef6:	200f      	movs	r0, #15
 8002ef8:	f002 f952 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8002efc:	20d0      	movs	r0, #208	; 0xd0
 8002efe:	f002 f963 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xA4); 
 8002f02:	20a4      	movs	r0, #164	; 0xa4
 8002f04:	f002 f94c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA1); 
 8002f08:	20a1      	movs	r0, #161	; 0xa1
 8002f0a:	f002 f949 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8002f0e:	20e0      	movs	r0, #224	; 0xe0
 8002f10:	f002 f95a 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002f14:	20d0      	movs	r0, #208	; 0xd0
 8002f16:	f002 f943 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f002 f940 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002f20:	2002      	movs	r0, #2
 8002f22:	f002 f93d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002f26:	2007      	movs	r0, #7
 8002f28:	f002 f93a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002f2c:	200a      	movs	r0, #10
 8002f2e:	f002 f937 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002f32:	2028      	movs	r0, #40	; 0x28
 8002f34:	f002 f934 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x32);
 8002f38:	2032      	movs	r0, #50	; 0x32
 8002f3a:	f002 f931 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8002f3e:	2044      	movs	r0, #68	; 0x44
 8002f40:	f002 f92e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x42);
 8002f44:	2042      	movs	r0, #66	; 0x42
 8002f46:	f002 f92b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x06);
 8002f4a:	2006      	movs	r0, #6
 8002f4c:	f002 f928 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002f50:	200e      	movs	r0, #14
 8002f52:	f002 f925 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x12);
 8002f56:	2012      	movs	r0, #18
 8002f58:	f002 f922 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x14);
 8002f5c:	2014      	movs	r0, #20
 8002f5e:	f002 f91f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002f62:	2017      	movs	r0, #23
 8002f64:	f002 f91c 	bl	80051a0 <lcd_wr_data>


    lcd_wr_regno(0xE1);  /* Set Gamma */
 8002f68:	20e1      	movs	r0, #225	; 0xe1
 8002f6a:	f002 f92d 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002f6e:	20d0      	movs	r0, #208	; 0xd0
 8002f70:	f002 f916 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f74:	2000      	movs	r0, #0
 8002f76:	f002 f913 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002f7a:	2002      	movs	r0, #2
 8002f7c:	f002 f910 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002f80:	2007      	movs	r0, #7
 8002f82:	f002 f90d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002f86:	200a      	movs	r0, #10
 8002f88:	f002 f90a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002f8c:	2028      	movs	r0, #40	; 0x28
 8002f8e:	f002 f907 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x31);
 8002f92:	2031      	movs	r0, #49	; 0x31
 8002f94:	f002 f904 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x54);
 8002f98:	2054      	movs	r0, #84	; 0x54
 8002f9a:	f002 f901 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x47);
 8002f9e:	2047      	movs	r0, #71	; 0x47
 8002fa0:	f002 f8fe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002fa4:	200e      	movs	r0, #14
 8002fa6:	f002 f8fb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8002faa:	201c      	movs	r0, #28
 8002fac:	f002 f8f8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002fb0:	2017      	movs	r0, #23
 8002fb2:	f002 f8f5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1b); 
 8002fb6:	201b      	movs	r0, #27
 8002fb8:	f002 f8f2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8002fbc:	201e      	movs	r0, #30
 8002fbe:	f002 f8ef 	bl	80051a0 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8002fc2:	202a      	movs	r0, #42	; 0x2a
 8002fc4:	f002 f900 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f002 f8e9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fce:	2000      	movs	r0, #0
 8002fd0:	f002 f8e6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fd4:	2000      	movs	r0, #0
 8002fd6:	f002 f8e3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xef);
 8002fda:	20ef      	movs	r0, #239	; 0xef
 8002fdc:	f002 f8e0 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8002fe0:	202b      	movs	r0, #43	; 0x2b
 8002fe2:	f002 f8f1 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f002 f8da 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fec:	2000      	movs	r0, #0
 8002fee:	f002 f8d7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f002 f8d4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8002ff8:	203f      	movs	r0, #63	; 0x3f
 8002ffa:	f002 f8d1 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8002ffe:	2029      	movs	r0, #41	; 0x29
 8003000:	f002 f8e2 	bl	80051c8 <lcd_wr_regno>
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}

08003008 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 800300c:	20cf      	movs	r0, #207	; 0xcf
 800300e:	f002 f8db 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003012:	2000      	movs	r0, #0
 8003014:	f002 f8c4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC1);
 8003018:	20c1      	movs	r0, #193	; 0xc1
 800301a:	f002 f8c1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x30);
 800301e:	2030      	movs	r0, #48	; 0x30
 8003020:	f002 f8be 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xED);
 8003024:	20ed      	movs	r0, #237	; 0xed
 8003026:	f002 f8cf 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x64);
 800302a:	2064      	movs	r0, #100	; 0x64
 800302c:	f002 f8b8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003030:	2003      	movs	r0, #3
 8003032:	f002 f8b5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x12);
 8003036:	2012      	movs	r0, #18
 8003038:	f002 f8b2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x81);
 800303c:	2081      	movs	r0, #129	; 0x81
 800303e:	f002 f8af 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8003042:	20e8      	movs	r0, #232	; 0xe8
 8003044:	f002 f8c0 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8003048:	2085      	movs	r0, #133	; 0x85
 800304a:	f002 f8a9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x10);
 800304e:	2010      	movs	r0, #16
 8003050:	f002 f8a6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003054:	207a      	movs	r0, #122	; 0x7a
 8003056:	f002 f8a3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 800305a:	20cb      	movs	r0, #203	; 0xcb
 800305c:	f002 f8b4 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x39);
 8003060:	2039      	movs	r0, #57	; 0x39
 8003062:	f002 f89d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003066:	202c      	movs	r0, #44	; 0x2c
 8003068:	f002 f89a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800306c:	2000      	movs	r0, #0
 800306e:	f002 f897 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003072:	2034      	movs	r0, #52	; 0x34
 8003074:	f002 f894 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003078:	2002      	movs	r0, #2
 800307a:	f002 f891 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 800307e:	20f7      	movs	r0, #247	; 0xf7
 8003080:	f002 f8a2 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003084:	2020      	movs	r0, #32
 8003086:	f002 f88b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 800308a:	20ea      	movs	r0, #234	; 0xea
 800308c:	f002 f89c 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003090:	2000      	movs	r0, #0
 8003092:	f002 f885 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003096:	2000      	movs	r0, #0
 8003098:	f002 f882 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 800309c:	20c0      	movs	r0, #192	; 0xc0
 800309e:	f002 f893 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 80030a2:	201b      	movs	r0, #27
 80030a4:	f002 f87c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 80030a8:	20c1      	movs	r0, #193	; 0xc1
 80030aa:	f002 f88d 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 80030ae:	2001      	movs	r0, #1
 80030b0:	f002 f876 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 80030b4:	20c5      	movs	r0, #197	; 0xc5
 80030b6:	f002 f887 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 80030ba:	2030      	movs	r0, #48	; 0x30
 80030bc:	f002 f870 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 80030c0:	2030      	movs	r0, #48	; 0x30
 80030c2:	f002 f86d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 80030c6:	20c7      	movs	r0, #199	; 0xc7
 80030c8:	f002 f87e 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xB7);
 80030cc:	20b7      	movs	r0, #183	; 0xb7
 80030ce:	f002 f867 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 80030d2:	2036      	movs	r0, #54	; 0x36
 80030d4:	f002 f878 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x48);
 80030d8:	2048      	movs	r0, #72	; 0x48
 80030da:	f002 f861 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 80030de:	203a      	movs	r0, #58	; 0x3a
 80030e0:	f002 f872 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x55);
 80030e4:	2055      	movs	r0, #85	; 0x55
 80030e6:	f002 f85b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 80030ea:	20b1      	movs	r0, #177	; 0xb1
 80030ec:	f002 f86c 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80030f0:	2000      	movs	r0, #0
 80030f2:	f002 f855 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1A);
 80030f6:	201a      	movs	r0, #26
 80030f8:	f002 f852 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 80030fc:	20b6      	movs	r0, #182	; 0xb6
 80030fe:	f002 f863 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003102:	200a      	movs	r0, #10
 8003104:	f002 f84c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003108:	20a2      	movs	r0, #162	; 0xa2
 800310a:	f002 f849 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 800310e:	20f2      	movs	r0, #242	; 0xf2
 8003110:	f002 f85a 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003114:	2000      	movs	r0, #0
 8003116:	f002 f843 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 800311a:	2026      	movs	r0, #38	; 0x26
 800311c:	f002 f854 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003120:	2001      	movs	r0, #1
 8003122:	f002 f83d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 8003126:	20e0      	movs	r0, #224	; 0xe0
 8003128:	f002 f84e 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 800312c:	200f      	movs	r0, #15
 800312e:	f002 f837 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003132:	202a      	movs	r0, #42	; 0x2a
 8003134:	f002 f834 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003138:	2028      	movs	r0, #40	; 0x28
 800313a:	f002 f831 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x08);
 800313e:	2008      	movs	r0, #8
 8003140:	f002 f82e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8003144:	200e      	movs	r0, #14
 8003146:	f002 f82b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x08);
 800314a:	2008      	movs	r0, #8
 800314c:	f002 f828 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003150:	2054      	movs	r0, #84	; 0x54
 8003152:	f002 f825 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA9);
 8003156:	20a9      	movs	r0, #169	; 0xa9
 8003158:	f002 f822 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x43);
 800315c:	2043      	movs	r0, #67	; 0x43
 800315e:	f002 f81f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0A);
 8003162:	200a      	movs	r0, #10
 8003164:	f002 f81c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003168:	200f      	movs	r0, #15
 800316a:	f002 f819 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800316e:	2000      	movs	r0, #0
 8003170:	f002 f816 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003174:	2000      	movs	r0, #0
 8003176:	f002 f813 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800317a:	2000      	movs	r0, #0
 800317c:	f002 f810 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003180:	2000      	movs	r0, #0
 8003182:	f002 f80d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xE1);    /* Set Gamma */
 8003186:	20e1      	movs	r0, #225	; 0xe1
 8003188:	f002 f81e 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800318c:	2000      	movs	r0, #0
 800318e:	f002 f807 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x15);
 8003192:	2015      	movs	r0, #21
 8003194:	f002 f804 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003198:	2017      	movs	r0, #23
 800319a:	f002 f801 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x07);
 800319e:	2007      	movs	r0, #7
 80031a0:	f001 fffe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x11);
 80031a4:	2011      	movs	r0, #17
 80031a6:	f001 fffb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x06);
 80031aa:	2006      	movs	r0, #6
 80031ac:	f001 fff8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2B);
 80031b0:	202b      	movs	r0, #43	; 0x2b
 80031b2:	f001 fff5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x56);
 80031b6:	2056      	movs	r0, #86	; 0x56
 80031b8:	f001 fff2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80031bc:	203c      	movs	r0, #60	; 0x3c
 80031be:	f001 ffef 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x05);
 80031c2:	2005      	movs	r0, #5
 80031c4:	f001 ffec 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x10);
 80031c8:	2010      	movs	r0, #16
 80031ca:	f001 ffe9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80031ce:	200f      	movs	r0, #15
 80031d0:	f001 ffe6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80031d4:	203f      	movs	r0, #63	; 0x3f
 80031d6:	f001 ffe3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80031da:	203f      	movs	r0, #63	; 0x3f
 80031dc:	f001 ffe0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80031e0:	200f      	movs	r0, #15
 80031e2:	f001 ffdd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 80031e6:	202b      	movs	r0, #43	; 0x2b
 80031e8:	f001 ffee 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80031ec:	2000      	movs	r0, #0
 80031ee:	f001 ffd7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f001 ffd4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);
 80031f8:	2001      	movs	r0, #1
 80031fa:	f001 ffd1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3f);
 80031fe:	203f      	movs	r0, #63	; 0x3f
 8003200:	f001 ffce 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 8003204:	202a      	movs	r0, #42	; 0x2a
 8003206:	f001 ffdf 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800320a:	2000      	movs	r0, #0
 800320c:	f001 ffc8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003210:	2000      	movs	r0, #0
 8003212:	f001 ffc5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003216:	2000      	movs	r0, #0
 8003218:	f001 ffc2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xef);
 800321c:	20ef      	movs	r0, #239	; 0xef
 800321e:	f001 ffbf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8003222:	2011      	movs	r0, #17
 8003224:	f001 ffd0 	bl	80051c8 <lcd_wr_regno>
    HAL_Delay(120);
 8003228:	2078      	movs	r0, #120	; 0x78
 800322a:	f006 fcd8 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0x29); /* display on */
 800322e:	2029      	movs	r0, #41	; 0x29
 8003230:	f001 ffca 	bl	80051c8 <lcd_wr_regno>
 }
 8003234:	bf00      	nop
 8003236:	bd80      	pop	{r7, pc}

08003238 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 800323c:	20ed      	movs	r0, #237	; 0xed
 800323e:	f001 ffc3 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003242:	2001      	movs	r0, #1
 8003244:	f001 ffac 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8003248:	20fe      	movs	r0, #254	; 0xfe
 800324a:	f001 ffa9 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 800324e:	20ee      	movs	r0, #238	; 0xee
 8003250:	f001 ffba 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8003254:	20de      	movs	r0, #222	; 0xde
 8003256:	f001 ffa3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x21);
 800325a:	2021      	movs	r0, #33	; 0x21
 800325c:	f001 ffa0 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 8003260:	20f1      	movs	r0, #241	; 0xf1
 8003262:	f001 ffb1 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003266:	2001      	movs	r0, #1
 8003268:	f001 ff9a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 800326c:	20df      	movs	r0, #223	; 0xdf
 800326e:	f001 ffab 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x10);
 8003272:	2010      	movs	r0, #16
 8003274:	f001 ff94 	bl	80051a0 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8003278:	20c4      	movs	r0, #196	; 0xc4
 800327a:	f001 ffa5 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 800327e:	208f      	movs	r0, #143	; 0x8f
 8003280:	f001 ff8e 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003284:	20c6      	movs	r0, #198	; 0xc6
 8003286:	f001 ff9f 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800328a:	2000      	movs	r0, #0
 800328c:	f001 ff88 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003290:	20e2      	movs	r0, #226	; 0xe2
 8003292:	f001 ff85 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003296:	20e2      	movs	r0, #226	; 0xe2
 8003298:	f001 ff82 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE2);
 800329c:	20e2      	movs	r0, #226	; 0xe2
 800329e:	f001 ff7f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 80032a2:	20bf      	movs	r0, #191	; 0xbf
 80032a4:	f001 ff90 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80032a8:	20aa      	movs	r0, #170	; 0xaa
 80032aa:	f001 ff79 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80032ae:	20b0      	movs	r0, #176	; 0xb0
 80032b0:	f001 ff8a 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80032b4:	200d      	movs	r0, #13
 80032b6:	f001 ff73 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ba:	2000      	movs	r0, #0
 80032bc:	f001 ff70 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0D);
 80032c0:	200d      	movs	r0, #13
 80032c2:	f001 ff6d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c6:	2000      	movs	r0, #0
 80032c8:	f001 ff6a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x11);
 80032cc:	2011      	movs	r0, #17
 80032ce:	f001 ff67 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032d2:	2000      	movs	r0, #0
 80032d4:	f001 ff64 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x19);
 80032d8:	2019      	movs	r0, #25
 80032da:	f001 ff61 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032de:	2000      	movs	r0, #0
 80032e0:	f001 ff5e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x21);
 80032e4:	2021      	movs	r0, #33	; 0x21
 80032e6:	f001 ff5b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ea:	2000      	movs	r0, #0
 80032ec:	f001 ff58 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2D);
 80032f0:	202d      	movs	r0, #45	; 0x2d
 80032f2:	f001 ff55 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f6:	2000      	movs	r0, #0
 80032f8:	f001 ff52 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3D);
 80032fc:	203d      	movs	r0, #61	; 0x3d
 80032fe:	f001 ff4f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003302:	2000      	movs	r0, #0
 8003304:	f001 ff4c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003308:	205d      	movs	r0, #93	; 0x5d
 800330a:	f001 ff49 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800330e:	2000      	movs	r0, #0
 8003310:	f001 ff46 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003314:	205d      	movs	r0, #93	; 0x5d
 8003316:	f001 ff43 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800331a:	2000      	movs	r0, #0
 800331c:	f001 ff40 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 8003320:	20b1      	movs	r0, #177	; 0xb1
 8003322:	f001 ff51 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8003326:	2080      	movs	r0, #128	; 0x80
 8003328:	f001 ff3a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800332c:	2000      	movs	r0, #0
 800332e:	f001 ff37 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003332:	208b      	movs	r0, #139	; 0x8b
 8003334:	f001 ff34 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003338:	2000      	movs	r0, #0
 800333a:	f001 ff31 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x96);
 800333e:	2096      	movs	r0, #150	; 0x96
 8003340:	f001 ff2e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003344:	2000      	movs	r0, #0
 8003346:	f001 ff2b 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 800334a:	20b2      	movs	r0, #178	; 0xb2
 800334c:	f001 ff3c 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003350:	2000      	movs	r0, #0
 8003352:	f001 ff25 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003356:	2000      	movs	r0, #0
 8003358:	f001 ff22 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 800335c:	2002      	movs	r0, #2
 800335e:	f001 ff1f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003362:	2000      	movs	r0, #0
 8003364:	f001 ff1c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003368:	2003      	movs	r0, #3
 800336a:	f001 ff19 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800336e:	2000      	movs	r0, #0
 8003370:	f001 ff16 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 8003374:	20b3      	movs	r0, #179	; 0xb3
 8003376:	f001 ff27 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800337a:	2000      	movs	r0, #0
 800337c:	f001 ff10 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003380:	2000      	movs	r0, #0
 8003382:	f001 ff0d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003386:	2000      	movs	r0, #0
 8003388:	f001 ff0a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800338c:	2000      	movs	r0, #0
 800338e:	f001 ff07 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003392:	2000      	movs	r0, #0
 8003394:	f001 ff04 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003398:	2000      	movs	r0, #0
 800339a:	f001 ff01 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800339e:	2000      	movs	r0, #0
 80033a0:	f001 fefe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033a4:	2000      	movs	r0, #0
 80033a6:	f001 fefb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033aa:	2000      	movs	r0, #0
 80033ac:	f001 fef8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033b0:	2000      	movs	r0, #0
 80033b2:	f001 fef5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033b6:	2000      	movs	r0, #0
 80033b8:	f001 fef2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033bc:	2000      	movs	r0, #0
 80033be:	f001 feef 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f001 feec 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033c8:	2000      	movs	r0, #0
 80033ca:	f001 fee9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ce:	2000      	movs	r0, #0
 80033d0:	f001 fee6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033d4:	2000      	movs	r0, #0
 80033d6:	f001 fee3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033da:	2000      	movs	r0, #0
 80033dc:	f001 fee0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e0:	2000      	movs	r0, #0
 80033e2:	f001 fedd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e6:	2000      	movs	r0, #0
 80033e8:	f001 feda 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ec:	2000      	movs	r0, #0
 80033ee:	f001 fed7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033f2:	2000      	movs	r0, #0
 80033f4:	f001 fed4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033f8:	2000      	movs	r0, #0
 80033fa:	f001 fed1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033fe:	2000      	movs	r0, #0
 8003400:	f001 fece 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003404:	2000      	movs	r0, #0
 8003406:	f001 fecb 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 800340a:	20b4      	movs	r0, #180	; 0xb4
 800340c:	f001 fedc 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 8003410:	208b      	movs	r0, #139	; 0x8b
 8003412:	f001 fec5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003416:	2000      	movs	r0, #0
 8003418:	f001 fec2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x96);
 800341c:	2096      	movs	r0, #150	; 0x96
 800341e:	f001 febf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003422:	2000      	movs	r0, #0
 8003424:	f001 febc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003428:	20a1      	movs	r0, #161	; 0xa1
 800342a:	f001 feb9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800342e:	2000      	movs	r0, #0
 8003430:	f001 feb6 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 8003434:	20b5      	movs	r0, #181	; 0xb5
 8003436:	f001 fec7 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x02);
 800343a:	2002      	movs	r0, #2
 800343c:	f001 feb0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003440:	2000      	movs	r0, #0
 8003442:	f001 fead 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003446:	2003      	movs	r0, #3
 8003448:	f001 feaa 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800344c:	2000      	movs	r0, #0
 800344e:	f001 fea7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003452:	2004      	movs	r0, #4
 8003454:	f001 fea4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003458:	2000      	movs	r0, #0
 800345a:	f001 fea1 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 800345e:	20b6      	movs	r0, #182	; 0xb6
 8003460:	f001 feb2 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003464:	2000      	movs	r0, #0
 8003466:	f001 fe9b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800346a:	2000      	movs	r0, #0
 800346c:	f001 fe98 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8003470:	20b7      	movs	r0, #183	; 0xb7
 8003472:	f001 fea9 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003476:	2000      	movs	r0, #0
 8003478:	f001 fe92 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800347c:	2000      	movs	r0, #0
 800347e:	f001 fe8f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8003482:	203f      	movs	r0, #63	; 0x3f
 8003484:	f001 fe8c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003488:	2000      	movs	r0, #0
 800348a:	f001 fe89 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x5E);
 800348e:	205e      	movs	r0, #94	; 0x5e
 8003490:	f001 fe86 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003494:	2000      	movs	r0, #0
 8003496:	f001 fe83 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x64);
 800349a:	2064      	movs	r0, #100	; 0x64
 800349c:	f001 fe80 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034a0:	2000      	movs	r0, #0
 80034a2:	f001 fe7d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80034a6:	208c      	movs	r0, #140	; 0x8c
 80034a8:	f001 fe7a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ac:	2000      	movs	r0, #0
 80034ae:	f001 fe77 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80034b2:	20ac      	movs	r0, #172	; 0xac
 80034b4:	f001 fe74 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034b8:	2000      	movs	r0, #0
 80034ba:	f001 fe71 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80034be:	20dc      	movs	r0, #220	; 0xdc
 80034c0:	f001 fe6e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034c4:	2000      	movs	r0, #0
 80034c6:	f001 fe6b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x70);
 80034ca:	2070      	movs	r0, #112	; 0x70
 80034cc:	f001 fe68 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034d0:	2000      	movs	r0, #0
 80034d2:	f001 fe65 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x90);
 80034d6:	2090      	movs	r0, #144	; 0x90
 80034d8:	f001 fe62 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034dc:	2000      	movs	r0, #0
 80034de:	f001 fe5f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xEB);
 80034e2:	20eb      	movs	r0, #235	; 0xeb
 80034e4:	f001 fe5c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e8:	2000      	movs	r0, #0
 80034ea:	f001 fe59 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80034ee:	20dc      	movs	r0, #220	; 0xdc
 80034f0:	f001 fe56 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034f4:	2000      	movs	r0, #0
 80034f6:	f001 fe53 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 80034fa:	20b8      	movs	r0, #184	; 0xb8
 80034fc:	f001 fe64 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003500:	2000      	movs	r0, #0
 8003502:	f001 fe4d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003506:	2000      	movs	r0, #0
 8003508:	f001 fe4a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800350c:	2000      	movs	r0, #0
 800350e:	f001 fe47 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003512:	2000      	movs	r0, #0
 8003514:	f001 fe44 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003518:	2000      	movs	r0, #0
 800351a:	f001 fe41 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800351e:	2000      	movs	r0, #0
 8003520:	f001 fe3e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003524:	2000      	movs	r0, #0
 8003526:	f001 fe3b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800352a:	2000      	movs	r0, #0
 800352c:	f001 fe38 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 8003530:	20ba      	movs	r0, #186	; 0xba
 8003532:	f001 fe49 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003536:	2024      	movs	r0, #36	; 0x24
 8003538:	f001 fe32 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800353c:	2000      	movs	r0, #0
 800353e:	f001 fe2f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003542:	2000      	movs	r0, #0
 8003544:	f001 fe2c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003548:	2000      	movs	r0, #0
 800354a:	f001 fe29 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 800354e:	20c1      	movs	r0, #193	; 0xc1
 8003550:	f001 fe3a 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003554:	2020      	movs	r0, #32
 8003556:	f001 fe23 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800355a:	2000      	movs	r0, #0
 800355c:	f001 fe20 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003560:	2054      	movs	r0, #84	; 0x54
 8003562:	f001 fe1d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003566:	2000      	movs	r0, #0
 8003568:	f001 fe1a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800356c:	20ff      	movs	r0, #255	; 0xff
 800356e:	f001 fe17 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003572:	2000      	movs	r0, #0
 8003574:	f001 fe14 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003578:	20c2      	movs	r0, #194	; 0xc2
 800357a:	f001 fe25 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 800357e:	200a      	movs	r0, #10
 8003580:	f001 fe0e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003584:	2000      	movs	r0, #0
 8003586:	f001 fe0b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x04);
 800358a:	2004      	movs	r0, #4
 800358c:	f001 fe08 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003590:	2000      	movs	r0, #0
 8003592:	f001 fe05 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 8003596:	20c3      	movs	r0, #195	; 0xc3
 8003598:	f001 fe16 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 800359c:	203c      	movs	r0, #60	; 0x3c
 800359e:	f001 fdff 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a2:	2000      	movs	r0, #0
 80035a4:	f001 fdfc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80035a8:	203a      	movs	r0, #58	; 0x3a
 80035aa:	f001 fdf9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ae:	2000      	movs	r0, #0
 80035b0:	f001 fdf6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x39);
 80035b4:	2039      	movs	r0, #57	; 0x39
 80035b6:	f001 fdf3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ba:	2000      	movs	r0, #0
 80035bc:	f001 fdf0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x37);
 80035c0:	2037      	movs	r0, #55	; 0x37
 80035c2:	f001 fded 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035c6:	2000      	movs	r0, #0
 80035c8:	f001 fdea 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80035cc:	203c      	movs	r0, #60	; 0x3c
 80035ce:	f001 fde7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035d2:	2000      	movs	r0, #0
 80035d4:	f001 fde4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x36);
 80035d8:	2036      	movs	r0, #54	; 0x36
 80035da:	f001 fde1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035de:	2000      	movs	r0, #0
 80035e0:	f001 fdde 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x32);
 80035e4:	2032      	movs	r0, #50	; 0x32
 80035e6:	f001 fddb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ea:	2000      	movs	r0, #0
 80035ec:	f001 fdd8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80035f0:	202f      	movs	r0, #47	; 0x2f
 80035f2:	f001 fdd5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035f6:	2000      	movs	r0, #0
 80035f8:	f001 fdd2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80035fc:	202c      	movs	r0, #44	; 0x2c
 80035fe:	f001 fdcf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003602:	2000      	movs	r0, #0
 8003604:	f001 fdcc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003608:	2029      	movs	r0, #41	; 0x29
 800360a:	f001 fdc9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800360e:	2000      	movs	r0, #0
 8003610:	f001 fdc6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x26);
 8003614:	2026      	movs	r0, #38	; 0x26
 8003616:	f001 fdc3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800361a:	2000      	movs	r0, #0
 800361c:	f001 fdc0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003620:	2024      	movs	r0, #36	; 0x24
 8003622:	f001 fdbd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003626:	2000      	movs	r0, #0
 8003628:	f001 fdba 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x24);
 800362c:	2024      	movs	r0, #36	; 0x24
 800362e:	f001 fdb7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003632:	2000      	movs	r0, #0
 8003634:	f001 fdb4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003638:	2023      	movs	r0, #35	; 0x23
 800363a:	f001 fdb1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363e:	2000      	movs	r0, #0
 8003640:	f001 fdae 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003644:	203c      	movs	r0, #60	; 0x3c
 8003646:	f001 fdab 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800364a:	2000      	movs	r0, #0
 800364c:	f001 fda8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003650:	2036      	movs	r0, #54	; 0x36
 8003652:	f001 fda5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003656:	2000      	movs	r0, #0
 8003658:	f001 fda2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x32);
 800365c:	2032      	movs	r0, #50	; 0x32
 800365e:	f001 fd9f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003662:	2000      	movs	r0, #0
 8003664:	f001 fd9c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003668:	202f      	movs	r0, #47	; 0x2f
 800366a:	f001 fd99 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800366e:	2000      	movs	r0, #0
 8003670:	f001 fd96 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003674:	202c      	movs	r0, #44	; 0x2c
 8003676:	f001 fd93 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367a:	2000      	movs	r0, #0
 800367c:	f001 fd90 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003680:	2029      	movs	r0, #41	; 0x29
 8003682:	f001 fd8d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003686:	2000      	movs	r0, #0
 8003688:	f001 fd8a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x26);
 800368c:	2026      	movs	r0, #38	; 0x26
 800368e:	f001 fd87 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003692:	2000      	movs	r0, #0
 8003694:	f001 fd84 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003698:	2024      	movs	r0, #36	; 0x24
 800369a:	f001 fd81 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800369e:	2000      	movs	r0, #0
 80036a0:	f001 fd7e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x24);
 80036a4:	2024      	movs	r0, #36	; 0x24
 80036a6:	f001 fd7b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036aa:	2000      	movs	r0, #0
 80036ac:	f001 fd78 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x23);
 80036b0:	2023      	movs	r0, #35	; 0x23
 80036b2:	f001 fd75 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036b6:	2000      	movs	r0, #0
 80036b8:	f001 fd72 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 80036bc:	20c4      	movs	r0, #196	; 0xc4
 80036be:	f001 fd83 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x62);
 80036c2:	2062      	movs	r0, #98	; 0x62
 80036c4:	f001 fd6c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c8:	2000      	movs	r0, #0
 80036ca:	f001 fd69 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x05);
 80036ce:	2005      	movs	r0, #5
 80036d0:	f001 fd66 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d4:	2000      	movs	r0, #0
 80036d6:	f001 fd63 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x84);
 80036da:	2084      	movs	r0, #132	; 0x84
 80036dc:	f001 fd60 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036e0:	2000      	movs	r0, #0
 80036e2:	f001 fd5d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF0);
 80036e6:	20f0      	movs	r0, #240	; 0xf0
 80036e8:	f001 fd5a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ec:	2000      	movs	r0, #0
 80036ee:	f001 fd57 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x18);
 80036f2:	2018      	movs	r0, #24
 80036f4:	f001 fd54 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f8:	2000      	movs	r0, #0
 80036fa:	f001 fd51 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA4);
 80036fe:	20a4      	movs	r0, #164	; 0xa4
 8003700:	f001 fd4e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003704:	2000      	movs	r0, #0
 8003706:	f001 fd4b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x18);
 800370a:	2018      	movs	r0, #24
 800370c:	f001 fd48 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003710:	2000      	movs	r0, #0
 8003712:	f001 fd45 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003716:	2050      	movs	r0, #80	; 0x50
 8003718:	f001 fd42 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800371c:	2000      	movs	r0, #0
 800371e:	f001 fd3f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8003722:	200c      	movs	r0, #12
 8003724:	f001 fd3c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003728:	2000      	movs	r0, #0
 800372a:	f001 fd39 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x17);
 800372e:	2017      	movs	r0, #23
 8003730:	f001 fd36 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003734:	2000      	movs	r0, #0
 8003736:	f001 fd33 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x95);
 800373a:	2095      	movs	r0, #149	; 0x95
 800373c:	f001 fd30 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003740:	2000      	movs	r0, #0
 8003742:	f001 fd2d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003746:	20f3      	movs	r0, #243	; 0xf3
 8003748:	f001 fd2a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800374c:	2000      	movs	r0, #0
 800374e:	f001 fd27 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE6);
 8003752:	20e6      	movs	r0, #230	; 0xe6
 8003754:	f001 fd24 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003758:	2000      	movs	r0, #0
 800375a:	f001 fd21 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 800375e:	20c5      	movs	r0, #197	; 0xc5
 8003760:	f001 fd32 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003764:	2032      	movs	r0, #50	; 0x32
 8003766:	f001 fd1b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800376a:	2000      	movs	r0, #0
 800376c:	f001 fd18 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003770:	2044      	movs	r0, #68	; 0x44
 8003772:	f001 fd15 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003776:	2000      	movs	r0, #0
 8003778:	f001 fd12 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x65);
 800377c:	2065      	movs	r0, #101	; 0x65
 800377e:	f001 fd0f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003782:	2000      	movs	r0, #0
 8003784:	f001 fd0c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003788:	2076      	movs	r0, #118	; 0x76
 800378a:	f001 fd09 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800378e:	2000      	movs	r0, #0
 8003790:	f001 fd06 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003794:	2088      	movs	r0, #136	; 0x88
 8003796:	f001 fd03 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800379a:	2000      	movs	r0, #0
 800379c:	f001 fd00 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80037a0:	20c6      	movs	r0, #198	; 0xc6
 80037a2:	f001 fd11 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x20);
 80037a6:	2020      	movs	r0, #32
 80037a8:	f001 fcfa 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ac:	2000      	movs	r0, #0
 80037ae:	f001 fcf7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x17);
 80037b2:	2017      	movs	r0, #23
 80037b4:	f001 fcf4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f001 fcf1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);
 80037be:	2001      	movs	r0, #1
 80037c0:	f001 fcee 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c4:	2000      	movs	r0, #0
 80037c6:	f001 fceb 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 80037ca:	20c7      	movs	r0, #199	; 0xc7
 80037cc:	f001 fcfc 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80037d0:	2000      	movs	r0, #0
 80037d2:	f001 fce5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d6:	2000      	movs	r0, #0
 80037d8:	f001 fce2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037dc:	2000      	movs	r0, #0
 80037de:	f001 fcdf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e2:	2000      	movs	r0, #0
 80037e4:	f001 fcdc 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 80037e8:	20c8      	movs	r0, #200	; 0xc8
 80037ea:	f001 fced 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80037ee:	2000      	movs	r0, #0
 80037f0:	f001 fcd6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f001 fcd3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f001 fcd0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003800:	2000      	movs	r0, #0
 8003802:	f001 fccd 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003806:	20c9      	movs	r0, #201	; 0xc9
 8003808:	f001 fcde 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800380c:	2000      	movs	r0, #0
 800380e:	f001 fcc7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003812:	2000      	movs	r0, #0
 8003814:	f001 fcc4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003818:	2000      	movs	r0, #0
 800381a:	f001 fcc1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800381e:	2000      	movs	r0, #0
 8003820:	f001 fcbe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003824:	2000      	movs	r0, #0
 8003826:	f001 fcbb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800382a:	2000      	movs	r0, #0
 800382c:	f001 fcb8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003830:	2000      	movs	r0, #0
 8003832:	f001 fcb5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003836:	2000      	movs	r0, #0
 8003838:	f001 fcb2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800383c:	2000      	movs	r0, #0
 800383e:	f001 fcaf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003842:	2000      	movs	r0, #0
 8003844:	f001 fcac 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003848:	2000      	movs	r0, #0
 800384a:	f001 fca9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800384e:	2000      	movs	r0, #0
 8003850:	f001 fca6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003854:	2000      	movs	r0, #0
 8003856:	f001 fca3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385a:	2000      	movs	r0, #0
 800385c:	f001 fca0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003860:	2000      	movs	r0, #0
 8003862:	f001 fc9d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003866:	2000      	movs	r0, #0
 8003868:	f001 fc9a 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 800386c:	20e0      	movs	r0, #224	; 0xe0
 800386e:	f001 fcab 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003872:	2016      	movs	r0, #22
 8003874:	f001 fc94 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003878:	2000      	movs	r0, #0
 800387a:	f001 fc91 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1C);
 800387e:	201c      	movs	r0, #28
 8003880:	f001 fc8e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003884:	2000      	movs	r0, #0
 8003886:	f001 fc8b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x21);
 800388a:	2021      	movs	r0, #33	; 0x21
 800388c:	f001 fc88 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003890:	2000      	movs	r0, #0
 8003892:	f001 fc85 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003896:	2036      	movs	r0, #54	; 0x36
 8003898:	f001 fc82 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800389c:	2000      	movs	r0, #0
 800389e:	f001 fc7f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x46);
 80038a2:	2046      	movs	r0, #70	; 0x46
 80038a4:	f001 fc7c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f001 fc79 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x52);
 80038ae:	2052      	movs	r0, #82	; 0x52
 80038b0:	f001 fc76 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f001 fc73 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x64);
 80038ba:	2064      	movs	r0, #100	; 0x64
 80038bc:	f001 fc70 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c0:	2000      	movs	r0, #0
 80038c2:	f001 fc6d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80038c6:	207a      	movs	r0, #122	; 0x7a
 80038c8:	f001 fc6a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f001 fc67 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80038d2:	208b      	movs	r0, #139	; 0x8b
 80038d4:	f001 fc64 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d8:	2000      	movs	r0, #0
 80038da:	f001 fc61 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 80038de:	2099      	movs	r0, #153	; 0x99
 80038e0:	f001 fc5e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f001 fc5b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80038ea:	20a8      	movs	r0, #168	; 0xa8
 80038ec:	f001 fc58 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f0:	2000      	movs	r0, #0
 80038f2:	f001 fc55 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB9);
 80038f6:	20b9      	movs	r0, #185	; 0xb9
 80038f8:	f001 fc52 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f001 fc4f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003902:	20c4      	movs	r0, #196	; 0xc4
 8003904:	f001 fc4c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003908:	2000      	movs	r0, #0
 800390a:	f001 fc49 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xCA);
 800390e:	20ca      	movs	r0, #202	; 0xca
 8003910:	f001 fc46 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003914:	2000      	movs	r0, #0
 8003916:	f001 fc43 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD2);
 800391a:	20d2      	movs	r0, #210	; 0xd2
 800391c:	f001 fc40 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003920:	2000      	movs	r0, #0
 8003922:	f001 fc3d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003926:	20d9      	movs	r0, #217	; 0xd9
 8003928:	f001 fc3a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800392c:	2000      	movs	r0, #0
 800392e:	f001 fc37 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003932:	20e0      	movs	r0, #224	; 0xe0
 8003934:	f001 fc34 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003938:	2000      	movs	r0, #0
 800393a:	f001 fc31 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800393e:	20f3      	movs	r0, #243	; 0xf3
 8003940:	f001 fc2e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003944:	2000      	movs	r0, #0
 8003946:	f001 fc2b 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 800394a:	20e1      	movs	r0, #225	; 0xe1
 800394c:	f001 fc3c 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003950:	2016      	movs	r0, #22
 8003952:	f001 fc25 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003956:	2000      	movs	r0, #0
 8003958:	f001 fc22 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1C);
 800395c:	201c      	movs	r0, #28
 800395e:	f001 fc1f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003962:	2000      	movs	r0, #0
 8003964:	f001 fc1c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x22);
 8003968:	2022      	movs	r0, #34	; 0x22
 800396a:	f001 fc19 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800396e:	2000      	movs	r0, #0
 8003970:	f001 fc16 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003974:	2036      	movs	r0, #54	; 0x36
 8003976:	f001 fc13 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800397a:	2000      	movs	r0, #0
 800397c:	f001 fc10 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003980:	2045      	movs	r0, #69	; 0x45
 8003982:	f001 fc0d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003986:	2000      	movs	r0, #0
 8003988:	f001 fc0a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x52);
 800398c:	2052      	movs	r0, #82	; 0x52
 800398e:	f001 fc07 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003992:	2000      	movs	r0, #0
 8003994:	f001 fc04 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003998:	2064      	movs	r0, #100	; 0x64
 800399a:	f001 fc01 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800399e:	2000      	movs	r0, #0
 80039a0:	f001 fbfe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80039a4:	207a      	movs	r0, #122	; 0x7a
 80039a6:	f001 fbfb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039aa:	2000      	movs	r0, #0
 80039ac:	f001 fbf8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80039b0:	208b      	movs	r0, #139	; 0x8b
 80039b2:	f001 fbf5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039b6:	2000      	movs	r0, #0
 80039b8:	f001 fbf2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 80039bc:	2099      	movs	r0, #153	; 0x99
 80039be:	f001 fbef 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c2:	2000      	movs	r0, #0
 80039c4:	f001 fbec 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80039c8:	20a8      	movs	r0, #168	; 0xa8
 80039ca:	f001 fbe9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ce:	2000      	movs	r0, #0
 80039d0:	f001 fbe6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB9);
 80039d4:	20b9      	movs	r0, #185	; 0xb9
 80039d6:	f001 fbe3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039da:	2000      	movs	r0, #0
 80039dc:	f001 fbe0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC4);
 80039e0:	20c4      	movs	r0, #196	; 0xc4
 80039e2:	f001 fbdd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f001 fbda 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xCA);
 80039ec:	20ca      	movs	r0, #202	; 0xca
 80039ee:	f001 fbd7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f001 fbd4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD2);
 80039f8:	20d2      	movs	r0, #210	; 0xd2
 80039fa:	f001 fbd1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f001 fbce 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD8);
 8003a04:	20d8      	movs	r0, #216	; 0xd8
 8003a06:	f001 fbcb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f001 fbc8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003a10:	20e0      	movs	r0, #224	; 0xe0
 8003a12:	f001 fbc5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f001 fbc2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003a1c:	20f3      	movs	r0, #243	; 0xf3
 8003a1e:	f001 fbbf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a22:	2000      	movs	r0, #0
 8003a24:	f001 fbbc 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003a28:	20e2      	movs	r0, #226	; 0xe2
 8003a2a:	f001 fbcd 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003a2e:	2005      	movs	r0, #5
 8003a30:	f001 fbb6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a34:	2000      	movs	r0, #0
 8003a36:	f001 fbb3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003a3a:	200b      	movs	r0, #11
 8003a3c:	f001 fbb0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a40:	2000      	movs	r0, #0
 8003a42:	f001 fbad 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003a46:	201b      	movs	r0, #27
 8003a48:	f001 fbaa 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f001 fba7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003a52:	2034      	movs	r0, #52	; 0x34
 8003a54:	f001 fba4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a58:	2000      	movs	r0, #0
 8003a5a:	f001 fba1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003a5e:	2044      	movs	r0, #68	; 0x44
 8003a60:	f001 fb9e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a64:	2000      	movs	r0, #0
 8003a66:	f001 fb9b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003a6a:	204f      	movs	r0, #79	; 0x4f
 8003a6c:	f001 fb98 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a70:	2000      	movs	r0, #0
 8003a72:	f001 fb95 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x61);
 8003a76:	2061      	movs	r0, #97	; 0x61
 8003a78:	f001 fb92 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f001 fb8f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x79);
 8003a82:	2079      	movs	r0, #121	; 0x79
 8003a84:	f001 fb8c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a88:	2000      	movs	r0, #0
 8003a8a:	f001 fb89 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003a8e:	2088      	movs	r0, #136	; 0x88
 8003a90:	f001 fb86 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a94:	2000      	movs	r0, #0
 8003a96:	f001 fb83 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003a9a:	2097      	movs	r0, #151	; 0x97
 8003a9c:	f001 fb80 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	f001 fb7d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003aa6:	20a6      	movs	r0, #166	; 0xa6
 8003aa8:	f001 fb7a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aac:	2000      	movs	r0, #0
 8003aae:	f001 fb77 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003ab2:	20b7      	movs	r0, #183	; 0xb7
 8003ab4:	f001 fb74 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f001 fb71 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003abe:	20c2      	movs	r0, #194	; 0xc2
 8003ac0:	f001 fb6e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f001 fb6b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003aca:	20c7      	movs	r0, #199	; 0xc7
 8003acc:	f001 fb68 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f001 fb65 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003ad6:	20d1      	movs	r0, #209	; 0xd1
 8003ad8:	f001 fb62 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f001 fb5f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD6);
 8003ae2:	20d6      	movs	r0, #214	; 0xd6
 8003ae4:	f001 fb5c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f001 fb59 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003aee:	20dd      	movs	r0, #221	; 0xdd
 8003af0:	f001 fb56 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f001 fb53 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003afa:	20f3      	movs	r0, #243	; 0xf3
 8003afc:	f001 fb50 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b00:	2000      	movs	r0, #0
 8003b02:	f001 fb4d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003b06:	20e3      	movs	r0, #227	; 0xe3
 8003b08:	f001 fb5e 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003b0c:	2005      	movs	r0, #5
 8003b0e:	f001 fb47 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b12:	2000      	movs	r0, #0
 8003b14:	f001 fb44 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003b18:	200a      	movs	r0, #10
 8003b1a:	f001 fb41 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f001 fb3e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003b24:	201c      	movs	r0, #28
 8003b26:	f001 fb3b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b2a:	2000      	movs	r0, #0
 8003b2c:	f001 fb38 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003b30:	2033      	movs	r0, #51	; 0x33
 8003b32:	f001 fb35 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b36:	2000      	movs	r0, #0
 8003b38:	f001 fb32 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003b3c:	2044      	movs	r0, #68	; 0x44
 8003b3e:	f001 fb2f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b42:	2000      	movs	r0, #0
 8003b44:	f001 fb2c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003b48:	2050      	movs	r0, #80	; 0x50
 8003b4a:	f001 fb29 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b4e:	2000      	movs	r0, #0
 8003b50:	f001 fb26 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x62);
 8003b54:	2062      	movs	r0, #98	; 0x62
 8003b56:	f001 fb23 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f001 fb20 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x78);
 8003b60:	2078      	movs	r0, #120	; 0x78
 8003b62:	f001 fb1d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b66:	2000      	movs	r0, #0
 8003b68:	f001 fb1a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003b6c:	2088      	movs	r0, #136	; 0x88
 8003b6e:	f001 fb17 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b72:	2000      	movs	r0, #0
 8003b74:	f001 fb14 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003b78:	2097      	movs	r0, #151	; 0x97
 8003b7a:	f001 fb11 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b7e:	2000      	movs	r0, #0
 8003b80:	f001 fb0e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003b84:	20a6      	movs	r0, #166	; 0xa6
 8003b86:	f001 fb0b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	f001 fb08 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003b90:	20b7      	movs	r0, #183	; 0xb7
 8003b92:	f001 fb05 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b96:	2000      	movs	r0, #0
 8003b98:	f001 fb02 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003b9c:	20c2      	movs	r0, #194	; 0xc2
 8003b9e:	f001 faff 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	f001 fafc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003ba8:	20c7      	movs	r0, #199	; 0xc7
 8003baa:	f001 faf9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f001 faf6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003bb4:	20d1      	movs	r0, #209	; 0xd1
 8003bb6:	f001 faf3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bba:	2000      	movs	r0, #0
 8003bbc:	f001 faf0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8003bc0:	20d5      	movs	r0, #213	; 0xd5
 8003bc2:	f001 faed 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	f001 faea 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003bcc:	20dd      	movs	r0, #221	; 0xdd
 8003bce:	f001 fae7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f001 fae4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003bd8:	20f3      	movs	r0, #243	; 0xf3
 8003bda:	f001 fae1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f001 fade 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8003be4:	20e4      	movs	r0, #228	; 0xe4
 8003be6:	f001 faef 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003bea:	2001      	movs	r0, #1
 8003bec:	f001 fad8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bf0:	2000      	movs	r0, #0
 8003bf2:	f001 fad5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003bf6:	2001      	movs	r0, #1
 8003bf8:	f001 fad2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f001 facf 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003c02:	2002      	movs	r0, #2
 8003c04:	f001 facc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c08:	2000      	movs	r0, #0
 8003c0a:	f001 fac9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003c0e:	202a      	movs	r0, #42	; 0x2a
 8003c10:	f001 fac6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c14:	2000      	movs	r0, #0
 8003c16:	f001 fac3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003c1a:	203c      	movs	r0, #60	; 0x3c
 8003c1c:	f001 fac0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c20:	2000      	movs	r0, #0
 8003c22:	f001 fabd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003c26:	204b      	movs	r0, #75	; 0x4b
 8003c28:	f001 faba 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	f001 fab7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003c32:	205d      	movs	r0, #93	; 0x5d
 8003c34:	f001 fab4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f001 fab1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003c3e:	2074      	movs	r0, #116	; 0x74
 8003c40:	f001 faae 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c44:	2000      	movs	r0, #0
 8003c46:	f001 faab 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003c4a:	2084      	movs	r0, #132	; 0x84
 8003c4c:	f001 faa8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c50:	2000      	movs	r0, #0
 8003c52:	f001 faa5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003c56:	2093      	movs	r0, #147	; 0x93
 8003c58:	f001 faa2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f001 fa9f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003c62:	20a2      	movs	r0, #162	; 0xa2
 8003c64:	f001 fa9c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f001 fa99 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003c6e:	20b3      	movs	r0, #179	; 0xb3
 8003c70:	f001 fa96 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c74:	2000      	movs	r0, #0
 8003c76:	f001 fa93 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003c7a:	20be      	movs	r0, #190	; 0xbe
 8003c7c:	f001 fa90 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c80:	2000      	movs	r0, #0
 8003c82:	f001 fa8d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003c86:	20c4      	movs	r0, #196	; 0xc4
 8003c88:	f001 fa8a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	f001 fa87 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003c92:	20cd      	movs	r0, #205	; 0xcd
 8003c94:	f001 fa84 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f001 fa81 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003c9e:	20d3      	movs	r0, #211	; 0xd3
 8003ca0:	f001 fa7e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	f001 fa7b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003caa:	20dd      	movs	r0, #221	; 0xdd
 8003cac:	f001 fa78 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	f001 fa75 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003cb6:	20f3      	movs	r0, #243	; 0xf3
 8003cb8:	f001 fa72 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	f001 fa6f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8003cc2:	20e5      	movs	r0, #229	; 0xe5
 8003cc4:	f001 fa80 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003cc8:	2000      	movs	r0, #0
 8003cca:	f001 fa69 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f001 fa66 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f001 fa63 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f001 fa60 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003ce0:	2002      	movs	r0, #2
 8003ce2:	f001 fa5d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	f001 fa5a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003cec:	2029      	movs	r0, #41	; 0x29
 8003cee:	f001 fa57 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	f001 fa54 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003cf8:	203c      	movs	r0, #60	; 0x3c
 8003cfa:	f001 fa51 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cfe:	2000      	movs	r0, #0
 8003d00:	f001 fa4e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003d04:	204b      	movs	r0, #75	; 0x4b
 8003d06:	f001 fa4b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	f001 fa48 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003d10:	205d      	movs	r0, #93	; 0x5d
 8003d12:	f001 fa45 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d16:	2000      	movs	r0, #0
 8003d18:	f001 fa42 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003d1c:	2074      	movs	r0, #116	; 0x74
 8003d1e:	f001 fa3f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d22:	2000      	movs	r0, #0
 8003d24:	f001 fa3c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003d28:	2084      	movs	r0, #132	; 0x84
 8003d2a:	f001 fa39 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d2e:	2000      	movs	r0, #0
 8003d30:	f001 fa36 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003d34:	2093      	movs	r0, #147	; 0x93
 8003d36:	f001 fa33 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f001 fa30 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003d40:	20a2      	movs	r0, #162	; 0xa2
 8003d42:	f001 fa2d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d46:	2000      	movs	r0, #0
 8003d48:	f001 fa2a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003d4c:	20b3      	movs	r0, #179	; 0xb3
 8003d4e:	f001 fa27 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d52:	2000      	movs	r0, #0
 8003d54:	f001 fa24 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003d58:	20be      	movs	r0, #190	; 0xbe
 8003d5a:	f001 fa21 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d5e:	2000      	movs	r0, #0
 8003d60:	f001 fa1e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003d64:	20c4      	movs	r0, #196	; 0xc4
 8003d66:	f001 fa1b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	f001 fa18 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003d70:	20cd      	movs	r0, #205	; 0xcd
 8003d72:	f001 fa15 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d76:	2000      	movs	r0, #0
 8003d78:	f001 fa12 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003d7c:	20d3      	movs	r0, #211	; 0xd3
 8003d7e:	f001 fa0f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d82:	2000      	movs	r0, #0
 8003d84:	f001 fa0c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003d88:	20dc      	movs	r0, #220	; 0xdc
 8003d8a:	f001 fa09 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d8e:	2000      	movs	r0, #0
 8003d90:	f001 fa06 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003d94:	20f3      	movs	r0, #243	; 0xf3
 8003d96:	f001 fa03 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	f001 fa00 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8003da0:	20e6      	movs	r0, #230	; 0xe6
 8003da2:	f001 fa11 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x11);
 8003da6:	2011      	movs	r0, #17
 8003da8:	f001 f9fa 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dac:	2000      	movs	r0, #0
 8003dae:	f001 f9f7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003db2:	2034      	movs	r0, #52	; 0x34
 8003db4:	f001 f9f4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db8:	2000      	movs	r0, #0
 8003dba:	f001 f9f1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003dbe:	2056      	movs	r0, #86	; 0x56
 8003dc0:	f001 f9ee 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	f001 f9eb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003dca:	2076      	movs	r0, #118	; 0x76
 8003dcc:	f001 f9e8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	f001 f9e5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003dd6:	2077      	movs	r0, #119	; 0x77
 8003dd8:	f001 f9e2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f001 f9df 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003de2:	2066      	movs	r0, #102	; 0x66
 8003de4:	f001 f9dc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de8:	2000      	movs	r0, #0
 8003dea:	f001 f9d9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003dee:	2088      	movs	r0, #136	; 0x88
 8003df0:	f001 f9d6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003df4:	2000      	movs	r0, #0
 8003df6:	f001 f9d3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003dfa:	2099      	movs	r0, #153	; 0x99
 8003dfc:	f001 f9d0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e00:	2000      	movs	r0, #0
 8003e02:	f001 f9cd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003e06:	20bb      	movs	r0, #187	; 0xbb
 8003e08:	f001 f9ca 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	f001 f9c7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003e12:	2099      	movs	r0, #153	; 0x99
 8003e14:	f001 f9c4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e18:	2000      	movs	r0, #0
 8003e1a:	f001 f9c1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003e1e:	2066      	movs	r0, #102	; 0x66
 8003e20:	f001 f9be 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e24:	2000      	movs	r0, #0
 8003e26:	f001 f9bb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003e2a:	2055      	movs	r0, #85	; 0x55
 8003e2c:	f001 f9b8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e30:	2000      	movs	r0, #0
 8003e32:	f001 f9b5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003e36:	2055      	movs	r0, #85	; 0x55
 8003e38:	f001 f9b2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	f001 f9af 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003e42:	2045      	movs	r0, #69	; 0x45
 8003e44:	f001 f9ac 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e48:	2000      	movs	r0, #0
 8003e4a:	f001 f9a9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003e4e:	2043      	movs	r0, #67	; 0x43
 8003e50:	f001 f9a6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e54:	2000      	movs	r0, #0
 8003e56:	f001 f9a3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003e5a:	2044      	movs	r0, #68	; 0x44
 8003e5c:	f001 f9a0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e60:	2000      	movs	r0, #0
 8003e62:	f001 f99d 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8003e66:	20e7      	movs	r0, #231	; 0xe7
 8003e68:	f001 f9ae 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003e6c:	2032      	movs	r0, #50	; 0x32
 8003e6e:	f001 f997 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e72:	2000      	movs	r0, #0
 8003e74:	f001 f994 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003e78:	2055      	movs	r0, #85	; 0x55
 8003e7a:	f001 f991 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e7e:	2000      	movs	r0, #0
 8003e80:	f001 f98e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003e84:	2076      	movs	r0, #118	; 0x76
 8003e86:	f001 f98b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	f001 f988 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003e90:	2066      	movs	r0, #102	; 0x66
 8003e92:	f001 f985 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e96:	2000      	movs	r0, #0
 8003e98:	f001 f982 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003e9c:	2067      	movs	r0, #103	; 0x67
 8003e9e:	f001 f97f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	f001 f97c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003ea8:	2067      	movs	r0, #103	; 0x67
 8003eaa:	f001 f979 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eae:	2000      	movs	r0, #0
 8003eb0:	f001 f976 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003eb4:	2087      	movs	r0, #135	; 0x87
 8003eb6:	f001 f973 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f001 f970 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ec0:	2099      	movs	r0, #153	; 0x99
 8003ec2:	f001 f96d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	f001 f96a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003ecc:	20bb      	movs	r0, #187	; 0xbb
 8003ece:	f001 f967 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f001 f964 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ed8:	2099      	movs	r0, #153	; 0x99
 8003eda:	f001 f961 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ede:	2000      	movs	r0, #0
 8003ee0:	f001 f95e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003ee4:	2077      	movs	r0, #119	; 0x77
 8003ee6:	f001 f95b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eea:	2000      	movs	r0, #0
 8003eec:	f001 f958 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003ef0:	2044      	movs	r0, #68	; 0x44
 8003ef2:	f001 f955 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	f001 f952 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003efc:	2056      	movs	r0, #86	; 0x56
 8003efe:	f001 f94f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f02:	2000      	movs	r0, #0
 8003f04:	f001 f94c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003f08:	2023      	movs	r0, #35	; 0x23
 8003f0a:	f001 f949 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f0e:	2000      	movs	r0, #0
 8003f10:	f001 f946 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003f14:	2033      	movs	r0, #51	; 0x33
 8003f16:	f001 f943 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	f001 f940 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003f20:	2045      	movs	r0, #69	; 0x45
 8003f22:	f001 f93d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f26:	2000      	movs	r0, #0
 8003f28:	f001 f93a 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8003f2c:	20e8      	movs	r0, #232	; 0xe8
 8003f2e:	f001 f94b 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003f32:	2000      	movs	r0, #0
 8003f34:	f001 f934 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f38:	2000      	movs	r0, #0
 8003f3a:	f001 f931 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003f3e:	2099      	movs	r0, #153	; 0x99
 8003f40:	f001 f92e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f44:	2000      	movs	r0, #0
 8003f46:	f001 f92b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003f4a:	2087      	movs	r0, #135	; 0x87
 8003f4c:	f001 f928 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f50:	2000      	movs	r0, #0
 8003f52:	f001 f925 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003f56:	2088      	movs	r0, #136	; 0x88
 8003f58:	f001 f922 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	f001 f91f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003f62:	2077      	movs	r0, #119	; 0x77
 8003f64:	f001 f91c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f68:	2000      	movs	r0, #0
 8003f6a:	f001 f919 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003f6e:	2066      	movs	r0, #102	; 0x66
 8003f70:	f001 f916 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f74:	2000      	movs	r0, #0
 8003f76:	f001 f913 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003f7a:	2088      	movs	r0, #136	; 0x88
 8003f7c:	f001 f910 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f80:	2000      	movs	r0, #0
 8003f82:	f001 f90d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xAA);
 8003f86:	20aa      	movs	r0, #170	; 0xaa
 8003f88:	f001 f90a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	f001 f907 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003f92:	20bb      	movs	r0, #187	; 0xbb
 8003f94:	f001 f904 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f001 f901 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003f9e:	2099      	movs	r0, #153	; 0x99
 8003fa0:	f001 f8fe 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	f001 f8fb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003faa:	2066      	movs	r0, #102	; 0x66
 8003fac:	f001 f8f8 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	f001 f8f5 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003fb6:	2055      	movs	r0, #85	; 0x55
 8003fb8:	f001 f8f2 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	f001 f8ef 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003fc2:	2055      	movs	r0, #85	; 0x55
 8003fc4:	f001 f8ec 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fc8:	2000      	movs	r0, #0
 8003fca:	f001 f8e9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003fce:	2044      	movs	r0, #68	; 0x44
 8003fd0:	f001 f8e6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f001 f8e3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003fda:	2044      	movs	r0, #68	; 0x44
 8003fdc:	f001 f8e0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	f001 f8dd 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003fe6:	2055      	movs	r0, #85	; 0x55
 8003fe8:	f001 f8da 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fec:	2000      	movs	r0, #0
 8003fee:	f001 f8d7 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8003ff2:	20e9      	movs	r0, #233	; 0xe9
 8003ff4:	f001 f8e8 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003ff8:	20aa      	movs	r0, #170	; 0xaa
 8003ffa:	f001 f8d1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ffe:	2000      	movs	r0, #0
 8004000:	f001 f8ce 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004004:	2000      	movs	r0, #0
 8004006:	f001 f8cb 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800400a:	2000      	movs	r0, #0
 800400c:	f001 f8c8 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8004010:	2000      	movs	r0, #0
 8004012:	f001 f8d9 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8004016:	20aa      	movs	r0, #170	; 0xaa
 8004018:	f001 f8c2 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 800401c:	20cf      	movs	r0, #207	; 0xcf
 800401e:	f001 f8d3 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004022:	2000      	movs	r0, #0
 8004024:	f001 f8bc 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004028:	2000      	movs	r0, #0
 800402a:	f001 f8b9 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800402e:	2000      	movs	r0, #0
 8004030:	f001 f8b6 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004034:	2000      	movs	r0, #0
 8004036:	f001 f8b3 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800403a:	2000      	movs	r0, #0
 800403c:	f001 f8b0 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004040:	2000      	movs	r0, #0
 8004042:	f001 f8ad 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004046:	2000      	movs	r0, #0
 8004048:	f001 f8aa 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800404c:	2000      	movs	r0, #0
 800404e:	f001 f8a7 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004052:	2000      	movs	r0, #0
 8004054:	f001 f8a4 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004058:	2000      	movs	r0, #0
 800405a:	f001 f8a1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800405e:	2000      	movs	r0, #0
 8004060:	f001 f89e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004064:	2000      	movs	r0, #0
 8004066:	f001 f89b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800406a:	2000      	movs	r0, #0
 800406c:	f001 f898 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004070:	2000      	movs	r0, #0
 8004072:	f001 f895 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004076:	2000      	movs	r0, #0
 8004078:	f001 f892 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800407c:	2000      	movs	r0, #0
 800407e:	f001 f88f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004082:	2000      	movs	r0, #0
 8004084:	f001 f88c 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004088:	20f0      	movs	r0, #240	; 0xf0
 800408a:	f001 f89d 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800408e:	2000      	movs	r0, #0
 8004090:	f001 f886 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x50);
 8004094:	2050      	movs	r0, #80	; 0x50
 8004096:	f001 f883 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800409a:	2000      	movs	r0, #0
 800409c:	f001 f880 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040a0:	2000      	movs	r0, #0
 80040a2:	f001 f87d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040a6:	2000      	movs	r0, #0
 80040a8:	f001 f87a 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 80040ac:	20f3      	movs	r0, #243	; 0xf3
 80040ae:	f001 f88b 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80040b2:	2000      	movs	r0, #0
 80040b4:	f001 f874 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 80040b8:	20f9      	movs	r0, #249	; 0xf9
 80040ba:	f001 f885 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x06);
 80040be:	2006      	movs	r0, #6
 80040c0:	f001 f86e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x10);
 80040c4:	2010      	movs	r0, #16
 80040c6:	f001 f86b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x29);
 80040ca:	2029      	movs	r0, #41	; 0x29
 80040cc:	f001 f868 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040d0:	2000      	movs	r0, #0
 80040d2:	f001 f865 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 80040d6:	203a      	movs	r0, #58	; 0x3a
 80040d8:	f001 f876 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 80040dc:	2055      	movs	r0, #85	; 0x55
 80040de:	f001 f85f 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x11);
 80040e2:	2011      	movs	r0, #17
 80040e4:	f001 f870 	bl	80051c8 <lcd_wr_regno>
    HAL_Delay(100);
 80040e8:	2064      	movs	r0, #100	; 0x64
 80040ea:	f005 fd78 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0x29);
 80040ee:	2029      	movs	r0, #41	; 0x29
 80040f0:	f001 f86a 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 80040f4:	2035      	movs	r0, #53	; 0x35
 80040f6:	f001 f867 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80040fa:	2000      	movs	r0, #0
 80040fc:	f001 f850 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x51);
 8004100:	2051      	movs	r0, #81	; 0x51
 8004102:	f001 f861 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8004106:	20ff      	movs	r0, #255	; 0xff
 8004108:	f001 f84a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x53);
 800410c:	2053      	movs	r0, #83	; 0x53
 800410e:	f001 f85b 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 8004112:	202c      	movs	r0, #44	; 0x2c
 8004114:	f001 f844 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x55);
 8004118:	2055      	movs	r0, #85	; 0x55
 800411a:	f001 f855 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x82);
 800411e:	2082      	movs	r0, #130	; 0x82
 8004120:	f001 f83e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 8004124:	202c      	movs	r0, #44	; 0x2c
 8004126:	f001 f84f 	bl	80051c8 <lcd_wr_regno>
}
 800412a:	bf00      	nop
 800412c:	bd80      	pop	{r7, pc}

0800412e <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8004132:	2155      	movs	r1, #85	; 0x55
 8004134:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004138:	f001 f85a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800413c:	21aa      	movs	r1, #170	; 0xaa
 800413e:	f24f 0001 	movw	r0, #61441	; 0xf001
 8004142:	f001 f855 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004146:	2152      	movs	r1, #82	; 0x52
 8004148:	f24f 0002 	movw	r0, #61442	; 0xf002
 800414c:	f001 f850 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004150:	2108      	movs	r1, #8
 8004152:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004156:	f001 f84b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 800415a:	2101      	movs	r1, #1
 800415c:	f24f 0004 	movw	r0, #61444	; 0xf004
 8004160:	f001 f846 	bl	80051f0 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8004164:	210d      	movs	r1, #13
 8004166:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 800416a:	f001 f841 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 800416e:	210d      	movs	r1, #13
 8004170:	f24b 0001 	movw	r0, #45057	; 0xb001
 8004174:	f001 f83c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8004178:	210d      	movs	r1, #13
 800417a:	f24b 0002 	movw	r0, #45058	; 0xb002
 800417e:	f001 f837 	bl	80051f0 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8004182:	2134      	movs	r1, #52	; 0x34
 8004184:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004188:	f001 f832 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 800418c:	2134      	movs	r1, #52	; 0x34
 800418e:	f24b 6001 	movw	r0, #46593	; 0xb601
 8004192:	f001 f82d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 8004196:	2134      	movs	r1, #52	; 0x34
 8004198:	f24b 6002 	movw	r0, #46594	; 0xb602
 800419c:	f001 f828 	bl	80051f0 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 80041a0:	210d      	movs	r1, #13
 80041a2:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 80041a6:	f001 f823 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 80041aa:	210d      	movs	r1, #13
 80041ac:	f24b 1001 	movw	r0, #45313	; 0xb101
 80041b0:	f001 f81e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 80041b4:	210d      	movs	r1, #13
 80041b6:	f24b 1002 	movw	r0, #45314	; 0xb102
 80041ba:	f001 f819 	bl	80051f0 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 80041be:	2134      	movs	r1, #52	; 0x34
 80041c0:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 80041c4:	f001 f814 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 80041c8:	2134      	movs	r1, #52	; 0x34
 80041ca:	f24b 7001 	movw	r0, #46849	; 0xb701
 80041ce:	f001 f80f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 80041d2:	2134      	movs	r1, #52	; 0x34
 80041d4:	f24b 7002 	movw	r0, #46850	; 0xb702
 80041d8:	f001 f80a 	bl	80051f0 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80041dc:	2100      	movs	r1, #0
 80041de:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80041e2:	f001 f805 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80041e6:	2100      	movs	r1, #0
 80041e8:	f24b 2001 	movw	r0, #45569	; 0xb201
 80041ec:	f001 f800 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80041f0:	2100      	movs	r1, #0
 80041f2:	f24b 2002 	movw	r0, #45570	; 0xb202
 80041f6:	f000 fffb 	bl	80051f0 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80041fa:	2124      	movs	r1, #36	; 0x24
 80041fc:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8004200:	f000 fff6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8004204:	2124      	movs	r1, #36	; 0x24
 8004206:	f64b 0001 	movw	r0, #47105	; 0xb801
 800420a:	f000 fff1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 800420e:	2124      	movs	r1, #36	; 0x24
 8004210:	f64b 0002 	movw	r0, #47106	; 0xb802
 8004214:	f000 ffec 	bl	80051f0 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 8004218:	2101      	movs	r1, #1
 800421a:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 800421e:	f000 ffe7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8004222:	210f      	movs	r1, #15
 8004224:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8004228:	f000 ffe2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 800422c:	210f      	movs	r1, #15
 800422e:	f24b 3001 	movw	r0, #45825	; 0xb301
 8004232:	f000 ffdd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 8004236:	210f      	movs	r1, #15
 8004238:	f24b 3002 	movw	r0, #45826	; 0xb302
 800423c:	f000 ffd8 	bl	80051f0 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004240:	2134      	movs	r1, #52	; 0x34
 8004242:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8004246:	f000 ffd3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 800424a:	2134      	movs	r1, #52	; 0x34
 800424c:	f64b 1001 	movw	r0, #47361	; 0xb901
 8004250:	f000 ffce 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004254:	2134      	movs	r1, #52	; 0x34
 8004256:	f64b 1002 	movw	r0, #47362	; 0xb902
 800425a:	f000 ffc9 	bl	80051f0 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 800425e:	2108      	movs	r1, #8
 8004260:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8004264:	f000 ffc4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8004268:	2108      	movs	r1, #8
 800426a:	f24b 5001 	movw	r0, #46337	; 0xb501
 800426e:	f000 ffbf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004272:	2108      	movs	r1, #8
 8004274:	f24b 5002 	movw	r0, #46338	; 0xb502
 8004278:	f000 ffba 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 800427c:	2103      	movs	r1, #3
 800427e:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8004282:	f000 ffb5 	bl	80051f0 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 8004286:	2124      	movs	r1, #36	; 0x24
 8004288:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 800428c:	f000 ffb0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004290:	2124      	movs	r1, #36	; 0x24
 8004292:	f64b 2001 	movw	r0, #47617	; 0xba01
 8004296:	f000 ffab 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 800429a:	2124      	movs	r1, #36	; 0x24
 800429c:	f64b 2002 	movw	r0, #47618	; 0xba02
 80042a0:	f000 ffa6 	bl	80051f0 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 80042a4:	2100      	movs	r1, #0
 80042a6:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80042aa:	f000 ffa1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 80042ae:	2178      	movs	r1, #120	; 0x78
 80042b0:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80042b4:	f000 ff9c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80042b8:	2100      	movs	r1, #0
 80042ba:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80042be:	f000 ff97 	bl	80051f0 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 80042c2:	2100      	movs	r1, #0
 80042c4:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 80042c8:	f000 ff92 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 80042cc:	2178      	movs	r1, #120	; 0x78
 80042ce:	f64b 5001 	movw	r0, #48385	; 0xbd01
 80042d2:	f000 ff8d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80042d6:	2100      	movs	r1, #0
 80042d8:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80042dc:	f000 ff88 	bl	80051f0 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80042e0:	2100      	movs	r1, #0
 80042e2:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80042e6:	f000 ff83 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80042ea:	2164      	movs	r1, #100	; 0x64
 80042ec:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80042f0:	f000 ff7e 	bl	80051f0 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80042f4:	2100      	movs	r1, #0
 80042f6:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80042fa:	f000 ff79 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80042fe:	2133      	movs	r1, #51	; 0x33
 8004300:	f24d 1001 	movw	r0, #53505	; 0xd101
 8004304:	f000 ff74 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 8004308:	2100      	movs	r1, #0
 800430a:	f24d 1002 	movw	r0, #53506	; 0xd102
 800430e:	f000 ff6f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 8004312:	2134      	movs	r1, #52	; 0x34
 8004314:	f24d 1003 	movw	r0, #53507	; 0xd103
 8004318:	f000 ff6a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 800431c:	2100      	movs	r1, #0
 800431e:	f24d 1004 	movw	r0, #53508	; 0xd104
 8004322:	f000 ff65 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 8004326:	213a      	movs	r1, #58	; 0x3a
 8004328:	f24d 1005 	movw	r0, #53509	; 0xd105
 800432c:	f000 ff60 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 8004330:	2100      	movs	r1, #0
 8004332:	f24d 1006 	movw	r0, #53510	; 0xd106
 8004336:	f000 ff5b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 800433a:	214a      	movs	r1, #74	; 0x4a
 800433c:	f24d 1007 	movw	r0, #53511	; 0xd107
 8004340:	f000 ff56 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004344:	2100      	movs	r1, #0
 8004346:	f24d 1008 	movw	r0, #53512	; 0xd108
 800434a:	f000 ff51 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 800434e:	215c      	movs	r1, #92	; 0x5c
 8004350:	f24d 1009 	movw	r0, #53513	; 0xd109
 8004354:	f000 ff4c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8004358:	2100      	movs	r1, #0
 800435a:	f24d 100a 	movw	r0, #53514	; 0xd10a
 800435e:	f000 ff47 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004362:	2181      	movs	r1, #129	; 0x81
 8004364:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8004368:	f000 ff42 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 800436c:	2100      	movs	r1, #0
 800436e:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004372:	f000 ff3d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8004376:	21a6      	movs	r1, #166	; 0xa6
 8004378:	f24d 100d 	movw	r0, #53517	; 0xd10d
 800437c:	f000 ff38 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004380:	2100      	movs	r1, #0
 8004382:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004386:	f000 ff33 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 800438a:	21e5      	movs	r1, #229	; 0xe5
 800438c:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8004390:	f000 ff2e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004394:	2101      	movs	r1, #1
 8004396:	f24d 1010 	movw	r0, #53520	; 0xd110
 800439a:	f000 ff29 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 800439e:	2113      	movs	r1, #19
 80043a0:	f24d 1011 	movw	r0, #53521	; 0xd111
 80043a4:	f000 ff24 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 80043a8:	2101      	movs	r1, #1
 80043aa:	f24d 1012 	movw	r0, #53522	; 0xd112
 80043ae:	f000 ff1f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 80043b2:	2154      	movs	r1, #84	; 0x54
 80043b4:	f24d 1013 	movw	r0, #53523	; 0xd113
 80043b8:	f000 ff1a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 80043bc:	2101      	movs	r1, #1
 80043be:	f24d 1014 	movw	r0, #53524	; 0xd114
 80043c2:	f000 ff15 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 80043c6:	2182      	movs	r1, #130	; 0x82
 80043c8:	f24d 1015 	movw	r0, #53525	; 0xd115
 80043cc:	f000 ff10 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 80043d0:	2101      	movs	r1, #1
 80043d2:	f24d 1016 	movw	r0, #53526	; 0xd116
 80043d6:	f000 ff0b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80043da:	21ca      	movs	r1, #202	; 0xca
 80043dc:	f24d 1017 	movw	r0, #53527	; 0xd117
 80043e0:	f000 ff06 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80043e4:	2102      	movs	r1, #2
 80043e6:	f24d 1018 	movw	r0, #53528	; 0xd118
 80043ea:	f000 ff01 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80043ee:	2100      	movs	r1, #0
 80043f0:	f24d 1019 	movw	r0, #53529	; 0xd119
 80043f4:	f000 fefc 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80043f8:	2102      	movs	r1, #2
 80043fa:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80043fe:	f000 fef7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8004402:	2101      	movs	r1, #1
 8004404:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8004408:	f000 fef2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 800440c:	2102      	movs	r1, #2
 800440e:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8004412:	f000 feed 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 8004416:	2134      	movs	r1, #52	; 0x34
 8004418:	f24d 101d 	movw	r0, #53533	; 0xd11d
 800441c:	f000 fee8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 8004420:	2102      	movs	r1, #2
 8004422:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8004426:	f000 fee3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 800442a:	2167      	movs	r1, #103	; 0x67
 800442c:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8004430:	f000 fede 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004434:	2102      	movs	r1, #2
 8004436:	f24d 1020 	movw	r0, #53536	; 0xd120
 800443a:	f000 fed9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 800443e:	2184      	movs	r1, #132	; 0x84
 8004440:	f24d 1021 	movw	r0, #53537	; 0xd121
 8004444:	f000 fed4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8004448:	2102      	movs	r1, #2
 800444a:	f24d 1022 	movw	r0, #53538	; 0xd122
 800444e:	f000 fecf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004452:	21a4      	movs	r1, #164	; 0xa4
 8004454:	f24d 1023 	movw	r0, #53539	; 0xd123
 8004458:	f000 feca 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 800445c:	2102      	movs	r1, #2
 800445e:	f24d 1024 	movw	r0, #53540	; 0xd124
 8004462:	f000 fec5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8004466:	21b7      	movs	r1, #183	; 0xb7
 8004468:	f24d 1025 	movw	r0, #53541	; 0xd125
 800446c:	f000 fec0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004470:	2102      	movs	r1, #2
 8004472:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004476:	f000 febb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 800447a:	21cf      	movs	r1, #207	; 0xcf
 800447c:	f24d 1027 	movw	r0, #53543	; 0xd127
 8004480:	f000 feb6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004484:	2102      	movs	r1, #2
 8004486:	f24d 1028 	movw	r0, #53544	; 0xd128
 800448a:	f000 feb1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 800448e:	21de      	movs	r1, #222	; 0xde
 8004490:	f24d 1029 	movw	r0, #53545	; 0xd129
 8004494:	f000 feac 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 8004498:	2102      	movs	r1, #2
 800449a:	f24d 102a 	movw	r0, #53546	; 0xd12a
 800449e:	f000 fea7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 80044a2:	21f2      	movs	r1, #242	; 0xf2
 80044a4:	f24d 102b 	movw	r0, #53547	; 0xd12b
 80044a8:	f000 fea2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 80044ac:	2102      	movs	r1, #2
 80044ae:	f24d 102c 	movw	r0, #53548	; 0xd12c
 80044b2:	f000 fe9d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 80044b6:	21fe      	movs	r1, #254	; 0xfe
 80044b8:	f24d 102d 	movw	r0, #53549	; 0xd12d
 80044bc:	f000 fe98 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 80044c0:	2103      	movs	r1, #3
 80044c2:	f24d 102e 	movw	r0, #53550	; 0xd12e
 80044c6:	f000 fe93 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 80044ca:	2110      	movs	r1, #16
 80044cc:	f24d 102f 	movw	r0, #53551	; 0xd12f
 80044d0:	f000 fe8e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80044d4:	2103      	movs	r1, #3
 80044d6:	f24d 1030 	movw	r0, #53552	; 0xd130
 80044da:	f000 fe89 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80044de:	2133      	movs	r1, #51	; 0x33
 80044e0:	f24d 1031 	movw	r0, #53553	; 0xd131
 80044e4:	f000 fe84 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80044e8:	2103      	movs	r1, #3
 80044ea:	f24d 1032 	movw	r0, #53554	; 0xd132
 80044ee:	f000 fe7f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80044f2:	216d      	movs	r1, #109	; 0x6d
 80044f4:	f24d 1033 	movw	r0, #53555	; 0xd133
 80044f8:	f000 fe7a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 80044fc:	2100      	movs	r1, #0
 80044fe:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8004502:	f000 fe75 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 8004506:	2133      	movs	r1, #51	; 0x33
 8004508:	f24d 2001 	movw	r0, #53761	; 0xd201
 800450c:	f000 fe70 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 8004510:	2100      	movs	r1, #0
 8004512:	f24d 2002 	movw	r0, #53762	; 0xd202
 8004516:	f000 fe6b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 800451a:	2134      	movs	r1, #52	; 0x34
 800451c:	f24d 2003 	movw	r0, #53763	; 0xd203
 8004520:	f000 fe66 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8004524:	2100      	movs	r1, #0
 8004526:	f24d 2004 	movw	r0, #53764	; 0xd204
 800452a:	f000 fe61 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 800452e:	213a      	movs	r1, #58	; 0x3a
 8004530:	f24d 2005 	movw	r0, #53765	; 0xd205
 8004534:	f000 fe5c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8004538:	2100      	movs	r1, #0
 800453a:	f24d 2006 	movw	r0, #53766	; 0xd206
 800453e:	f000 fe57 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004542:	214a      	movs	r1, #74	; 0x4a
 8004544:	f24d 2007 	movw	r0, #53767	; 0xd207
 8004548:	f000 fe52 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 800454c:	2100      	movs	r1, #0
 800454e:	f24d 2008 	movw	r0, #53768	; 0xd208
 8004552:	f000 fe4d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8004556:	215c      	movs	r1, #92	; 0x5c
 8004558:	f24d 2009 	movw	r0, #53769	; 0xd209
 800455c:	f000 fe48 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004560:	2100      	movs	r1, #0
 8004562:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004566:	f000 fe43 	bl	80051f0 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 800456a:	2181      	movs	r1, #129	; 0x81
 800456c:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8004570:	f000 fe3e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004574:	2100      	movs	r1, #0
 8004576:	f24d 200c 	movw	r0, #53772	; 0xd20c
 800457a:	f000 fe39 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 800457e:	21a6      	movs	r1, #166	; 0xa6
 8004580:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8004584:	f000 fe34 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8004588:	2100      	movs	r1, #0
 800458a:	f24d 200e 	movw	r0, #53774	; 0xd20e
 800458e:	f000 fe2f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004592:	21e5      	movs	r1, #229	; 0xe5
 8004594:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8004598:	f000 fe2a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 800459c:	2101      	movs	r1, #1
 800459e:	f24d 2010 	movw	r0, #53776	; 0xd210
 80045a2:	f000 fe25 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 80045a6:	2113      	movs	r1, #19
 80045a8:	f24d 2011 	movw	r0, #53777	; 0xd211
 80045ac:	f000 fe20 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 80045b0:	2101      	movs	r1, #1
 80045b2:	f24d 2012 	movw	r0, #53778	; 0xd212
 80045b6:	f000 fe1b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 80045ba:	2154      	movs	r1, #84	; 0x54
 80045bc:	f24d 2013 	movw	r0, #53779	; 0xd213
 80045c0:	f000 fe16 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 80045c4:	2101      	movs	r1, #1
 80045c6:	f24d 2014 	movw	r0, #53780	; 0xd214
 80045ca:	f000 fe11 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 80045ce:	2182      	movs	r1, #130	; 0x82
 80045d0:	f24d 2015 	movw	r0, #53781	; 0xd215
 80045d4:	f000 fe0c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80045d8:	2101      	movs	r1, #1
 80045da:	f24d 2016 	movw	r0, #53782	; 0xd216
 80045de:	f000 fe07 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80045e2:	21ca      	movs	r1, #202	; 0xca
 80045e4:	f24d 2017 	movw	r0, #53783	; 0xd217
 80045e8:	f000 fe02 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80045ec:	2102      	movs	r1, #2
 80045ee:	f24d 2018 	movw	r0, #53784	; 0xd218
 80045f2:	f000 fdfd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80045f6:	2100      	movs	r1, #0
 80045f8:	f24d 2019 	movw	r0, #53785	; 0xd219
 80045fc:	f000 fdf8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 8004600:	2102      	movs	r1, #2
 8004602:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8004606:	f000 fdf3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 800460a:	2101      	movs	r1, #1
 800460c:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8004610:	f000 fdee 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8004614:	2102      	movs	r1, #2
 8004616:	f24d 201c 	movw	r0, #53788	; 0xd21c
 800461a:	f000 fde9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 800461e:	2134      	movs	r1, #52	; 0x34
 8004620:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8004624:	f000 fde4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 8004628:	2102      	movs	r1, #2
 800462a:	f24d 201e 	movw	r0, #53790	; 0xd21e
 800462e:	f000 fddf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004632:	2167      	movs	r1, #103	; 0x67
 8004634:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004638:	f000 fdda 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 800463c:	2102      	movs	r1, #2
 800463e:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004642:	f000 fdd5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 8004646:	2184      	movs	r1, #132	; 0x84
 8004648:	f24d 2021 	movw	r0, #53793	; 0xd221
 800464c:	f000 fdd0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004650:	2102      	movs	r1, #2
 8004652:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004656:	f000 fdcb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 800465a:	21a4      	movs	r1, #164	; 0xa4
 800465c:	f24d 2023 	movw	r0, #53795	; 0xd223
 8004660:	f000 fdc6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004664:	2102      	movs	r1, #2
 8004666:	f24d 2024 	movw	r0, #53796	; 0xd224
 800466a:	f000 fdc1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 800466e:	21b7      	movs	r1, #183	; 0xb7
 8004670:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004674:	f000 fdbc 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 8004678:	2102      	movs	r1, #2
 800467a:	f24d 2026 	movw	r0, #53798	; 0xd226
 800467e:	f000 fdb7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004682:	21cf      	movs	r1, #207	; 0xcf
 8004684:	f24d 2027 	movw	r0, #53799	; 0xd227
 8004688:	f000 fdb2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 800468c:	2102      	movs	r1, #2
 800468e:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004692:	f000 fdad 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 8004696:	21de      	movs	r1, #222	; 0xde
 8004698:	f24d 2029 	movw	r0, #53801	; 0xd229
 800469c:	f000 fda8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 80046a0:	2102      	movs	r1, #2
 80046a2:	f24d 202a 	movw	r0, #53802	; 0xd22a
 80046a6:	f000 fda3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 80046aa:	21f2      	movs	r1, #242	; 0xf2
 80046ac:	f24d 202b 	movw	r0, #53803	; 0xd22b
 80046b0:	f000 fd9e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 80046b4:	2102      	movs	r1, #2
 80046b6:	f24d 202c 	movw	r0, #53804	; 0xd22c
 80046ba:	f000 fd99 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 80046be:	21fe      	movs	r1, #254	; 0xfe
 80046c0:	f24d 202d 	movw	r0, #53805	; 0xd22d
 80046c4:	f000 fd94 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 80046c8:	2103      	movs	r1, #3
 80046ca:	f24d 202e 	movw	r0, #53806	; 0xd22e
 80046ce:	f000 fd8f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80046d2:	2110      	movs	r1, #16
 80046d4:	f24d 202f 	movw	r0, #53807	; 0xd22f
 80046d8:	f000 fd8a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80046dc:	2103      	movs	r1, #3
 80046de:	f24d 2030 	movw	r0, #53808	; 0xd230
 80046e2:	f000 fd85 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80046e6:	2133      	movs	r1, #51	; 0x33
 80046e8:	f24d 2031 	movw	r0, #53809	; 0xd231
 80046ec:	f000 fd80 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80046f0:	2103      	movs	r1, #3
 80046f2:	f24d 2032 	movw	r0, #53810	; 0xd232
 80046f6:	f000 fd7b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80046fa:	216d      	movs	r1, #109	; 0x6d
 80046fc:	f24d 2033 	movw	r0, #53811	; 0xd233
 8004700:	f000 fd76 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8004704:	2100      	movs	r1, #0
 8004706:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 800470a:	f000 fd71 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 800470e:	2133      	movs	r1, #51	; 0x33
 8004710:	f24d 3001 	movw	r0, #54017	; 0xd301
 8004714:	f000 fd6c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 8004718:	2100      	movs	r1, #0
 800471a:	f24d 3002 	movw	r0, #54018	; 0xd302
 800471e:	f000 fd67 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8004722:	2134      	movs	r1, #52	; 0x34
 8004724:	f24d 3003 	movw	r0, #54019	; 0xd303
 8004728:	f000 fd62 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 800472c:	2100      	movs	r1, #0
 800472e:	f24d 3004 	movw	r0, #54020	; 0xd304
 8004732:	f000 fd5d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 8004736:	213a      	movs	r1, #58	; 0x3a
 8004738:	f24d 3005 	movw	r0, #54021	; 0xd305
 800473c:	f000 fd58 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004740:	2100      	movs	r1, #0
 8004742:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004746:	f000 fd53 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 800474a:	214a      	movs	r1, #74	; 0x4a
 800474c:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004750:	f000 fd4e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004754:	2100      	movs	r1, #0
 8004756:	f24d 3008 	movw	r0, #54024	; 0xd308
 800475a:	f000 fd49 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 800475e:	215c      	movs	r1, #92	; 0x5c
 8004760:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004764:	f000 fd44 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 8004768:	2100      	movs	r1, #0
 800476a:	f24d 300a 	movw	r0, #54026	; 0xd30a
 800476e:	f000 fd3f 	bl	80051f0 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004772:	2181      	movs	r1, #129	; 0x81
 8004774:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004778:	f000 fd3a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 800477c:	2100      	movs	r1, #0
 800477e:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004782:	f000 fd35 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 8004786:	21a6      	movs	r1, #166	; 0xa6
 8004788:	f24d 300d 	movw	r0, #54029	; 0xd30d
 800478c:	f000 fd30 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004790:	2100      	movs	r1, #0
 8004792:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004796:	f000 fd2b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 800479a:	21e5      	movs	r1, #229	; 0xe5
 800479c:	f24d 300f 	movw	r0, #54031	; 0xd30f
 80047a0:	f000 fd26 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 80047a4:	2101      	movs	r1, #1
 80047a6:	f24d 3010 	movw	r0, #54032	; 0xd310
 80047aa:	f000 fd21 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 80047ae:	2113      	movs	r1, #19
 80047b0:	f24d 3011 	movw	r0, #54033	; 0xd311
 80047b4:	f000 fd1c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 80047b8:	2101      	movs	r1, #1
 80047ba:	f24d 3012 	movw	r0, #54034	; 0xd312
 80047be:	f000 fd17 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 80047c2:	2154      	movs	r1, #84	; 0x54
 80047c4:	f24d 3013 	movw	r0, #54035	; 0xd313
 80047c8:	f000 fd12 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 80047cc:	2101      	movs	r1, #1
 80047ce:	f24d 3014 	movw	r0, #54036	; 0xd314
 80047d2:	f000 fd0d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 80047d6:	2182      	movs	r1, #130	; 0x82
 80047d8:	f24d 3015 	movw	r0, #54037	; 0xd315
 80047dc:	f000 fd08 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 80047e0:	2101      	movs	r1, #1
 80047e2:	f24d 3016 	movw	r0, #54038	; 0xd316
 80047e6:	f000 fd03 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 80047ea:	21ca      	movs	r1, #202	; 0xca
 80047ec:	f24d 3017 	movw	r0, #54039	; 0xd317
 80047f0:	f000 fcfe 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 80047f4:	2102      	movs	r1, #2
 80047f6:	f24d 3018 	movw	r0, #54040	; 0xd318
 80047fa:	f000 fcf9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 80047fe:	2100      	movs	r1, #0
 8004800:	f24d 3019 	movw	r0, #54041	; 0xd319
 8004804:	f000 fcf4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 8004808:	2102      	movs	r1, #2
 800480a:	f24d 301a 	movw	r0, #54042	; 0xd31a
 800480e:	f000 fcef 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8004812:	2101      	movs	r1, #1
 8004814:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004818:	f000 fcea 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 800481c:	2102      	movs	r1, #2
 800481e:	f24d 301c 	movw	r0, #54044	; 0xd31c
 8004822:	f000 fce5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8004826:	2134      	movs	r1, #52	; 0x34
 8004828:	f24d 301d 	movw	r0, #54045	; 0xd31d
 800482c:	f000 fce0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004830:	2102      	movs	r1, #2
 8004832:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004836:	f000 fcdb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 800483a:	2167      	movs	r1, #103	; 0x67
 800483c:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004840:	f000 fcd6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004844:	2102      	movs	r1, #2
 8004846:	f24d 3020 	movw	r0, #54048	; 0xd320
 800484a:	f000 fcd1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 800484e:	2184      	movs	r1, #132	; 0x84
 8004850:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004854:	f000 fccc 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 8004858:	2102      	movs	r1, #2
 800485a:	f24d 3022 	movw	r0, #54050	; 0xd322
 800485e:	f000 fcc7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004862:	21a4      	movs	r1, #164	; 0xa4
 8004864:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004868:	f000 fcc2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 800486c:	2102      	movs	r1, #2
 800486e:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004872:	f000 fcbd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 8004876:	21b7      	movs	r1, #183	; 0xb7
 8004878:	f24d 3025 	movw	r0, #54053	; 0xd325
 800487c:	f000 fcb8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004880:	2102      	movs	r1, #2
 8004882:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004886:	f000 fcb3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 800488a:	21cf      	movs	r1, #207	; 0xcf
 800488c:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004890:	f000 fcae 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004894:	2102      	movs	r1, #2
 8004896:	f24d 3028 	movw	r0, #54056	; 0xd328
 800489a:	f000 fca9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 800489e:	21de      	movs	r1, #222	; 0xde
 80048a0:	f24d 3029 	movw	r0, #54057	; 0xd329
 80048a4:	f000 fca4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 80048a8:	2102      	movs	r1, #2
 80048aa:	f24d 302a 	movw	r0, #54058	; 0xd32a
 80048ae:	f000 fc9f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 80048b2:	21f2      	movs	r1, #242	; 0xf2
 80048b4:	f24d 302b 	movw	r0, #54059	; 0xd32b
 80048b8:	f000 fc9a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 80048bc:	2102      	movs	r1, #2
 80048be:	f24d 302c 	movw	r0, #54060	; 0xd32c
 80048c2:	f000 fc95 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 80048c6:	21fe      	movs	r1, #254	; 0xfe
 80048c8:	f24d 302d 	movw	r0, #54061	; 0xd32d
 80048cc:	f000 fc90 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 80048d0:	2103      	movs	r1, #3
 80048d2:	f24d 302e 	movw	r0, #54062	; 0xd32e
 80048d6:	f000 fc8b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 80048da:	2110      	movs	r1, #16
 80048dc:	f24d 302f 	movw	r0, #54063	; 0xd32f
 80048e0:	f000 fc86 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 80048e4:	2103      	movs	r1, #3
 80048e6:	f24d 3030 	movw	r0, #54064	; 0xd330
 80048ea:	f000 fc81 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 80048ee:	2133      	movs	r1, #51	; 0x33
 80048f0:	f24d 3031 	movw	r0, #54065	; 0xd331
 80048f4:	f000 fc7c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 80048f8:	2103      	movs	r1, #3
 80048fa:	f24d 3032 	movw	r0, #54066	; 0xd332
 80048fe:	f000 fc77 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8004902:	216d      	movs	r1, #109	; 0x6d
 8004904:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004908:	f000 fc72 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 800490c:	2100      	movs	r1, #0
 800490e:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8004912:	f000 fc6d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8004916:	2133      	movs	r1, #51	; 0x33
 8004918:	f24d 4001 	movw	r0, #54273	; 0xd401
 800491c:	f000 fc68 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8004920:	2100      	movs	r1, #0
 8004922:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004926:	f000 fc63 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 800492a:	2134      	movs	r1, #52	; 0x34
 800492c:	f24d 4003 	movw	r0, #54275	; 0xd403
 8004930:	f000 fc5e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004934:	2100      	movs	r1, #0
 8004936:	f24d 4004 	movw	r0, #54276	; 0xd404
 800493a:	f000 fc59 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 800493e:	213a      	movs	r1, #58	; 0x3a
 8004940:	f24d 4005 	movw	r0, #54277	; 0xd405
 8004944:	f000 fc54 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8004948:	2100      	movs	r1, #0
 800494a:	f24d 4006 	movw	r0, #54278	; 0xd406
 800494e:	f000 fc4f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004952:	214a      	movs	r1, #74	; 0x4a
 8004954:	f24d 4007 	movw	r0, #54279	; 0xd407
 8004958:	f000 fc4a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 800495c:	2100      	movs	r1, #0
 800495e:	f24d 4008 	movw	r0, #54280	; 0xd408
 8004962:	f000 fc45 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8004966:	215c      	movs	r1, #92	; 0x5c
 8004968:	f24d 4009 	movw	r0, #54281	; 0xd409
 800496c:	f000 fc40 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004970:	2100      	movs	r1, #0
 8004972:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004976:	f000 fc3b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 800497a:	2181      	movs	r1, #129	; 0x81
 800497c:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8004980:	f000 fc36 	bl	80051f0 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004984:	2100      	movs	r1, #0
 8004986:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800498a:	f000 fc31 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 800498e:	21a6      	movs	r1, #166	; 0xa6
 8004990:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8004994:	f000 fc2c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8004998:	2100      	movs	r1, #0
 800499a:	f24d 400e 	movw	r0, #54286	; 0xd40e
 800499e:	f000 fc27 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 80049a2:	21e5      	movs	r1, #229	; 0xe5
 80049a4:	f24d 400f 	movw	r0, #54287	; 0xd40f
 80049a8:	f000 fc22 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 80049ac:	2101      	movs	r1, #1
 80049ae:	f24d 4010 	movw	r0, #54288	; 0xd410
 80049b2:	f000 fc1d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 80049b6:	2113      	movs	r1, #19
 80049b8:	f24d 4011 	movw	r0, #54289	; 0xd411
 80049bc:	f000 fc18 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 80049c0:	2101      	movs	r1, #1
 80049c2:	f24d 4012 	movw	r0, #54290	; 0xd412
 80049c6:	f000 fc13 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 80049ca:	2154      	movs	r1, #84	; 0x54
 80049cc:	f24d 4013 	movw	r0, #54291	; 0xd413
 80049d0:	f000 fc0e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 80049d4:	2101      	movs	r1, #1
 80049d6:	f24d 4014 	movw	r0, #54292	; 0xd414
 80049da:	f000 fc09 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 80049de:	2182      	movs	r1, #130	; 0x82
 80049e0:	f24d 4015 	movw	r0, #54293	; 0xd415
 80049e4:	f000 fc04 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 80049e8:	2101      	movs	r1, #1
 80049ea:	f24d 4016 	movw	r0, #54294	; 0xd416
 80049ee:	f000 fbff 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 80049f2:	21ca      	movs	r1, #202	; 0xca
 80049f4:	f24d 4017 	movw	r0, #54295	; 0xd417
 80049f8:	f000 fbfa 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 80049fc:	2102      	movs	r1, #2
 80049fe:	f24d 4018 	movw	r0, #54296	; 0xd418
 8004a02:	f000 fbf5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8004a06:	2100      	movs	r1, #0
 8004a08:	f24d 4019 	movw	r0, #54297	; 0xd419
 8004a0c:	f000 fbf0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8004a10:	2102      	movs	r1, #2
 8004a12:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8004a16:	f000 fbeb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	f24d 401b 	movw	r0, #54299	; 0xd41b
 8004a20:	f000 fbe6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8004a24:	2102      	movs	r1, #2
 8004a26:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8004a2a:	f000 fbe1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004a2e:	2134      	movs	r1, #52	; 0x34
 8004a30:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8004a34:	f000 fbdc 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8004a38:	2102      	movs	r1, #2
 8004a3a:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004a3e:	f000 fbd7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004a42:	2167      	movs	r1, #103	; 0x67
 8004a44:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8004a48:	f000 fbd2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004a4c:	2102      	movs	r1, #2
 8004a4e:	f24d 4020 	movw	r0, #54304	; 0xd420
 8004a52:	f000 fbcd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8004a56:	2184      	movs	r1, #132	; 0x84
 8004a58:	f24d 4021 	movw	r0, #54305	; 0xd421
 8004a5c:	f000 fbc8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004a60:	2102      	movs	r1, #2
 8004a62:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004a66:	f000 fbc3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8004a6a:	21a4      	movs	r1, #164	; 0xa4
 8004a6c:	f24d 4023 	movw	r0, #54307	; 0xd423
 8004a70:	f000 fbbe 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004a74:	2102      	movs	r1, #2
 8004a76:	f24d 4024 	movw	r0, #54308	; 0xd424
 8004a7a:	f000 fbb9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004a7e:	21b7      	movs	r1, #183	; 0xb7
 8004a80:	f24d 4025 	movw	r0, #54309	; 0xd425
 8004a84:	f000 fbb4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8004a88:	2102      	movs	r1, #2
 8004a8a:	f24d 4026 	movw	r0, #54310	; 0xd426
 8004a8e:	f000 fbaf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004a92:	21cf      	movs	r1, #207	; 0xcf
 8004a94:	f24d 4027 	movw	r0, #54311	; 0xd427
 8004a98:	f000 fbaa 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004a9c:	2102      	movs	r1, #2
 8004a9e:	f24d 4028 	movw	r0, #54312	; 0xd428
 8004aa2:	f000 fba5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8004aa6:	21de      	movs	r1, #222	; 0xde
 8004aa8:	f24d 4029 	movw	r0, #54313	; 0xd429
 8004aac:	f000 fba0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004ab0:	2102      	movs	r1, #2
 8004ab2:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8004ab6:	f000 fb9b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8004aba:	21f2      	movs	r1, #242	; 0xf2
 8004abc:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8004ac0:	f000 fb96 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8004aca:	f000 fb91 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8004ace:	21fe      	movs	r1, #254	; 0xfe
 8004ad0:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8004ad4:	f000 fb8c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8004ad8:	2103      	movs	r1, #3
 8004ada:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8004ade:	f000 fb87 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8004ae2:	2110      	movs	r1, #16
 8004ae4:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8004ae8:	f000 fb82 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8004aec:	2103      	movs	r1, #3
 8004aee:	f24d 4030 	movw	r0, #54320	; 0xd430
 8004af2:	f000 fb7d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8004af6:	2133      	movs	r1, #51	; 0x33
 8004af8:	f24d 4031 	movw	r0, #54321	; 0xd431
 8004afc:	f000 fb78 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8004b00:	2103      	movs	r1, #3
 8004b02:	f24d 4032 	movw	r0, #54322	; 0xd432
 8004b06:	f000 fb73 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8004b0a:	216d      	movs	r1, #109	; 0x6d
 8004b0c:	f24d 4033 	movw	r0, #54323	; 0xd433
 8004b10:	f000 fb6e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8004b14:	2100      	movs	r1, #0
 8004b16:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8004b1a:	f000 fb69 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8004b1e:	2133      	movs	r1, #51	; 0x33
 8004b20:	f24d 5001 	movw	r0, #54529	; 0xd501
 8004b24:	f000 fb64 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8004b28:	2100      	movs	r1, #0
 8004b2a:	f24d 5002 	movw	r0, #54530	; 0xd502
 8004b2e:	f000 fb5f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004b32:	2134      	movs	r1, #52	; 0x34
 8004b34:	f24d 5003 	movw	r0, #54531	; 0xd503
 8004b38:	f000 fb5a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	f24d 5004 	movw	r0, #54532	; 0xd504
 8004b42:	f000 fb55 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8004b46:	213a      	movs	r1, #58	; 0x3a
 8004b48:	f24d 5005 	movw	r0, #54533	; 0xd505
 8004b4c:	f000 fb50 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004b50:	2100      	movs	r1, #0
 8004b52:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004b56:	f000 fb4b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8004b5a:	214a      	movs	r1, #74	; 0x4a
 8004b5c:	f24d 5007 	movw	r0, #54535	; 0xd507
 8004b60:	f000 fb46 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004b64:	2100      	movs	r1, #0
 8004b66:	f24d 5008 	movw	r0, #54536	; 0xd508
 8004b6a:	f000 fb41 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004b6e:	215c      	movs	r1, #92	; 0x5c
 8004b70:	f24d 5009 	movw	r0, #54537	; 0xd509
 8004b74:	f000 fb3c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8004b78:	2100      	movs	r1, #0
 8004b7a:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004b7e:	f000 fb37 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004b82:	2181      	movs	r1, #129	; 0x81
 8004b84:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8004b88:	f000 fb32 	bl	80051f0 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8004b92:	f000 fb2d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8004b96:	21a6      	movs	r1, #166	; 0xa6
 8004b98:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8004b9c:	f000 fb28 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8004ba6:	f000 fb23 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8004baa:	21e5      	movs	r1, #229	; 0xe5
 8004bac:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8004bb0:	f000 fb1e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	f24d 5010 	movw	r0, #54544	; 0xd510
 8004bba:	f000 fb19 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004bbe:	2113      	movs	r1, #19
 8004bc0:	f24d 5011 	movw	r0, #54545	; 0xd511
 8004bc4:	f000 fb14 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8004bc8:	2101      	movs	r1, #1
 8004bca:	f24d 5012 	movw	r0, #54546	; 0xd512
 8004bce:	f000 fb0f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8004bd2:	2154      	movs	r1, #84	; 0x54
 8004bd4:	f24d 5013 	movw	r0, #54547	; 0xd513
 8004bd8:	f000 fb0a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8004bdc:	2101      	movs	r1, #1
 8004bde:	f24d 5014 	movw	r0, #54548	; 0xd514
 8004be2:	f000 fb05 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8004be6:	2182      	movs	r1, #130	; 0x82
 8004be8:	f24d 5015 	movw	r0, #54549	; 0xd515
 8004bec:	f000 fb00 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	f24d 5016 	movw	r0, #54550	; 0xd516
 8004bf6:	f000 fafb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8004bfa:	21ca      	movs	r1, #202	; 0xca
 8004bfc:	f24d 5017 	movw	r0, #54551	; 0xd517
 8004c00:	f000 faf6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8004c04:	2102      	movs	r1, #2
 8004c06:	f24d 5018 	movw	r0, #54552	; 0xd518
 8004c0a:	f000 faf1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8004c0e:	2100      	movs	r1, #0
 8004c10:	f24d 5019 	movw	r0, #54553	; 0xd519
 8004c14:	f000 faec 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8004c18:	2102      	movs	r1, #2
 8004c1a:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8004c1e:	f000 fae7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8004c22:	2101      	movs	r1, #1
 8004c24:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8004c28:	f000 fae2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004c2c:	2102      	movs	r1, #2
 8004c2e:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8004c32:	f000 fadd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004c36:	2134      	movs	r1, #52	; 0x34
 8004c38:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8004c3c:	f000 fad8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004c40:	2102      	movs	r1, #2
 8004c42:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8004c46:	f000 fad3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004c4a:	2167      	movs	r1, #103	; 0x67
 8004c4c:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8004c50:	f000 face 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004c54:	2102      	movs	r1, #2
 8004c56:	f24d 5020 	movw	r0, #54560	; 0xd520
 8004c5a:	f000 fac9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004c5e:	2184      	movs	r1, #132	; 0x84
 8004c60:	f24d 5021 	movw	r0, #54561	; 0xd521
 8004c64:	f000 fac4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004c68:	2102      	movs	r1, #2
 8004c6a:	f24d 5022 	movw	r0, #54562	; 0xd522
 8004c6e:	f000 fabf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004c72:	21a4      	movs	r1, #164	; 0xa4
 8004c74:	f24d 5023 	movw	r0, #54563	; 0xd523
 8004c78:	f000 faba 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	f24d 5024 	movw	r0, #54564	; 0xd524
 8004c82:	f000 fab5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004c86:	21b7      	movs	r1, #183	; 0xb7
 8004c88:	f24d 5025 	movw	r0, #54565	; 0xd525
 8004c8c:	f000 fab0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004c90:	2102      	movs	r1, #2
 8004c92:	f24d 5026 	movw	r0, #54566	; 0xd526
 8004c96:	f000 faab 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004c9a:	21cf      	movs	r1, #207	; 0xcf
 8004c9c:	f24d 5027 	movw	r0, #54567	; 0xd527
 8004ca0:	f000 faa6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004ca4:	2102      	movs	r1, #2
 8004ca6:	f24d 5028 	movw	r0, #54568	; 0xd528
 8004caa:	f000 faa1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004cae:	21de      	movs	r1, #222	; 0xde
 8004cb0:	f24d 5029 	movw	r0, #54569	; 0xd529
 8004cb4:	f000 fa9c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004cb8:	2102      	movs	r1, #2
 8004cba:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8004cbe:	f000 fa97 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004cc2:	21f2      	movs	r1, #242	; 0xf2
 8004cc4:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8004cc8:	f000 fa92 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004ccc:	2102      	movs	r1, #2
 8004cce:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8004cd2:	f000 fa8d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004cd6:	21fe      	movs	r1, #254	; 0xfe
 8004cd8:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8004cdc:	f000 fa88 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004ce0:	2103      	movs	r1, #3
 8004ce2:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8004ce6:	f000 fa83 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004cea:	2110      	movs	r1, #16
 8004cec:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8004cf0:	f000 fa7e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004cf4:	2103      	movs	r1, #3
 8004cf6:	f24d 5030 	movw	r0, #54576	; 0xd530
 8004cfa:	f000 fa79 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004cfe:	2133      	movs	r1, #51	; 0x33
 8004d00:	f24d 5031 	movw	r0, #54577	; 0xd531
 8004d04:	f000 fa74 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8004d08:	2103      	movs	r1, #3
 8004d0a:	f24d 5032 	movw	r0, #54578	; 0xd532
 8004d0e:	f000 fa6f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8004d12:	216d      	movs	r1, #109	; 0x6d
 8004d14:	f24d 5033 	movw	r0, #54579	; 0xd533
 8004d18:	f000 fa6a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8004d22:	f000 fa65 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8004d26:	2133      	movs	r1, #51	; 0x33
 8004d28:	f24d 6001 	movw	r0, #54785	; 0xd601
 8004d2c:	f000 fa60 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8004d30:	2100      	movs	r1, #0
 8004d32:	f24d 6002 	movw	r0, #54786	; 0xd602
 8004d36:	f000 fa5b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8004d3a:	2134      	movs	r1, #52	; 0x34
 8004d3c:	f24d 6003 	movw	r0, #54787	; 0xd603
 8004d40:	f000 fa56 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8004d44:	2100      	movs	r1, #0
 8004d46:	f24d 6004 	movw	r0, #54788	; 0xd604
 8004d4a:	f000 fa51 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 8004d4e:	213a      	movs	r1, #58	; 0x3a
 8004d50:	f24d 6005 	movw	r0, #54789	; 0xd605
 8004d54:	f000 fa4c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8004d58:	2100      	movs	r1, #0
 8004d5a:	f24d 6006 	movw	r0, #54790	; 0xd606
 8004d5e:	f000 fa47 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8004d62:	214a      	movs	r1, #74	; 0x4a
 8004d64:	f24d 6007 	movw	r0, #54791	; 0xd607
 8004d68:	f000 fa42 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	f24d 6008 	movw	r0, #54792	; 0xd608
 8004d72:	f000 fa3d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8004d76:	215c      	movs	r1, #92	; 0x5c
 8004d78:	f24d 6009 	movw	r0, #54793	; 0xd609
 8004d7c:	f000 fa38 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8004d80:	2100      	movs	r1, #0
 8004d82:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8004d86:	f000 fa33 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8004d8a:	2181      	movs	r1, #129	; 0x81
 8004d8c:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8004d90:	f000 fa2e 	bl	80051f0 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8004d94:	2100      	movs	r1, #0
 8004d96:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8004d9a:	f000 fa29 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8004d9e:	21a6      	movs	r1, #166	; 0xa6
 8004da0:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8004da4:	f000 fa24 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8004da8:	2100      	movs	r1, #0
 8004daa:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8004dae:	f000 fa1f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8004db2:	21e5      	movs	r1, #229	; 0xe5
 8004db4:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8004db8:	f000 fa1a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	f24d 6010 	movw	r0, #54800	; 0xd610
 8004dc2:	f000 fa15 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8004dc6:	2113      	movs	r1, #19
 8004dc8:	f24d 6011 	movw	r0, #54801	; 0xd611
 8004dcc:	f000 fa10 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	f24d 6012 	movw	r0, #54802	; 0xd612
 8004dd6:	f000 fa0b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 8004dda:	2154      	movs	r1, #84	; 0x54
 8004ddc:	f24d 6013 	movw	r0, #54803	; 0xd613
 8004de0:	f000 fa06 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 8004de4:	2101      	movs	r1, #1
 8004de6:	f24d 6014 	movw	r0, #54804	; 0xd614
 8004dea:	f000 fa01 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 8004dee:	2182      	movs	r1, #130	; 0x82
 8004df0:	f24d 6015 	movw	r0, #54805	; 0xd615
 8004df4:	f000 f9fc 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 8004df8:	2101      	movs	r1, #1
 8004dfa:	f24d 6016 	movw	r0, #54806	; 0xd616
 8004dfe:	f000 f9f7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8004e02:	21ca      	movs	r1, #202	; 0xca
 8004e04:	f24d 6017 	movw	r0, #54807	; 0xd617
 8004e08:	f000 f9f2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 8004e0c:	2102      	movs	r1, #2
 8004e0e:	f24d 6018 	movw	r0, #54808	; 0xd618
 8004e12:	f000 f9ed 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8004e16:	2100      	movs	r1, #0
 8004e18:	f24d 6019 	movw	r0, #54809	; 0xd619
 8004e1c:	f000 f9e8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8004e20:	2102      	movs	r1, #2
 8004e22:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8004e26:	f000 f9e3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	f24d 601b 	movw	r0, #54811	; 0xd61b
 8004e30:	f000 f9de 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8004e34:	2102      	movs	r1, #2
 8004e36:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8004e3a:	f000 f9d9 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 8004e3e:	2134      	movs	r1, #52	; 0x34
 8004e40:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8004e44:	f000 f9d4 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8004e48:	2102      	movs	r1, #2
 8004e4a:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8004e4e:	f000 f9cf 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8004e52:	2167      	movs	r1, #103	; 0x67
 8004e54:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8004e58:	f000 f9ca 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 8004e5c:	2102      	movs	r1, #2
 8004e5e:	f24d 6020 	movw	r0, #54816	; 0xd620
 8004e62:	f000 f9c5 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8004e66:	2184      	movs	r1, #132	; 0x84
 8004e68:	f24d 6021 	movw	r0, #54817	; 0xd621
 8004e6c:	f000 f9c0 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8004e70:	2102      	movs	r1, #2
 8004e72:	f24d 6022 	movw	r0, #54818	; 0xd622
 8004e76:	f000 f9bb 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8004e7a:	21a4      	movs	r1, #164	; 0xa4
 8004e7c:	f24d 6023 	movw	r0, #54819	; 0xd623
 8004e80:	f000 f9b6 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8004e84:	2102      	movs	r1, #2
 8004e86:	f24d 6024 	movw	r0, #54820	; 0xd624
 8004e8a:	f000 f9b1 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8004e8e:	21b7      	movs	r1, #183	; 0xb7
 8004e90:	f24d 6025 	movw	r0, #54821	; 0xd625
 8004e94:	f000 f9ac 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8004e98:	2102      	movs	r1, #2
 8004e9a:	f24d 6026 	movw	r0, #54822	; 0xd626
 8004e9e:	f000 f9a7 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8004ea2:	21cf      	movs	r1, #207	; 0xcf
 8004ea4:	f24d 6027 	movw	r0, #54823	; 0xd627
 8004ea8:	f000 f9a2 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 8004eac:	2102      	movs	r1, #2
 8004eae:	f24d 6028 	movw	r0, #54824	; 0xd628
 8004eb2:	f000 f99d 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8004eb6:	21de      	movs	r1, #222	; 0xde
 8004eb8:	f24d 6029 	movw	r0, #54825	; 0xd629
 8004ebc:	f000 f998 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8004ec0:	2102      	movs	r1, #2
 8004ec2:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8004ec6:	f000 f993 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8004eca:	21f2      	movs	r1, #242	; 0xf2
 8004ecc:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8004ed0:	f000 f98e 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8004eda:	f000 f989 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 8004ede:	21fe      	movs	r1, #254	; 0xfe
 8004ee0:	f24d 602d 	movw	r0, #54829	; 0xd62d
 8004ee4:	f000 f984 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 8004ee8:	2103      	movs	r1, #3
 8004eea:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8004eee:	f000 f97f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8004ef2:	2110      	movs	r1, #16
 8004ef4:	f24d 602f 	movw	r0, #54831	; 0xd62f
 8004ef8:	f000 f97a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 8004efc:	2103      	movs	r1, #3
 8004efe:	f24d 6030 	movw	r0, #54832	; 0xd630
 8004f02:	f000 f975 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8004f06:	2133      	movs	r1, #51	; 0x33
 8004f08:	f24d 6031 	movw	r0, #54833	; 0xd631
 8004f0c:	f000 f970 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8004f10:	2103      	movs	r1, #3
 8004f12:	f24d 6032 	movw	r0, #54834	; 0xd632
 8004f16:	f000 f96b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 8004f1a:	216d      	movs	r1, #109	; 0x6d
 8004f1c:	f24d 6033 	movw	r0, #54835	; 0xd633
 8004f20:	f000 f966 	bl	80051f0 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8004f24:	2155      	movs	r1, #85	; 0x55
 8004f26:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004f2a:	f000 f961 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004f2e:	21aa      	movs	r1, #170	; 0xaa
 8004f30:	f24f 0001 	movw	r0, #61441	; 0xf001
 8004f34:	f000 f95c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004f38:	2152      	movs	r1, #82	; 0x52
 8004f3a:	f24f 0002 	movw	r0, #61442	; 0xf002
 8004f3e:	f000 f957 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004f42:	2108      	movs	r1, #8
 8004f44:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004f48:	f000 f952 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	f24f 0004 	movw	r0, #61444	; 0xf004
 8004f52:	f000 f94d 	bl	80051f0 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 8004f56:	21cc      	movs	r1, #204	; 0xcc
 8004f58:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8004f5c:	f000 f948 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8004f60:	2100      	movs	r1, #0
 8004f62:	f24b 1001 	movw	r0, #45313	; 0xb101
 8004f66:	f000 f943 	bl	80051f0 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 8004f6a:	2105      	movs	r1, #5
 8004f6c:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004f70:	f000 f93e 	bl	80051f0 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8004f74:	2170      	movs	r1, #112	; 0x70
 8004f76:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8004f7a:	f000 f939 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 8004f7e:	2170      	movs	r1, #112	; 0x70
 8004f80:	f24b 7001 	movw	r0, #46849	; 0xb701
 8004f84:	f000 f934 	bl	80051f0 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8004f88:	2101      	movs	r1, #1
 8004f8a:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8004f8e:	f000 f92f 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8004f92:	2103      	movs	r1, #3
 8004f94:	f64b 0001 	movw	r0, #47105	; 0xb801
 8004f98:	f000 f92a 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 8004f9c:	2103      	movs	r1, #3
 8004f9e:	f64b 0002 	movw	r0, #47106	; 0xb802
 8004fa2:	f000 f925 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 8004fa6:	2103      	movs	r1, #3
 8004fa8:	f64b 0003 	movw	r0, #47107	; 0xb803
 8004fac:	f000 f920 	bl	80051f0 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 8004fb0:	2102      	movs	r1, #2
 8004fb2:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8004fb6:	f000 f91b 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 8004fba:	2100      	movs	r1, #0
 8004fbc:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8004fc0:	f000 f916 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8004fca:	f000 f911 	bl	80051f0 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 8004fce:	21d0      	movs	r1, #208	; 0xd0
 8004fd0:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 8004fd4:	f000 f90c 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 8004fd8:	2102      	movs	r1, #2
 8004fda:	f64c 1001 	movw	r0, #51457	; 0xc901
 8004fde:	f000 f907 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 8004fe2:	2150      	movs	r1, #80	; 0x50
 8004fe4:	f64c 1002 	movw	r0, #51458	; 0xc902
 8004fe8:	f000 f902 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 8004fec:	2150      	movs	r1, #80	; 0x50
 8004fee:	f64c 1003 	movw	r0, #51459	; 0xc903
 8004ff2:	f000 f8fd 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 8004ff6:	2150      	movs	r1, #80	; 0x50
 8004ff8:	f64c 1004 	movw	r0, #51460	; 0xc904
 8004ffc:	f000 f8f8 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 8005000:	2100      	movs	r1, #0
 8005002:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8005006:	f000 f8f3 	bl	80051f0 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 800500a:	2155      	movs	r1, #85	; 0x55
 800500c:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8005010:	f000 f8ee 	bl	80051f0 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8005014:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8005018:	f000 f8d6 	bl	80051c8 <lcd_wr_regno>
    HAL_Delay(1);
 800501c:	2001      	movs	r0, #1
 800501e:	f004 fdde 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0x2900);
 8005022:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 8005026:	f000 f8cf 	bl	80051c8 <lcd_wr_regno>
}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}

0800502e <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8005032:	20e2      	movs	r0, #226	; 0xe2
 8005034:	f000 f8c8 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005038:	201d      	movs	r0, #29
 800503a:	f000 f8b1 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 800503e:	2002      	movs	r0, #2
 8005040:	f000 f8ae 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8005044:	2004      	movs	r0, #4
 8005046:	f000 f8ab 	bl	80051a0 <lcd_wr_data>
    HAL_Delay(1);
 800504a:	2001      	movs	r0, #1
 800504c:	f004 fdc7 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005050:	20e0      	movs	r0, #224	; 0xe0
 8005052:	f000 f8b9 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 8005056:	2001      	movs	r0, #1
 8005058:	f000 f8a2 	bl	80051a0 <lcd_wr_data>
    HAL_Delay(10);
 800505c:	200a      	movs	r0, #10
 800505e:	f004 fdbe 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 8005062:	20e0      	movs	r0, #224	; 0xe0
 8005064:	f000 f8b0 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8005068:	2003      	movs	r0, #3
 800506a:	f000 f899 	bl	80051a0 <lcd_wr_data>
    HAL_Delay(12);
 800506e:	200c      	movs	r0, #12
 8005070:	f004 fdb5 	bl	8009bde <HAL_Delay>
    lcd_wr_regno(0x01); /*  */
 8005074:	2001      	movs	r0, #1
 8005076:	f000 f8a7 	bl	80051c8 <lcd_wr_regno>
    HAL_Delay(10);
 800507a:	200a      	movs	r0, #10
 800507c:	f004 fdaf 	bl	8009bde <HAL_Delay>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 8005080:	20e6      	movs	r0, #230	; 0xe6
 8005082:	f000 f8a1 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 8005086:	202f      	movs	r0, #47	; 0x2f
 8005088:	f000 f88a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800508c:	20ff      	movs	r0, #255	; 0xff
 800508e:	f000 f887 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005092:	20ff      	movs	r0, #255	; 0xff
 8005094:	f000 f884 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 8005098:	20b0      	movs	r0, #176	; 0xb0
 800509a:	f000 f895 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 800509e:	2020      	movs	r0, #32
 80050a0:	f000 f87e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 80050a4:	2000      	movs	r0, #0
 80050a6:	f000 f87b 	bl	80051a0 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 80050aa:	2003      	movs	r0, #3
 80050ac:	f000 f878 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 80050b0:	f240 301f 	movw	r0, #799	; 0x31f
 80050b4:	f000 f874 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 80050b8:	2001      	movs	r0, #1
 80050ba:	f000 f871 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 80050be:	f240 10df 	movw	r0, #479	; 0x1df
 80050c2:	f000 f86d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 80050c6:	2000      	movs	r0, #0
 80050c8:	f000 f86a 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 80050cc:	20b4      	movs	r0, #180	; 0xb4
 80050ce:	f000 f87b 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 80050d2:	2004      	movs	r0, #4
 80050d4:	f000 f864 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 80050d8:	f240 401f 	movw	r0, #1055	; 0x41f
 80050dc:	f000 f860 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 80050e0:	2000      	movs	r0, #0
 80050e2:	f000 f85d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 80050e6:	202e      	movs	r0, #46	; 0x2e
 80050e8:	f000 f85a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 80050ec:	2000      	movs	r0, #0
 80050ee:	f000 f857 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80050f2:	2000      	movs	r0, #0
 80050f4:	f000 f854 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80050f8:	2000      	movs	r0, #0
 80050fa:	f000 f851 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 80050fe:	2000      	movs	r0, #0
 8005100:	f000 f84e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 8005104:	20b6      	movs	r0, #182	; 0xb6
 8005106:	f000 f85f 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 800510a:	2002      	movs	r0, #2
 800510c:	f000 f848 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005110:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8005114:	f000 f844 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8005118:	2000      	movs	r0, #0
 800511a:	f000 f841 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 800511e:	2017      	movs	r0, #23
 8005120:	f000 f83e 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 8005124:	2015      	movs	r0, #21
 8005126:	f000 f83b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 800512a:	2000      	movs	r0, #0
 800512c:	f000 f838 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005130:	2000      	movs	r0, #0
 8005132:	f000 f835 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 8005136:	20f0      	movs	r0, #240	; 0xf0
 8005138:	f000 f846 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 800513c:	2003      	movs	r0, #3
 800513e:	f000 f82f 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 8005142:	2029      	movs	r0, #41	; 0x29
 8005144:	f000 f840 	bl	80051c8 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005148:	20d0      	movs	r0, #208	; 0xd0
 800514a:	f000 f83d 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 800514e:	2000      	movs	r0, #0
 8005150:	f000 f826 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 8005154:	20be      	movs	r0, #190	; 0xbe
 8005156:	f000 f837 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 800515a:	2005      	movs	r0, #5
 800515c:	f000 f820 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 8005160:	20fe      	movs	r0, #254	; 0xfe
 8005162:	f000 f81d 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 8005166:	2001      	movs	r0, #1
 8005168:	f000 f81a 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 800516c:	2000      	movs	r0, #0
 800516e:	f000 f817 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 8005172:	2000      	movs	r0, #0
 8005174:	f000 f814 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8005178:	2000      	movs	r0, #0
 800517a:	f000 f811 	bl	80051a0 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 800517e:	20b8      	movs	r0, #184	; 0xb8
 8005180:	f000 f822 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 8005184:	2003      	movs	r0, #3
 8005186:	f000 f80b 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 800518a:	2001      	movs	r0, #1
 800518c:	f000 f808 	bl	80051a0 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 8005190:	20ba      	movs	r0, #186	; 0xba
 8005192:	f000 f819 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* GPIO[1:0]=01,LCD */
 8005196:	2001      	movs	r0, #1
 8005198:	f000 f802 	bl	80051a0 <lcd_wr_data>
}
 800519c:	bf00      	nop
 800519e:	bd80      	pop	{r7, pc}

080051a0 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	4603      	mov	r3, r0
 80051a8:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 80051aa:	88fb      	ldrh	r3, [r7, #6]
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <lcd_wr_data+0x24>)
 80051b2:	88fa      	ldrh	r2, [r7, #6]
 80051b4:	b292      	uxth	r2, r2
 80051b6:	805a      	strh	r2, [r3, #2]
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	6c00007e 	.word	0x6c00007e

080051c8 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 80051d2:	88fb      	ldrh	r3, [r7, #6]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 80051d8:	4b04      	ldr	r3, [pc, #16]	; (80051ec <lcd_wr_regno+0x24>)
 80051da:	88fa      	ldrh	r2, [r7, #6]
 80051dc:	b292      	uxth	r2, r2
 80051de:	801a      	strh	r2, [r3, #0]
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	6c00007e 	.word	0x6c00007e

080051f0 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	4603      	mov	r3, r0
 80051f8:	460a      	mov	r2, r1
 80051fa:	80fb      	strh	r3, [r7, #6]
 80051fc:	4613      	mov	r3, r2
 80051fe:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = regno;   /*  */
 8005200:	4a05      	ldr	r2, [pc, #20]	; (8005218 <lcd_write_reg+0x28>)
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = data;    /*  */
 8005206:	4a04      	ldr	r2, [pc, #16]	; (8005218 <lcd_write_reg+0x28>)
 8005208:	88bb      	ldrh	r3, [r7, #4]
 800520a:	8053      	strh	r3, [r2, #2]
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	6c00007e 	.word	0x6c00007e

0800521c <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    ram = LCD->LCD_RAM;
 8005222:	4b06      	ldr	r3, [pc, #24]	; (800523c <lcd_rd_data+0x20>)
 8005224:	885b      	ldrh	r3, [r3, #2]
 8005226:	b29b      	uxth	r3, r3
 8005228:	80fb      	strh	r3, [r7, #6]
    return ram;
 800522a:	88fb      	ldrh	r3, [r7, #6]
 800522c:	b29b      	uxth	r3, r3
}
 800522e:	4618      	mov	r0, r3
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	6c00007e 	.word	0x6c00007e

08005240 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8005244:	4b04      	ldr	r3, [pc, #16]	; (8005258 <lcd_write_ram_prepare+0x18>)
 8005246:	4a05      	ldr	r2, [pc, #20]	; (800525c <lcd_write_ram_prepare+0x1c>)
 8005248:	8912      	ldrh	r2, [r2, #8]
 800524a:	801a      	strh	r2, [r3, #0]
}
 800524c:	bf00      	nop
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	6c00007e 	.word	0x6c00007e
 800525c:	20004484 	.word	0x20004484

08005260 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	4603      	mov	r3, r0
 8005268:	460a      	mov	r2, r1
 800526a:	80fb      	strh	r3, [r7, #6]
 800526c:	4613      	mov	r3, r2
 800526e:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0x1963)
 8005270:	4b65      	ldr	r3, [pc, #404]	; (8005408 <lcd_set_cursor+0x1a8>)
 8005272:	889b      	ldrh	r3, [r3, #4]
 8005274:	f641 1263 	movw	r2, #6499	; 0x1963
 8005278:	4293      	cmp	r3, r2
 800527a:	d167      	bne.n	800534c <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 800527c:	4b62      	ldr	r3, [pc, #392]	; (8005408 <lcd_set_cursor+0x1a8>)
 800527e:	799b      	ldrb	r3, [r3, #6]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d11e      	bne.n	80052c2 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 8005284:	4b60      	ldr	r3, [pc, #384]	; (8005408 <lcd_set_cursor+0x1a8>)
 8005286:	881a      	ldrh	r2, [r3, #0]
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 8005292:	4b5d      	ldr	r3, [pc, #372]	; (8005408 <lcd_set_cursor+0x1a8>)
 8005294:	895b      	ldrh	r3, [r3, #10]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff ff96 	bl	80051c8 <lcd_wr_regno>
            lcd_wr_data(0);
 800529c:	2000      	movs	r0, #0
 800529e:	f7ff ff7f 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data(0);
 80052a2:	2000      	movs	r0, #0
 80052a4:	f7ff ff7c 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	0a1b      	lsrs	r3, r3, #8
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7ff ff76 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 80052b4:	88fb      	ldrh	r3, [r7, #6]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7ff ff70 	bl	80051a0 <lcd_wr_data>
 80052c0:	e021      	b.n	8005306 <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 80052c2:	4b51      	ldr	r3, [pc, #324]	; (8005408 <lcd_set_cursor+0x1a8>)
 80052c4:	895b      	ldrh	r3, [r3, #10]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7ff ff7e 	bl	80051c8 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 80052cc:	88fb      	ldrh	r3, [r7, #6]
 80052ce:	0a1b      	lsrs	r3, r3, #8
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff ff64 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 80052d8:	88fb      	ldrh	r3, [r7, #6]
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	b29b      	uxth	r3, r3
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff ff5e 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 80052e4:	4b48      	ldr	r3, [pc, #288]	; (8005408 <lcd_set_cursor+0x1a8>)
 80052e6:	881b      	ldrh	r3, [r3, #0]
 80052e8:	3b01      	subs	r3, #1
 80052ea:	121b      	asrs	r3, r3, #8
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff ff56 	bl	80051a0 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0xFF);
 80052f4:	4b44      	ldr	r3, [pc, #272]	; (8005408 <lcd_set_cursor+0x1a8>)
 80052f6:	881b      	ldrh	r3, [r3, #0]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	b29b      	uxth	r3, r3
 8005300:	4618      	mov	r0, r3
 8005302:	f7ff ff4d 	bl	80051a0 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 8005306:	4b40      	ldr	r3, [pc, #256]	; (8005408 <lcd_set_cursor+0x1a8>)
 8005308:	899b      	ldrh	r3, [r3, #12]
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff ff5c 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005310:	88bb      	ldrh	r3, [r7, #4]
 8005312:	0a1b      	lsrs	r3, r3, #8
 8005314:	b29b      	uxth	r3, r3
 8005316:	4618      	mov	r0, r3
 8005318:	f7ff ff42 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 800531c:	88bb      	ldrh	r3, [r7, #4]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	b29b      	uxth	r3, r3
 8005322:	4618      	mov	r0, r3
 8005324:	f7ff ff3c 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005328:	4b37      	ldr	r3, [pc, #220]	; (8005408 <lcd_set_cursor+0x1a8>)
 800532a:	885b      	ldrh	r3, [r3, #2]
 800532c:	3b01      	subs	r3, #1
 800532e:	121b      	asrs	r3, r3, #8
 8005330:	b29b      	uxth	r3, r3
 8005332:	4618      	mov	r0, r3
 8005334:	f7ff ff34 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 8005338:	4b33      	ldr	r3, [pc, #204]	; (8005408 <lcd_set_cursor+0x1a8>)
 800533a:	885b      	ldrh	r3, [r3, #2]
 800533c:	3b01      	subs	r3, #1
 800533e:	b29b      	uxth	r3, r3
 8005340:	b2db      	uxtb	r3, r3
 8005342:	b29b      	uxth	r3, r3
 8005344:	4618      	mov	r0, r3
 8005346:	f7ff ff2b 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0xFF);
    }
}
 800534a:	e058      	b.n	80053fe <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0x5510)
 800534c:	4b2e      	ldr	r3, [pc, #184]	; (8005408 <lcd_set_cursor+0x1a8>)
 800534e:	889b      	ldrh	r3, [r3, #4]
 8005350:	f245 5210 	movw	r2, #21776	; 0x5510
 8005354:	4293      	cmp	r3, r2
 8005356:	d130      	bne.n	80053ba <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 8005358:	4b2b      	ldr	r3, [pc, #172]	; (8005408 <lcd_set_cursor+0x1a8>)
 800535a:	895b      	ldrh	r3, [r3, #10]
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff ff33 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005362:	88fb      	ldrh	r3, [r7, #6]
 8005364:	0a1b      	lsrs	r3, r3, #8
 8005366:	b29b      	uxth	r3, r3
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff ff19 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 800536e:	4b26      	ldr	r3, [pc, #152]	; (8005408 <lcd_set_cursor+0x1a8>)
 8005370:	895b      	ldrh	r3, [r3, #10]
 8005372:	3301      	adds	r3, #1
 8005374:	b29b      	uxth	r3, r3
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff ff26 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(x & 0xFF);
 800537c:	88fb      	ldrh	r3, [r7, #6]
 800537e:	b2db      	uxtb	r3, r3
 8005380:	b29b      	uxth	r3, r3
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff ff0c 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005388:	4b1f      	ldr	r3, [pc, #124]	; (8005408 <lcd_set_cursor+0x1a8>)
 800538a:	899b      	ldrh	r3, [r3, #12]
 800538c:	4618      	mov	r0, r3
 800538e:	f7ff ff1b 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005392:	88bb      	ldrh	r3, [r7, #4]
 8005394:	0a1b      	lsrs	r3, r3, #8
 8005396:	b29b      	uxth	r3, r3
 8005398:	4618      	mov	r0, r3
 800539a:	f7ff ff01 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 800539e:	4b1a      	ldr	r3, [pc, #104]	; (8005408 <lcd_set_cursor+0x1a8>)
 80053a0:	899b      	ldrh	r3, [r3, #12]
 80053a2:	3301      	adds	r3, #1
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7ff ff0e 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(y & 0xFF);
 80053ac:	88bb      	ldrh	r3, [r7, #4]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7ff fef4 	bl	80051a0 <lcd_wr_data>
}
 80053b8:	e021      	b.n	80053fe <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 80053ba:	4b13      	ldr	r3, [pc, #76]	; (8005408 <lcd_set_cursor+0x1a8>)
 80053bc:	895b      	ldrh	r3, [r3, #10]
 80053be:	4618      	mov	r0, r3
 80053c0:	f7ff ff02 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 80053c4:	88fb      	ldrh	r3, [r7, #6]
 80053c6:	0a1b      	lsrs	r3, r3, #8
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7ff fee8 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
 80053d0:	88fb      	ldrh	r3, [r7, #6]
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7ff fee2 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <lcd_set_cursor+0x1a8>)
 80053de:	899b      	ldrh	r3, [r3, #12]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fef1 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80053e6:	88bb      	ldrh	r3, [r7, #4]
 80053e8:	0a1b      	lsrs	r3, r3, #8
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff fed7 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 80053f2:	88bb      	ldrh	r3, [r7, #4]
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7ff fed1 	bl	80051a0 <lcd_wr_data>
}
 80053fe:	bf00      	nop
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20004484 	.word	0x20004484

0800540c <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	4603      	mov	r3, r0
 8005414:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 8005416:	2300      	movs	r3, #0
 8005418:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 800541a:	2300      	movs	r3, #0
 800541c:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 19631963(1963,IC) */
    if ((lcddev.dir == 1 && lcddev.id != 0x1963) || (lcddev.dir == 0 && lcddev.id == 0x1963))
 800541e:	4b99      	ldr	r3, [pc, #612]	; (8005684 <lcd_scan_dir+0x278>)
 8005420:	799b      	ldrb	r3, [r3, #6]
 8005422:	2b01      	cmp	r3, #1
 8005424:	d105      	bne.n	8005432 <lcd_scan_dir+0x26>
 8005426:	4b97      	ldr	r3, [pc, #604]	; (8005684 <lcd_scan_dir+0x278>)
 8005428:	889b      	ldrh	r3, [r3, #4]
 800542a:	f641 1263 	movw	r2, #6499	; 0x1963
 800542e:	4293      	cmp	r3, r2
 8005430:	d109      	bne.n	8005446 <lcd_scan_dir+0x3a>
 8005432:	4b94      	ldr	r3, [pc, #592]	; (8005684 <lcd_scan_dir+0x278>)
 8005434:	799b      	ldrb	r3, [r3, #6]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d134      	bne.n	80054a4 <lcd_scan_dir+0x98>
 800543a:	4b92      	ldr	r3, [pc, #584]	; (8005684 <lcd_scan_dir+0x278>)
 800543c:	889b      	ldrh	r3, [r3, #4]
 800543e:	f641 1263 	movw	r2, #6499	; 0x1963
 8005442:	4293      	cmp	r3, r2
 8005444:	d12e      	bne.n	80054a4 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 8005446:	79fb      	ldrb	r3, [r7, #7]
 8005448:	2b07      	cmp	r3, #7
 800544a:	d82b      	bhi.n	80054a4 <lcd_scan_dir+0x98>
 800544c:	a201      	add	r2, pc, #4	; (adr r2, 8005454 <lcd_scan_dir+0x48>)
 800544e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005452:	bf00      	nop
 8005454:	08005475 	.word	0x08005475
 8005458:	0800547b 	.word	0x0800547b
 800545c:	08005481 	.word	0x08005481
 8005460:	08005487 	.word	0x08005487
 8005464:	0800548d 	.word	0x0800548d
 8005468:	08005493 	.word	0x08005493
 800546c:	08005499 	.word	0x08005499
 8005470:	0800549f 	.word	0x0800549f
        {
            case 0:
                dir = 6;
 8005474:	2306      	movs	r3, #6
 8005476:	71fb      	strb	r3, [r7, #7]
                break;
 8005478:	e014      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 800547a:	2307      	movs	r3, #7
 800547c:	71fb      	strb	r3, [r7, #7]
                break;
 800547e:	e011      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 8005480:	2304      	movs	r3, #4
 8005482:	71fb      	strb	r3, [r7, #7]
                break;
 8005484:	e00e      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 8005486:	2305      	movs	r3, #5
 8005488:	71fb      	strb	r3, [r7, #7]
                break;
 800548a:	e00b      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 800548c:	2301      	movs	r3, #1
 800548e:	71fb      	strb	r3, [r7, #7]
                break;
 8005490:	e008      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 8005492:	2300      	movs	r3, #0
 8005494:	71fb      	strb	r3, [r7, #7]
                break;
 8005496:	e005      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 8005498:	2303      	movs	r3, #3
 800549a:	71fb      	strb	r3, [r7, #7]
                break;
 800549c:	e002      	b.n	80054a4 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 800549e:	2302      	movs	r3, #2
 80054a0:	71fb      	strb	r3, [r7, #7]
                break;
 80054a2:	bf00      	nop
        }
    }


    /*   0x36/0x3600  bit 5,6,7  */
    switch (dir)
 80054a4:	79fb      	ldrb	r3, [r7, #7]
 80054a6:	2b07      	cmp	r3, #7
 80054a8:	d835      	bhi.n	8005516 <lcd_scan_dir+0x10a>
 80054aa:	a201      	add	r2, pc, #4	; (adr r2, 80054b0 <lcd_scan_dir+0xa4>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	08005517 	.word	0x08005517
 80054b4:	080054d1 	.word	0x080054d1
 80054b8:	080054db 	.word	0x080054db
 80054bc:	080054e5 	.word	0x080054e5
 80054c0:	080054ef 	.word	0x080054ef
 80054c4:	080054f9 	.word	0x080054f9
 80054c8:	08005503 	.word	0x08005503
 80054cc:	0800550d 	.word	0x0800550d
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 80054d0:	89fb      	ldrh	r3, [r7, #14]
 80054d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054d6:	81fb      	strh	r3, [r7, #14]
            break;
 80054d8:	e01d      	b.n	8005516 <lcd_scan_dir+0x10a>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 80054da:	89fb      	ldrh	r3, [r7, #14]
 80054dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054e0:	81fb      	strh	r3, [r7, #14]
            break;
 80054e2:	e018      	b.n	8005516 <lcd_scan_dir+0x10a>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 80054e4:	89fb      	ldrh	r3, [r7, #14]
 80054e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80054ea:	81fb      	strh	r3, [r7, #14]
            break;
 80054ec:	e013      	b.n	8005516 <lcd_scan_dir+0x10a>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 80054ee:	89fb      	ldrh	r3, [r7, #14]
 80054f0:	f043 0320 	orr.w	r3, r3, #32
 80054f4:	81fb      	strh	r3, [r7, #14]
            break;
 80054f6:	e00e      	b.n	8005516 <lcd_scan_dir+0x10a>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 80054f8:	89fb      	ldrh	r3, [r7, #14]
 80054fa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80054fe:	81fb      	strh	r3, [r7, #14]
            break;
 8005500:	e009      	b.n	8005516 <lcd_scan_dir+0x10a>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8005502:	89fb      	ldrh	r3, [r7, #14]
 8005504:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005508:	81fb      	strh	r3, [r7, #14]
            break;
 800550a:	e004      	b.n	8005516 <lcd_scan_dir+0x10a>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 800550c:	89fb      	ldrh	r3, [r7, #14]
 800550e:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8005512:	81fb      	strh	r3, [r7, #14]
            break;
 8005514:	bf00      	nop
    }

    dirreg = 0x36;  /* IC, 0x36 */
 8005516:	2336      	movs	r3, #54	; 0x36
 8005518:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0x5510)
 800551a:	4b5a      	ldr	r3, [pc, #360]	; (8005684 <lcd_scan_dir+0x278>)
 800551c:	889b      	ldrh	r3, [r3, #4]
 800551e:	f245 5210 	movw	r2, #21776	; 0x5510
 8005522:	4293      	cmp	r3, r2
 8005524:	d102      	bne.n	800552c <lcd_scan_dir+0x120>
    {
        dirreg = 0x3600;    /* 5510, ic */
 8005526:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 800552a:	81bb      	strh	r3, [r7, #12]
    }

     /* 9341 & 7789 BGR */
    if (lcddev.id == 0x9341 || lcddev.id == 0x7789)
 800552c:	4b55      	ldr	r3, [pc, #340]	; (8005684 <lcd_scan_dir+0x278>)
 800552e:	889b      	ldrh	r3, [r3, #4]
 8005530:	f249 3241 	movw	r2, #37697	; 0x9341
 8005534:	4293      	cmp	r3, r2
 8005536:	d005      	beq.n	8005544 <lcd_scan_dir+0x138>
 8005538:	4b52      	ldr	r3, [pc, #328]	; (8005684 <lcd_scan_dir+0x278>)
 800553a:	889b      	ldrh	r3, [r3, #4]
 800553c:	f247 7289 	movw	r2, #30601	; 0x7789
 8005540:	4293      	cmp	r3, r2
 8005542:	d103      	bne.n	800554c <lcd_scan_dir+0x140>
    {
        regval |= 0x08;
 8005544:	89fb      	ldrh	r3, [r7, #14]
 8005546:	f043 0308 	orr.w	r3, r3, #8
 800554a:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 800554c:	89fa      	ldrh	r2, [r7, #14]
 800554e:	89bb      	ldrh	r3, [r7, #12]
 8005550:	4611      	mov	r1, r2
 8005552:	4618      	mov	r0, r3
 8005554:	f7ff fe4c 	bl	80051f0 <lcd_write_reg>

    if (lcddev.id != 0x1963)                    /* 1963 */
 8005558:	4b4a      	ldr	r3, [pc, #296]	; (8005684 <lcd_scan_dir+0x278>)
 800555a:	889b      	ldrh	r3, [r3, #4]
 800555c:	f641 1263 	movw	r2, #6499	; 0x1963
 8005560:	4293      	cmp	r3, r2
 8005562:	d025      	beq.n	80055b0 <lcd_scan_dir+0x1a4>
    {
        if (regval & 0x20)
 8005564:	89fb      	ldrh	r3, [r7, #14]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d010      	beq.n	8005590 <lcd_scan_dir+0x184>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 800556e:	4b45      	ldr	r3, [pc, #276]	; (8005684 <lcd_scan_dir+0x278>)
 8005570:	881a      	ldrh	r2, [r3, #0]
 8005572:	4b44      	ldr	r3, [pc, #272]	; (8005684 <lcd_scan_dir+0x278>)
 8005574:	885b      	ldrh	r3, [r3, #2]
 8005576:	429a      	cmp	r2, r3
 8005578:	d21a      	bcs.n	80055b0 <lcd_scan_dir+0x1a4>
            {
                temp = lcddev.width;
 800557a:	4b42      	ldr	r3, [pc, #264]	; (8005684 <lcd_scan_dir+0x278>)
 800557c:	881b      	ldrh	r3, [r3, #0]
 800557e:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005580:	4b40      	ldr	r3, [pc, #256]	; (8005684 <lcd_scan_dir+0x278>)
 8005582:	885a      	ldrh	r2, [r3, #2]
 8005584:	4b3f      	ldr	r3, [pc, #252]	; (8005684 <lcd_scan_dir+0x278>)
 8005586:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005588:	4a3e      	ldr	r2, [pc, #248]	; (8005684 <lcd_scan_dir+0x278>)
 800558a:	897b      	ldrh	r3, [r7, #10]
 800558c:	8053      	strh	r3, [r2, #2]
 800558e:	e00f      	b.n	80055b0 <lcd_scan_dir+0x1a4>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8005590:	4b3c      	ldr	r3, [pc, #240]	; (8005684 <lcd_scan_dir+0x278>)
 8005592:	881a      	ldrh	r2, [r3, #0]
 8005594:	4b3b      	ldr	r3, [pc, #236]	; (8005684 <lcd_scan_dir+0x278>)
 8005596:	885b      	ldrh	r3, [r3, #2]
 8005598:	429a      	cmp	r2, r3
 800559a:	d909      	bls.n	80055b0 <lcd_scan_dir+0x1a4>
            {
                temp = lcddev.width;
 800559c:	4b39      	ldr	r3, [pc, #228]	; (8005684 <lcd_scan_dir+0x278>)
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80055a2:	4b38      	ldr	r3, [pc, #224]	; (8005684 <lcd_scan_dir+0x278>)
 80055a4:	885a      	ldrh	r2, [r3, #2]
 80055a6:	4b37      	ldr	r3, [pc, #220]	; (8005684 <lcd_scan_dir+0x278>)
 80055a8:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80055aa:	4a36      	ldr	r2, [pc, #216]	; (8005684 <lcd_scan_dir+0x278>)
 80055ac:	897b      	ldrh	r3, [r7, #10]
 80055ae:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0x5510)
 80055b0:	4b34      	ldr	r3, [pc, #208]	; (8005684 <lcd_scan_dir+0x278>)
 80055b2:	889b      	ldrh	r3, [r3, #4]
 80055b4:	f245 5210 	movw	r2, #21776	; 0x5510
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d165      	bne.n	8005688 <lcd_scan_dir+0x27c>
    {
        lcd_wr_regno(lcddev.setxcmd);
 80055bc:	4b31      	ldr	r3, [pc, #196]	; (8005684 <lcd_scan_dir+0x278>)
 80055be:	895b      	ldrh	r3, [r3, #10]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7ff fe01 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 80055c6:	2000      	movs	r0, #0
 80055c8:	f7ff fdea 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80055cc:	4b2d      	ldr	r3, [pc, #180]	; (8005684 <lcd_scan_dir+0x278>)
 80055ce:	895b      	ldrh	r3, [r3, #10]
 80055d0:	3301      	adds	r3, #1
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff fdf7 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 80055da:	2000      	movs	r0, #0
 80055dc:	f7ff fde0 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 80055e0:	4b28      	ldr	r3, [pc, #160]	; (8005684 <lcd_scan_dir+0x278>)
 80055e2:	895b      	ldrh	r3, [r3, #10]
 80055e4:	3302      	adds	r3, #2
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fded 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 80055ee:	4b25      	ldr	r3, [pc, #148]	; (8005684 <lcd_scan_dir+0x278>)
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	121b      	asrs	r3, r3, #8
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7ff fdd1 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 80055fe:	4b21      	ldr	r3, [pc, #132]	; (8005684 <lcd_scan_dir+0x278>)
 8005600:	895b      	ldrh	r3, [r3, #10]
 8005602:	3303      	adds	r3, #3
 8005604:	b29b      	uxth	r3, r3
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff fdde 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 800560c:	4b1d      	ldr	r3, [pc, #116]	; (8005684 <lcd_scan_dir+0x278>)
 800560e:	881b      	ldrh	r3, [r3, #0]
 8005610:	3b01      	subs	r3, #1
 8005612:	b29b      	uxth	r3, r3
 8005614:	b2db      	uxtb	r3, r3
 8005616:	b29b      	uxth	r3, r3
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff fdc1 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 800561e:	4b19      	ldr	r3, [pc, #100]	; (8005684 <lcd_scan_dir+0x278>)
 8005620:	899b      	ldrh	r3, [r3, #12]
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff fdd0 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 8005628:	2000      	movs	r0, #0
 800562a:	f7ff fdb9 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 800562e:	4b15      	ldr	r3, [pc, #84]	; (8005684 <lcd_scan_dir+0x278>)
 8005630:	899b      	ldrh	r3, [r3, #12]
 8005632:	3301      	adds	r3, #1
 8005634:	b29b      	uxth	r3, r3
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff fdc6 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 800563c:	2000      	movs	r0, #0
 800563e:	f7ff fdaf 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8005642:	4b10      	ldr	r3, [pc, #64]	; (8005684 <lcd_scan_dir+0x278>)
 8005644:	899b      	ldrh	r3, [r3, #12]
 8005646:	3302      	adds	r3, #2
 8005648:	b29b      	uxth	r3, r3
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff fdbc 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <lcd_scan_dir+0x278>)
 8005652:	885b      	ldrh	r3, [r3, #2]
 8005654:	3b01      	subs	r3, #1
 8005656:	121b      	asrs	r3, r3, #8
 8005658:	b29b      	uxth	r3, r3
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff fda0 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8005660:	4b08      	ldr	r3, [pc, #32]	; (8005684 <lcd_scan_dir+0x278>)
 8005662:	899b      	ldrh	r3, [r3, #12]
 8005664:	3303      	adds	r3, #3
 8005666:	b29b      	uxth	r3, r3
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff fdad 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 800566e:	4b05      	ldr	r3, [pc, #20]	; (8005684 <lcd_scan_dir+0x278>)
 8005670:	885b      	ldrh	r3, [r3, #2]
 8005672:	3b01      	subs	r3, #1
 8005674:	b29b      	uxth	r3, r3
 8005676:	b2db      	uxtb	r3, r3
 8005678:	b29b      	uxth	r3, r3
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fd90 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0xFF);
    }
}
 8005680:	e03a      	b.n	80056f8 <lcd_scan_dir+0x2ec>
 8005682:	bf00      	nop
 8005684:	20004484 	.word	0x20004484
        lcd_wr_regno(lcddev.setxcmd);
 8005688:	4b1d      	ldr	r3, [pc, #116]	; (8005700 <lcd_scan_dir+0x2f4>)
 800568a:	895b      	ldrh	r3, [r3, #10]
 800568c:	4618      	mov	r0, r3
 800568e:	f7ff fd9b 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 8005692:	2000      	movs	r0, #0
 8005694:	f7ff fd84 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(0);
 8005698:	2000      	movs	r0, #0
 800569a:	f7ff fd81 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 800569e:	4b18      	ldr	r3, [pc, #96]	; (8005700 <lcd_scan_dir+0x2f4>)
 80056a0:	881b      	ldrh	r3, [r3, #0]
 80056a2:	3b01      	subs	r3, #1
 80056a4:	121b      	asrs	r3, r3, #8
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff fd79 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 80056ae:	4b14      	ldr	r3, [pc, #80]	; (8005700 <lcd_scan_dir+0x2f4>)
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fd70 	bl	80051a0 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80056c0:	4b0f      	ldr	r3, [pc, #60]	; (8005700 <lcd_scan_dir+0x2f4>)
 80056c2:	899b      	ldrh	r3, [r3, #12]
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff fd7f 	bl	80051c8 <lcd_wr_regno>
        lcd_wr_data(0);
 80056ca:	2000      	movs	r0, #0
 80056cc:	f7ff fd68 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data(0);
 80056d0:	2000      	movs	r0, #0
 80056d2:	f7ff fd65 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80056d6:	4b0a      	ldr	r3, [pc, #40]	; (8005700 <lcd_scan_dir+0x2f4>)
 80056d8:	885b      	ldrh	r3, [r3, #2]
 80056da:	3b01      	subs	r3, #1
 80056dc:	121b      	asrs	r3, r3, #8
 80056de:	b29b      	uxth	r3, r3
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff fd5d 	bl	80051a0 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 80056e6:	4b06      	ldr	r3, [pc, #24]	; (8005700 <lcd_scan_dir+0x2f4>)
 80056e8:	885b      	ldrh	r3, [r3, #2]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff fd54 	bl	80051a0 <lcd_wr_data>
}
 80056f8:	bf00      	nop
 80056fa:	3710      	adds	r7, #16
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	20004484 	.word	0x20004484

08005704 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	4603      	mov	r3, r0
 800570c:	603a      	str	r2, [r7, #0]
 800570e:	80fb      	strh	r3, [r7, #6]
 8005710:	460b      	mov	r3, r1
 8005712:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 8005714:	88ba      	ldrh	r2, [r7, #4]
 8005716:	88fb      	ldrh	r3, [r7, #6]
 8005718:	4611      	mov	r1, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff fda0 	bl	8005260 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8005720:	f7ff fd8e 	bl	8005240 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8005724:	4b03      	ldr	r3, [pc, #12]	; (8005734 <lcd_draw_point+0x30>)
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	b292      	uxth	r2, r2
 800572a:	805a      	strh	r2, [r3, #2]
}
 800572c:	bf00      	nop
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	6c00007e 	.word	0x6c00007e

08005738 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8005742:	20be      	movs	r0, #190	; 0xbe
 8005744:	f7ff fd40 	bl	80051c8 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8005748:	2005      	movs	r0, #5
 800574a:	f7ff fd29 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 800574e:	79fb      	ldrb	r3, [r7, #7]
 8005750:	4618      	mov	r0, r3
 8005752:	f7fa fef7 	bl	8000544 <__aeabi_i2d>
 8005756:	a310      	add	r3, pc, #64	; (adr r3, 8005798 <lcd_ssd_backlight_set+0x60>)
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	f7fa ff5c 	bl	8000618 <__aeabi_dmul>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	4610      	mov	r0, r2
 8005766:	4619      	mov	r1, r3
 8005768:	f7fb fa2e 	bl	8000bc8 <__aeabi_d2uiz>
 800576c:	4603      	mov	r3, r0
 800576e:	b29b      	uxth	r3, r3
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff fd15 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8005776:	2001      	movs	r0, #1
 8005778:	f7ff fd12 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 800577c:	20ff      	movs	r0, #255	; 0xff
 800577e:	f7ff fd0f 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8005782:	2000      	movs	r0, #0
 8005784:	f7ff fd0c 	bl	80051a0 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8005788:	2000      	movs	r0, #0
 800578a:	f7ff fd09 	bl	80051a0 <lcd_wr_data>
}
 800578e:	bf00      	nop
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	66666666 	.word	0x66666666
 800579c:	40046666 	.word	0x40046666

080057a0 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 80057aa:	4a58      	ldr	r2, [pc, #352]	; (800590c <lcd_display_dir+0x16c>)
 80057ac:	79fb      	ldrb	r3, [r7, #7]
 80057ae:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 80057b0:	79fb      	ldrb	r3, [r7, #7]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d151      	bne.n	800585a <lcd_display_dir+0xba>
    {
        lcddev.width = 240;
 80057b6:	4b55      	ldr	r3, [pc, #340]	; (800590c <lcd_display_dir+0x16c>)
 80057b8:	22f0      	movs	r2, #240	; 0xf0
 80057ba:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 80057bc:	4b53      	ldr	r3, [pc, #332]	; (800590c <lcd_display_dir+0x16c>)
 80057be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80057c2:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80057c4:	4b51      	ldr	r3, [pc, #324]	; (800590c <lcd_display_dir+0x16c>)
 80057c6:	889b      	ldrh	r3, [r3, #4]
 80057c8:	f245 5210 	movw	r2, #21776	; 0x5510
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d114      	bne.n	80057fa <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0x2C00;
 80057d0:	4b4e      	ldr	r3, [pc, #312]	; (800590c <lcd_display_dir+0x16c>)
 80057d2:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80057d6:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 80057d8:	4b4c      	ldr	r3, [pc, #304]	; (800590c <lcd_display_dir+0x16c>)
 80057da:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80057de:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 80057e0:	4b4a      	ldr	r3, [pc, #296]	; (800590c <lcd_display_dir+0x16c>)
 80057e2:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80057e6:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 80057e8:	4b48      	ldr	r3, [pc, #288]	; (800590c <lcd_display_dir+0x16c>)
 80057ea:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80057ee:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 80057f0:	4b46      	ldr	r3, [pc, #280]	; (800590c <lcd_display_dir+0x16c>)
 80057f2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80057f6:	805a      	strh	r2, [r3, #2]
 80057f8:	e020      	b.n	800583c <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0x1963)
 80057fa:	4b44      	ldr	r3, [pc, #272]	; (800590c <lcd_display_dir+0x16c>)
 80057fc:	889b      	ldrh	r3, [r3, #4]
 80057fe:	f641 1263 	movw	r2, #6499	; 0x1963
 8005802:	4293      	cmp	r3, r2
 8005804:	d111      	bne.n	800582a <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8005806:	4b41      	ldr	r3, [pc, #260]	; (800590c <lcd_display_dir+0x16c>)
 8005808:	222c      	movs	r2, #44	; 0x2c
 800580a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2B;  /* X */
 800580c:	4b3f      	ldr	r3, [pc, #252]	; (800590c <lcd_display_dir+0x16c>)
 800580e:	222b      	movs	r2, #43	; 0x2b
 8005810:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2A;  /* Y */
 8005812:	4b3e      	ldr	r3, [pc, #248]	; (800590c <lcd_display_dir+0x16c>)
 8005814:	222a      	movs	r2, #42	; 0x2a
 8005816:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8005818:	4b3c      	ldr	r3, [pc, #240]	; (800590c <lcd_display_dir+0x16c>)
 800581a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800581e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8005820:	4b3a      	ldr	r3, [pc, #232]	; (800590c <lcd_display_dir+0x16c>)
 8005822:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005826:	805a      	strh	r2, [r3, #2]
 8005828:	e008      	b.n	800583c <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789IC */
        {
            lcddev.wramcmd = 0x2C;
 800582a:	4b38      	ldr	r3, [pc, #224]	; (800590c <lcd_display_dir+0x16c>)
 800582c:	222c      	movs	r2, #44	; 0x2c
 800582e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8005830:	4b36      	ldr	r3, [pc, #216]	; (800590c <lcd_display_dir+0x16c>)
 8005832:	222a      	movs	r2, #42	; 0x2a
 8005834:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8005836:	4b35      	ldr	r3, [pc, #212]	; (800590c <lcd_display_dir+0x16c>)
 8005838:	222b      	movs	r2, #43	; 0x2b
 800583a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310)    /* 5310  320*480 */
 800583c:	4b33      	ldr	r3, [pc, #204]	; (800590c <lcd_display_dir+0x16c>)
 800583e:	889b      	ldrh	r3, [r3, #4]
 8005840:	f245 3210 	movw	r2, #21264	; 0x5310
 8005844:	4293      	cmp	r3, r2
 8005846:	d159      	bne.n	80058fc <lcd_display_dir+0x15c>
        {
            lcddev.width = 320;
 8005848:	4b30      	ldr	r3, [pc, #192]	; (800590c <lcd_display_dir+0x16c>)
 800584a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800584e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005850:	4b2e      	ldr	r3, [pc, #184]	; (800590c <lcd_display_dir+0x16c>)
 8005852:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005856:	805a      	strh	r2, [r3, #2]
 8005858:	e050      	b.n	80058fc <lcd_display_dir+0x15c>
        }         
    }/*dir = 0*/
    else        /*  */
    {
        lcddev.width = 320;         /*  */
 800585a:	4b2c      	ldr	r3, [pc, #176]	; (800590c <lcd_display_dir+0x16c>)
 800585c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005860:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 8005862:	4b2a      	ldr	r3, [pc, #168]	; (800590c <lcd_display_dir+0x16c>)
 8005864:	22f0      	movs	r2, #240	; 0xf0
 8005866:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005868:	4b28      	ldr	r3, [pc, #160]	; (800590c <lcd_display_dir+0x16c>)
 800586a:	889b      	ldrh	r3, [r3, #4]
 800586c:	f245 5210 	movw	r2, #21776	; 0x5510
 8005870:	4293      	cmp	r3, r2
 8005872:	d114      	bne.n	800589e <lcd_display_dir+0xfe>
        {
            lcddev.wramcmd = 0x2C00;
 8005874:	4b25      	ldr	r3, [pc, #148]	; (800590c <lcd_display_dir+0x16c>)
 8005876:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 800587a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 800587c:	4b23      	ldr	r3, [pc, #140]	; (800590c <lcd_display_dir+0x16c>)
 800587e:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005882:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8005884:	4b21      	ldr	r3, [pc, #132]	; (800590c <lcd_display_dir+0x16c>)
 8005886:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 800588a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 800588c:	4b1f      	ldr	r3, [pc, #124]	; (800590c <lcd_display_dir+0x16c>)
 800588e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005892:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005894:	4b1d      	ldr	r3, [pc, #116]	; (800590c <lcd_display_dir+0x16c>)
 8005896:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800589a:	805a      	strh	r2, [r3, #2]
 800589c:	e020      	b.n	80058e0 <lcd_display_dir+0x140>
        }
        else if (lcddev.id == 0x1963)
 800589e:	4b1b      	ldr	r3, [pc, #108]	; (800590c <lcd_display_dir+0x16c>)
 80058a0:	889b      	ldrh	r3, [r3, #4]
 80058a2:	f641 1263 	movw	r2, #6499	; 0x1963
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d111      	bne.n	80058ce <lcd_display_dir+0x12e>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 80058aa:	4b18      	ldr	r3, [pc, #96]	; (800590c <lcd_display_dir+0x16c>)
 80058ac:	222c      	movs	r2, #44	; 0x2c
 80058ae:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;  /* X */
 80058b0:	4b16      	ldr	r3, [pc, #88]	; (800590c <lcd_display_dir+0x16c>)
 80058b2:	222a      	movs	r2, #42	; 0x2a
 80058b4:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;  /* Y */
 80058b6:	4b15      	ldr	r3, [pc, #84]	; (800590c <lcd_display_dir+0x16c>)
 80058b8:	222b      	movs	r2, #43	; 0x2b
 80058ba:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 80058bc:	4b13      	ldr	r3, [pc, #76]	; (800590c <lcd_display_dir+0x16c>)
 80058be:	f44f 7248 	mov.w	r2, #800	; 0x320
 80058c2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 80058c4:	4b11      	ldr	r3, [pc, #68]	; (800590c <lcd_display_dir+0x16c>)
 80058c6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80058ca:	805a      	strh	r2, [r3, #2]
 80058cc:	e008      	b.n	80058e0 <lcd_display_dir+0x140>
        }
        else   /* IC, :9341/5310/7789IC */
        {
            lcddev.wramcmd = 0x2C;
 80058ce:	4b0f      	ldr	r3, [pc, #60]	; (800590c <lcd_display_dir+0x16c>)
 80058d0:	222c      	movs	r2, #44	; 0x2c
 80058d2:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 80058d4:	4b0d      	ldr	r3, [pc, #52]	; (800590c <lcd_display_dir+0x16c>)
 80058d6:	222a      	movs	r2, #42	; 0x2a
 80058d8:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 80058da:	4b0c      	ldr	r3, [pc, #48]	; (800590c <lcd_display_dir+0x16c>)
 80058dc:	222b      	movs	r2, #43	; 0x2b
 80058de:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310)
 80058e0:	4b0a      	ldr	r3, [pc, #40]	; (800590c <lcd_display_dir+0x16c>)
 80058e2:	889b      	ldrh	r3, [r3, #4]
 80058e4:	f245 3210 	movw	r2, #21264	; 0x5310
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d107      	bne.n	80058fc <lcd_display_dir+0x15c>
        {
            lcddev.width = 480;
 80058ec:	4b07      	ldr	r3, [pc, #28]	; (800590c <lcd_display_dir+0x16c>)
 80058ee:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80058f2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 80058f4:	4b05      	ldr	r3, [pc, #20]	; (800590c <lcd_display_dir+0x16c>)
 80058f6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80058fa:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 80058fc:	2000      	movs	r0, #0
 80058fe:	f7ff fd85 	bl	800540c <lcd_scan_dir>
}
 8005902:	bf00      	nop
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20004484 	.word	0x20004484

08005910 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
    FSMC_NORSRAM_TimingTypeDef fsmc_write_handle;


    /* 9341 ID */
    lcd_wr_regno(0xD3);
 8005916:	20d3      	movs	r0, #211	; 0xd3
 8005918:	f7ff fc56 	bl	80051c8 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 800591c:	f7ff fc7e 	bl	800521c <lcd_rd_data>
 8005920:	4603      	mov	r3, r0
 8005922:	461a      	mov	r2, r3
 8005924:	4b89      	ldr	r3, [pc, #548]	; (8005b4c <lcd_init+0x23c>)
 8005926:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0x00 */
 8005928:	f7ff fc78 	bl	800521c <lcd_rd_data>
 800592c:	4603      	mov	r3, r0
 800592e:	461a      	mov	r2, r3
 8005930:	4b86      	ldr	r3, [pc, #536]	; (8005b4c <lcd_init+0x23c>)
 8005932:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 93 */
 8005934:	f7ff fc72 	bl	800521c <lcd_rd_data>
 8005938:	4603      	mov	r3, r0
 800593a:	461a      	mov	r2, r3
 800593c:	4b83      	ldr	r3, [pc, #524]	; (8005b4c <lcd_init+0x23c>)
 800593e:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005940:	4b82      	ldr	r3, [pc, #520]	; (8005b4c <lcd_init+0x23c>)
 8005942:	889b      	ldrh	r3, [r3, #4]
 8005944:	021b      	lsls	r3, r3, #8
 8005946:	b29a      	uxth	r2, r3
 8005948:	4b80      	ldr	r3, [pc, #512]	; (8005b4c <lcd_init+0x23c>)
 800594a:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 41 */
 800594c:	f7ff fc66 	bl	800521c <lcd_rd_data>
 8005950:	4603      	mov	r3, r0
 8005952:	461a      	mov	r2, r3
 8005954:	4b7d      	ldr	r3, [pc, #500]	; (8005b4c <lcd_init+0x23c>)
 8005956:	889b      	ldrh	r3, [r3, #4]
 8005958:	4313      	orrs	r3, r2
 800595a:	b29a      	uxth	r2, r3
 800595c:	4b7b      	ldr	r3, [pc, #492]	; (8005b4c <lcd_init+0x23c>)
 800595e:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0x9341)    /*  9341 ,  ST7789 */
 8005960:	4b7a      	ldr	r3, [pc, #488]	; (8005b4c <lcd_init+0x23c>)
 8005962:	889b      	ldrh	r3, [r3, #4]
 8005964:	f249 3241 	movw	r2, #37697	; 0x9341
 8005968:	4293      	cmp	r3, r2
 800596a:	f000 80ca 	beq.w	8005b02 <lcd_init+0x1f2>
    {
        lcd_wr_regno(0x04);
 800596e:	2004      	movs	r0, #4
 8005970:	f7ff fc2a 	bl	80051c8 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8005974:	f7ff fc52 	bl	800521c <lcd_rd_data>
 8005978:	4603      	mov	r3, r0
 800597a:	461a      	mov	r2, r3
 800597c:	4b73      	ldr	r3, [pc, #460]	; (8005b4c <lcd_init+0x23c>)
 800597e:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 8005980:	f7ff fc4c 	bl	800521c <lcd_rd_data>
 8005984:	4603      	mov	r3, r0
 8005986:	461a      	mov	r2, r3
 8005988:	4b70      	ldr	r3, [pc, #448]	; (8005b4c <lcd_init+0x23c>)
 800598a:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 800598c:	f7ff fc46 	bl	800521c <lcd_rd_data>
 8005990:	4603      	mov	r3, r0
 8005992:	461a      	mov	r2, r3
 8005994:	4b6d      	ldr	r3, [pc, #436]	; (8005b4c <lcd_init+0x23c>)
 8005996:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8005998:	4b6c      	ldr	r3, [pc, #432]	; (8005b4c <lcd_init+0x23c>)
 800599a:	889b      	ldrh	r3, [r3, #4]
 800599c:	021b      	lsls	r3, r3, #8
 800599e:	b29a      	uxth	r2, r3
 80059a0:	4b6a      	ldr	r3, [pc, #424]	; (8005b4c <lcd_init+0x23c>)
 80059a2:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0x52 */
 80059a4:	f7ff fc3a 	bl	800521c <lcd_rd_data>
 80059a8:	4603      	mov	r3, r0
 80059aa:	461a      	mov	r2, r3
 80059ac:	4b67      	ldr	r3, [pc, #412]	; (8005b4c <lcd_init+0x23c>)
 80059ae:	889b      	ldrh	r3, [r3, #4]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	4b65      	ldr	r3, [pc, #404]	; (8005b4c <lcd_init+0x23c>)
 80059b6:	809a      	strh	r2, [r3, #4]
        
        if (lcddev.id == 0x8552)        /* 8552ID7789 */
 80059b8:	4b64      	ldr	r3, [pc, #400]	; (8005b4c <lcd_init+0x23c>)
 80059ba:	889b      	ldrh	r3, [r3, #4]
 80059bc:	f248 5252 	movw	r2, #34130	; 0x8552
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d103      	bne.n	80059cc <lcd_init+0xbc>
        {
            lcddev.id = 0x7789;
 80059c4:	4b61      	ldr	r3, [pc, #388]	; (8005b4c <lcd_init+0x23c>)
 80059c6:	f247 7289 	movw	r2, #30601	; 0x7789
 80059ca:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 80059cc:	4b5f      	ldr	r3, [pc, #380]	; (8005b4c <lcd_init+0x23c>)
 80059ce:	889b      	ldrh	r3, [r3, #4]
 80059d0:	f247 7289 	movw	r2, #30601	; 0x7789
 80059d4:	4293      	cmp	r3, r2
 80059d6:	f000 8094 	beq.w	8005b02 <lcd_init+0x1f2>
        {
            lcd_wr_regno(0xD4);
 80059da:	20d4      	movs	r0, #212	; 0xd4
 80059dc:	f7ff fbf4 	bl	80051c8 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 80059e0:	f7ff fc1c 	bl	800521c <lcd_rd_data>
 80059e4:	4603      	mov	r3, r0
 80059e6:	461a      	mov	r2, r3
 80059e8:	4b58      	ldr	r3, [pc, #352]	; (8005b4c <lcd_init+0x23c>)
 80059ea:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 80059ec:	f7ff fc16 	bl	800521c <lcd_rd_data>
 80059f0:	4603      	mov	r3, r0
 80059f2:	461a      	mov	r2, r3
 80059f4:	4b55      	ldr	r3, [pc, #340]	; (8005b4c <lcd_init+0x23c>)
 80059f6:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 80059f8:	f7ff fc10 	bl	800521c <lcd_rd_data>
 80059fc:	4603      	mov	r3, r0
 80059fe:	461a      	mov	r2, r3
 8005a00:	4b52      	ldr	r3, [pc, #328]	; (8005b4c <lcd_init+0x23c>)
 8005a02:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8005a04:	4b51      	ldr	r3, [pc, #324]	; (8005b4c <lcd_init+0x23c>)
 8005a06:	889b      	ldrh	r3, [r3, #4]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	4b4f      	ldr	r3, [pc, #316]	; (8005b4c <lcd_init+0x23c>)
 8005a0e:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005a10:	f7ff fc04 	bl	800521c <lcd_rd_data>
 8005a14:	4603      	mov	r3, r0
 8005a16:	461a      	mov	r2, r3
 8005a18:	4b4c      	ldr	r3, [pc, #304]	; (8005b4c <lcd_init+0x23c>)
 8005a1a:	889b      	ldrh	r3, [r3, #4]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	4b4a      	ldr	r3, [pc, #296]	; (8005b4c <lcd_init+0x23c>)
 8005a22:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,NT35510 */
 8005a24:	4b49      	ldr	r3, [pc, #292]	; (8005b4c <lcd_init+0x23c>)
 8005a26:	889b      	ldrh	r3, [r3, #4]
 8005a28:	f245 3210 	movw	r2, #21264	; 0x5310
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d068      	beq.n	8005b02 <lcd_init+0x1f2>
            {
                /*  */
                lcd_write_reg(0xF000, 0x0055);
 8005a30:	2155      	movs	r1, #85	; 0x55
 8005a32:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8005a36:	f7ff fbdb 	bl	80051f0 <lcd_write_reg>
                lcd_write_reg(0xF001, 0x00AA);
 8005a3a:	21aa      	movs	r1, #170	; 0xaa
 8005a3c:	f24f 0001 	movw	r0, #61441	; 0xf001
 8005a40:	f7ff fbd6 	bl	80051f0 <lcd_write_reg>
                lcd_write_reg(0xF002, 0x0052);
 8005a44:	2152      	movs	r1, #82	; 0x52
 8005a46:	f24f 0002 	movw	r0, #61442	; 0xf002
 8005a4a:	f7ff fbd1 	bl	80051f0 <lcd_write_reg>
                lcd_write_reg(0xF003, 0x0008);
 8005a4e:	2108      	movs	r1, #8
 8005a50:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005a54:	f7ff fbcc 	bl	80051f0 <lcd_write_reg>
                lcd_write_reg(0xF004, 0x0001);
 8005a58:	2101      	movs	r1, #1
 8005a5a:	f24f 0004 	movw	r0, #61444	; 0xf004
 8005a5e:	f7ff fbc7 	bl	80051f0 <lcd_write_reg>
                
                lcd_wr_regno(0xC500);       /* ID */
 8005a62:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 8005a66:	f7ff fbaf 	bl	80051c8 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* 0x80 */
 8005a6a:	f7ff fbd7 	bl	800521c <lcd_rd_data>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	461a      	mov	r2, r3
 8005a72:	4b36      	ldr	r3, [pc, #216]	; (8005b4c <lcd_init+0x23c>)
 8005a74:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8005a76:	4b35      	ldr	r3, [pc, #212]	; (8005b4c <lcd_init+0x23c>)
 8005a78:	889b      	ldrh	r3, [r3, #4]
 8005a7a:	021b      	lsls	r3, r3, #8
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	4b33      	ldr	r3, [pc, #204]	; (8005b4c <lcd_init+0x23c>)
 8005a80:	809a      	strh	r2, [r3, #4]

                lcd_wr_regno(0xC501);       /* ID */
 8005a82:	f24c 5001 	movw	r0, #50433	; 0xc501
 8005a86:	f7ff fb9f 	bl	80051c8 <lcd_wr_regno>
                lcddev.id |= lcd_rd_data(); /* 0x00 */
 8005a8a:	f7ff fbc7 	bl	800521c <lcd_rd_data>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	461a      	mov	r2, r3
 8005a92:	4b2e      	ldr	r3, [pc, #184]	; (8005b4c <lcd_init+0x23c>)
 8005a94:	889b      	ldrh	r3, [r3, #4]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	4b2c      	ldr	r3, [pc, #176]	; (8005b4c <lcd_init+0x23c>)
 8005a9c:	809a      	strh	r2, [r3, #4]
                HAL_Delay(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8005a9e:	2005      	movs	r0, #5
 8005aa0:	f004 f89d 	bl	8009bde <HAL_Delay>

                if (lcddev.id != 0x5510)        /* NT5510,SSD1963 */
 8005aa4:	4b29      	ldr	r3, [pc, #164]	; (8005b4c <lcd_init+0x23c>)
 8005aa6:	889b      	ldrh	r3, [r3, #4]
 8005aa8:	f245 5210 	movw	r2, #21776	; 0x5510
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d028      	beq.n	8005b02 <lcd_init+0x1f2>
                {
                    lcd_wr_regno(0xA1);
 8005ab0:	20a1      	movs	r0, #161	; 0xa1
 8005ab2:	f7ff fb89 	bl	80051c8 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();
 8005ab6:	f7ff fbb1 	bl	800521c <lcd_rd_data>
 8005aba:	4603      	mov	r3, r0
 8005abc:	461a      	mov	r2, r3
 8005abe:	4b23      	ldr	r3, [pc, #140]	; (8005b4c <lcd_init+0x23c>)
 8005ac0:	809a      	strh	r2, [r3, #4]
                    lcddev.id = lcd_rd_data();  /* 0x57 */
 8005ac2:	f7ff fbab 	bl	800521c <lcd_rd_data>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	461a      	mov	r2, r3
 8005aca:	4b20      	ldr	r3, [pc, #128]	; (8005b4c <lcd_init+0x23c>)
 8005acc:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8005ace:	4b1f      	ldr	r3, [pc, #124]	; (8005b4c <lcd_init+0x23c>)
 8005ad0:	889b      	ldrh	r3, [r3, #4]
 8005ad2:	021b      	lsls	r3, r3, #8
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <lcd_init+0x23c>)
 8005ad8:	809a      	strh	r2, [r3, #4]
                    lcddev.id |= lcd_rd_data(); /* 0x61 */
 8005ada:	f7ff fb9f 	bl	800521c <lcd_rd_data>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	4b1a      	ldr	r3, [pc, #104]	; (8005b4c <lcd_init+0x23c>)
 8005ae4:	889b      	ldrh	r3, [r3, #4]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	4b18      	ldr	r3, [pc, #96]	; (8005b4c <lcd_init+0x23c>)
 8005aec:	809a      	strh	r2, [r3, #4]

                    if (lcddev.id == 0x5761)lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 8005aee:	4b17      	ldr	r3, [pc, #92]	; (8005b4c <lcd_init+0x23c>)
 8005af0:	889b      	ldrh	r3, [r3, #4]
 8005af2:	f245 7261 	movw	r2, #22369	; 0x5761
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d103      	bne.n	8005b02 <lcd_init+0x1f2>
 8005afa:	4b14      	ldr	r3, [pc, #80]	; (8005b4c <lcd_init+0x23c>)
 8005afc:	f641 1263 	movw	r2, #6499	; 0x1963
 8005b00:	809a      	strh	r2, [r3, #4]
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    //printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */

    if (lcddev.id == 0x7789)
 8005b02:	4b12      	ldr	r3, [pc, #72]	; (8005b4c <lcd_init+0x23c>)
 8005b04:	889b      	ldrh	r3, [r3, #4]
 8005b06:	f247 7289 	movw	r2, #30601	; 0x7789
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d102      	bne.n	8005b14 <lcd_init+0x204>
    {
        lcd_ex_st7789_reginit();        /* ST7789 */
 8005b0e:	f7fd f9a5 	bl	8002e5c <lcd_ex_st7789_reginit>
 8005b12:	e028      	b.n	8005b66 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x9341)
 8005b14:	4b0d      	ldr	r3, [pc, #52]	; (8005b4c <lcd_init+0x23c>)
 8005b16:	889b      	ldrh	r3, [r3, #4]
 8005b18:	f249 3241 	movw	r2, #37697	; 0x9341
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d102      	bne.n	8005b26 <lcd_init+0x216>
    {
        lcd_ex_ili9341_reginit();       /* ILI9341 */
 8005b20:	f7fd fa72 	bl	8003008 <lcd_ex_ili9341_reginit>
 8005b24:	e01f      	b.n	8005b66 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x5310)
 8005b26:	4b09      	ldr	r3, [pc, #36]	; (8005b4c <lcd_init+0x23c>)
 8005b28:	889b      	ldrh	r3, [r3, #4]
 8005b2a:	f245 3210 	movw	r2, #21264	; 0x5310
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d102      	bne.n	8005b38 <lcd_init+0x228>
    {
        lcd_ex_nt35310_reginit();       /* NT35310 */
 8005b32:	f7fd fb81 	bl	8003238 <lcd_ex_nt35310_reginit>
 8005b36:	e016      	b.n	8005b66 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x5510)
 8005b38:	4b04      	ldr	r3, [pc, #16]	; (8005b4c <lcd_init+0x23c>)
 8005b3a:	889b      	ldrh	r3, [r3, #4]
 8005b3c:	f245 5210 	movw	r2, #21776	; 0x5510
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d105      	bne.n	8005b50 <lcd_init+0x240>
    {
        lcd_ex_nt35510_reginit();       /* NT35510 */
 8005b44:	f7fe faf3 	bl	800412e <lcd_ex_nt35510_reginit>
 8005b48:	e00d      	b.n	8005b66 <lcd_init+0x256>
 8005b4a:	bf00      	nop
 8005b4c:	20004484 	.word	0x20004484
    }
    else if (lcddev.id == 0x1963)
 8005b50:	4b29      	ldr	r3, [pc, #164]	; (8005bf8 <lcd_init+0x2e8>)
 8005b52:	889b      	ldrh	r3, [r3, #4]
 8005b54:	f641 1263 	movw	r2, #6499	; 0x1963
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d104      	bne.n	8005b66 <lcd_init+0x256>
    {
        lcd_ex_ssd1963_reginit();       /* SSD1963 */
 8005b5c:	f7ff fa67 	bl	800502e <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100);     /*  */
 8005b60:	2064      	movs	r0, #100	; 0x64
 8005b62:	f7ff fde9 	bl	8005738 <lcd_ssd_backlight_set>
    }

    /* , */
    if (lcddev.id == 0x9341 || lcddev.id == 0x1963 || lcddev.id == 0x7789)  /* IC, WR */
 8005b66:	4b24      	ldr	r3, [pc, #144]	; (8005bf8 <lcd_init+0x2e8>)
 8005b68:	889b      	ldrh	r3, [r3, #4]
 8005b6a:	f249 3241 	movw	r2, #37697	; 0x9341
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d00b      	beq.n	8005b8a <lcd_init+0x27a>
 8005b72:	4b21      	ldr	r3, [pc, #132]	; (8005bf8 <lcd_init+0x2e8>)
 8005b74:	889b      	ldrh	r3, [r3, #4]
 8005b76:	f641 1263 	movw	r2, #6499	; 0x1963
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d005      	beq.n	8005b8a <lcd_init+0x27a>
 8005b7e:	4b1e      	ldr	r3, [pc, #120]	; (8005bf8 <lcd_init+0x2e8>)
 8005b80:	889b      	ldrh	r3, [r3, #4]
 8005b82:	f247 7289 	movw	r2, #30601	; 0x7789
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d10c      	bne.n	8005ba4 <lcd_init+0x294>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 3;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 3;         
 8005b8e:	2303      	movs	r3, #3
 8005b90:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005b92:	4b1a      	ldr	r3, [pc, #104]	; (8005bfc <lcd_init+0x2ec>)
 8005b94:	6858      	ldr	r0, [r3, #4]
 8005b96:	4b19      	ldr	r3, [pc, #100]	; (8005bfc <lcd_init+0x2ec>)
 8005b98:	689a      	ldr	r2, [r3, #8]
 8005b9a:	4b18      	ldr	r3, [pc, #96]	; (8005bfc <lcd_init+0x2ec>)
 8005b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9e:	1d39      	adds	r1, r7, #4
 8005ba0:	f003 ff96 	bl	8009ad0 <FSMC_NORSRAM_Extended_Timing_Init>
    }

    if (lcddev.id == 0x5310 || lcddev.id == 0x5510)  /* IC, WR */
 8005ba4:	4b14      	ldr	r3, [pc, #80]	; (8005bf8 <lcd_init+0x2e8>)
 8005ba6:	889b      	ldrh	r3, [r3, #4]
 8005ba8:	f245 3210 	movw	r2, #21264	; 0x5310
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d005      	beq.n	8005bbc <lcd_init+0x2ac>
 8005bb0:	4b11      	ldr	r3, [pc, #68]	; (8005bf8 <lcd_init+0x2e8>)
 8005bb2:	889b      	ldrh	r3, [r3, #4]
 8005bb4:	f245 5210 	movw	r2, #21776	; 0x5510
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d10c      	bne.n	8005bd6 <lcd_init+0x2c6>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 2;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 2;
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005bc4:	4b0d      	ldr	r3, [pc, #52]	; (8005bfc <lcd_init+0x2ec>)
 8005bc6:	6858      	ldr	r0, [r3, #4]
 8005bc8:	4b0c      	ldr	r3, [pc, #48]	; (8005bfc <lcd_init+0x2ec>)
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	; (8005bfc <lcd_init+0x2ec>)
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	1d39      	adds	r1, r7, #4
 8005bd2:	f003 ff7d 	bl	8009ad0 <FSMC_NORSRAM_Extended_Timing_Init>
    }

    lcd_display_dir(0); /*  */
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f7ff fde2 	bl	80057a0 <lcd_display_dir>
    LCD_BL(1);          /*  */
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005be2:	4807      	ldr	r0, [pc, #28]	; (8005c00 <lcd_init+0x2f0>)
 8005be4:	f002 fd1a 	bl	800861c <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 8005be8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005bec:	f000 f80a 	bl	8005c04 <lcd_clear>
}
 8005bf0:	bf00      	nop
 8005bf2:	3720      	adds	r7, #32
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	20004484 	.word	0x20004484
 8005bfc:	20004434 	.word	0x20004434
 8005c00:	40020400 	.word	0x40020400

08005c04 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8005c12:	4b11      	ldr	r3, [pc, #68]	; (8005c58 <lcd_clear+0x54>)
 8005c14:	881b      	ldrh	r3, [r3, #0]
 8005c16:	60bb      	str	r3, [r7, #8]

    totalpoint *= lcddev.height;    /*  */
 8005c18:	4b0f      	ldr	r3, [pc, #60]	; (8005c58 <lcd_clear+0x54>)
 8005c1a:	885b      	ldrh	r3, [r3, #2]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	fb02 f303 	mul.w	r3, r2, r3
 8005c24:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8005c26:	2100      	movs	r1, #0
 8005c28:	2000      	movs	r0, #0
 8005c2a:	f7ff fb19 	bl	8005260 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 8005c2e:	f7ff fb07 	bl	8005240 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8005c32:	2300      	movs	r3, #0
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	e005      	b.n	8005c44 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8005c38:	4a08      	ldr	r2, [pc, #32]	; (8005c5c <lcd_clear+0x58>)
 8005c3a:	88fb      	ldrh	r3, [r7, #6]
 8005c3c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	3301      	adds	r3, #1
 8005c42:	60fb      	str	r3, [r7, #12]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d3f5      	bcc.n	8005c38 <lcd_clear+0x34>
    }
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	20004484 	.word	0x20004484
 8005c5c:	6c00007e 	.word	0x6c00007e

08005c60 <lcd_fill>:
 * @param       (sx,sy),(ex,ey):,:(ex - sx + 1) * (ey - sy + 1)
 * @param       color:  (32,LTDC)
 * @retval      
 */
void lcd_fill(uint16_t sx, uint16_t sy, uint16_t ex, uint16_t ey, uint32_t color)
{
 8005c60:	b590      	push	{r4, r7, lr}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	4604      	mov	r4, r0
 8005c68:	4608      	mov	r0, r1
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4623      	mov	r3, r4
 8005c70:	80fb      	strh	r3, [r7, #6]
 8005c72:	4603      	mov	r3, r0
 8005c74:	80bb      	strh	r3, [r7, #4]
 8005c76:	460b      	mov	r3, r1
 8005c78:	807b      	strh	r3, [r7, #2]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t xlen = 0;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	817b      	strh	r3, [r7, #10]
    xlen = ex - sx + 1;
 8005c82:	887a      	ldrh	r2, [r7, #2]
 8005c84:	88fb      	ldrh	r3, [r7, #6]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	817b      	strh	r3, [r7, #10]

    for (i = sy; i <= ey; i++)
 8005c8e:	88bb      	ldrh	r3, [r7, #4]
 8005c90:	81fb      	strh	r3, [r7, #14]
 8005c92:	e018      	b.n	8005cc6 <lcd_fill+0x66>
    {
        lcd_set_cursor(sx, i);      /*  */
 8005c94:	89fa      	ldrh	r2, [r7, #14]
 8005c96:	88fb      	ldrh	r3, [r7, #6]
 8005c98:	4611      	mov	r1, r2
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7ff fae0 	bl	8005260 <lcd_set_cursor>
        lcd_write_ram_prepare();    /* GRAM */
 8005ca0:	f7ff face 	bl	8005240 <lcd_write_ram_prepare>

        for (j = 0; j < xlen; j++)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	81bb      	strh	r3, [r7, #12]
 8005ca8:	e006      	b.n	8005cb8 <lcd_fill+0x58>
        {
            LCD->LCD_RAM = color;   /*  */
 8005caa:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <lcd_fill+0x78>)
 8005cac:	6a3a      	ldr	r2, [r7, #32]
 8005cae:	b292      	uxth	r2, r2
 8005cb0:	805a      	strh	r2, [r3, #2]
        for (j = 0; j < xlen; j++)
 8005cb2:	89bb      	ldrh	r3, [r7, #12]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	81bb      	strh	r3, [r7, #12]
 8005cb8:	89ba      	ldrh	r2, [r7, #12]
 8005cba:	897b      	ldrh	r3, [r7, #10]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d3f4      	bcc.n	8005caa <lcd_fill+0x4a>
    for (i = sy; i <= ey; i++)
 8005cc0:	89fb      	ldrh	r3, [r7, #14]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	81fb      	strh	r3, [r7, #14]
 8005cc6:	89fa      	ldrh	r2, [r7, #14]
 8005cc8:	883b      	ldrh	r3, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d9e2      	bls.n	8005c94 <lcd_fill+0x34>
        }
    }
}
 8005cce:	bf00      	nop
 8005cd0:	bf00      	nop
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd90      	pop	{r4, r7, pc}
 8005cd8:	6c00007e 	.word	0x6c00007e

08005cdc <lcd_draw_line>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8005cdc:	b590      	push	{r4, r7, lr}
 8005cde:	b08d      	sub	sp, #52	; 0x34
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	4608      	mov	r0, r1
 8005ce6:	4611      	mov	r1, r2
 8005ce8:	461a      	mov	r2, r3
 8005cea:	4623      	mov	r3, r4
 8005cec:	80fb      	strh	r3, [r7, #6]
 8005cee:	4603      	mov	r3, r0
 8005cf0:	80bb      	strh	r3, [r7, #4]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	807b      	strh	r3, [r7, #2]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	803b      	strh	r3, [r7, #0]
    uint16_t t;
    int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfe:	2300      	movs	r3, #0
 8005d00:	627b      	str	r3, [r7, #36]	; 0x24
    int incx, incy, row, col;
    delta_x = x2 - x1;      /*  */
 8005d02:	887a      	ldrh	r2, [r7, #2]
 8005d04:	88fb      	ldrh	r3, [r7, #6]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	623b      	str	r3, [r7, #32]
    delta_y = y2 - y1;
 8005d0a:	883a      	ldrh	r2, [r7, #0]
 8005d0c:	88bb      	ldrh	r3, [r7, #4]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	61fb      	str	r3, [r7, #28]
    row = x1;
 8005d12:	88fb      	ldrh	r3, [r7, #6]
 8005d14:	60fb      	str	r3, [r7, #12]
    col = y1;
 8005d16:	88bb      	ldrh	r3, [r7, #4]
 8005d18:	60bb      	str	r3, [r7, #8]

    if (delta_x > 0)
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	dd02      	ble.n	8005d26 <lcd_draw_line+0x4a>
    {
        incx = 1;       /*  */
 8005d20:	2301      	movs	r3, #1
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e00b      	b.n	8005d3e <lcd_draw_line+0x62>
    }
    else if (delta_x == 0)
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d102      	bne.n	8005d32 <lcd_draw_line+0x56>
    {
        incx = 0;       /*  */
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e005      	b.n	8005d3e <lcd_draw_line+0x62>
    }
    else
    {
        incx = -1;
 8005d32:	f04f 33ff 	mov.w	r3, #4294967295
 8005d36:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8005d38:	6a3b      	ldr	r3, [r7, #32]
 8005d3a:	425b      	negs	r3, r3
 8005d3c:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	dd02      	ble.n	8005d4a <lcd_draw_line+0x6e>
    {
        incy = 1;
 8005d44:	2301      	movs	r3, #1
 8005d46:	613b      	str	r3, [r7, #16]
 8005d48:	e00b      	b.n	8005d62 <lcd_draw_line+0x86>
    }
    else if (delta_y == 0)
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d102      	bne.n	8005d56 <lcd_draw_line+0x7a>
    {
        incy = 0;       /*  */
 8005d50:	2300      	movs	r3, #0
 8005d52:	613b      	str	r3, [r7, #16]
 8005d54:	e005      	b.n	8005d62 <lcd_draw_line+0x86>
    }
    else
    {
        incy = -1;
 8005d56:	f04f 33ff 	mov.w	r3, #4294967295
 8005d5a:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	425b      	negs	r3, r3
 8005d60:	61fb      	str	r3, [r7, #28]
    }

    if ( delta_x > delta_y)
 8005d62:	6a3a      	ldr	r2, [r7, #32]
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	dd02      	ble.n	8005d70 <lcd_draw_line+0x94>
    {
        distance = delta_x;  /*  */
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	e001      	b.n	8005d74 <lcd_draw_line+0x98>
    }
    else
    {
        distance = delta_y;
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	61bb      	str	r3, [r7, #24]
    }

    for (t = 0; t <= distance + 1; t++ )    /*  */
 8005d74:	2300      	movs	r3, #0
 8005d76:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005d78:	e02b      	b.n	8005dd2 <lcd_draw_line+0xf6>
    {
        lcd_draw_point(row, col, color);    /*  */
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	b291      	uxth	r1, r2
 8005d82:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff fcbc 	bl	8005704 <lcd_draw_point>
        xerr += delta_x;
 8005d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	4413      	add	r3, r2
 8005d92:	62bb      	str	r3, [r7, #40]	; 0x28
        yerr += delta_y;
 8005d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	4413      	add	r3, r2
 8005d9a:	627b      	str	r3, [r7, #36]	; 0x24

        if (xerr > distance)
 8005d9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	dd07      	ble.n	8005db4 <lcd_draw_line+0xd8>
        {
            xerr -= distance;
 8005da4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	62bb      	str	r3, [r7, #40]	; 0x28
            row += incx;
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	4413      	add	r3, r2
 8005db2:	60fb      	str	r3, [r7, #12]
        }

        if (yerr > distance)
 8005db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	dd07      	ble.n	8005dcc <lcd_draw_line+0xf0>
        {
            yerr -= distance;
 8005dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	627b      	str	r3, [r7, #36]	; 0x24
            col += incy;
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	4413      	add	r3, r2
 8005dca:	60bb      	str	r3, [r7, #8]
    for (t = 0; t <= distance + 1; t++ )    /*  */
 8005dcc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005dce:	3301      	adds	r3, #1
 8005dd0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005dd2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	ddce      	ble.n	8005d7a <lcd_draw_line+0x9e>
        }
    }
}
 8005ddc:	bf00      	nop
 8005dde:	bf00      	nop
 8005de0:	3734      	adds	r7, #52	; 0x34
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd90      	pop	{r4, r7, pc}
	...

08005de8 <lcd_draw_hline>:
 * @param       len   : 
 * @param       color : 
 * @retval      
 */
void lcd_draw_hline(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8005de8:	b590      	push	{r4, r7, lr}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af02      	add	r7, sp, #8
 8005dee:	4604      	mov	r4, r0
 8005df0:	4608      	mov	r0, r1
 8005df2:	4611      	mov	r1, r2
 8005df4:	461a      	mov	r2, r3
 8005df6:	4623      	mov	r3, r4
 8005df8:	80fb      	strh	r3, [r7, #6]
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	80bb      	strh	r3, [r7, #4]
 8005dfe:	460b      	mov	r3, r1
 8005e00:	807b      	strh	r3, [r7, #2]
 8005e02:	4613      	mov	r3, r2
 8005e04:	803b      	strh	r3, [r7, #0]
    if ((len == 0) || (x > lcddev.width) || (y > lcddev.height))
 8005e06:	887b      	ldrh	r3, [r7, #2]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d018      	beq.n	8005e3e <lcd_draw_hline+0x56>
 8005e0c:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <lcd_draw_hline+0x60>)
 8005e0e:	881b      	ldrh	r3, [r3, #0]
 8005e10:	88fa      	ldrh	r2, [r7, #6]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d813      	bhi.n	8005e3e <lcd_draw_hline+0x56>
 8005e16:	4b0c      	ldr	r3, [pc, #48]	; (8005e48 <lcd_draw_hline+0x60>)
 8005e18:	885b      	ldrh	r3, [r3, #2]
 8005e1a:	88ba      	ldrh	r2, [r7, #4]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d80e      	bhi.n	8005e3e <lcd_draw_hline+0x56>
    {
        return;
    }

    lcd_fill(x, y, x + len - 1, y, color);
 8005e20:	88fa      	ldrh	r2, [r7, #6]
 8005e22:	887b      	ldrh	r3, [r7, #2]
 8005e24:	4413      	add	r3, r2
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	883b      	ldrh	r3, [r7, #0]
 8005e2e:	88bc      	ldrh	r4, [r7, #4]
 8005e30:	88b9      	ldrh	r1, [r7, #4]
 8005e32:	88f8      	ldrh	r0, [r7, #6]
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	4623      	mov	r3, r4
 8005e38:	f7ff ff12 	bl	8005c60 <lcd_fill>
 8005e3c:	e000      	b.n	8005e40 <lcd_draw_hline+0x58>
        return;
 8005e3e:	bf00      	nop
}
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd90      	pop	{r4, r7, pc}
 8005e46:	bf00      	nop
 8005e48:	20004484 	.word	0x20004484

08005e4c <lcd_draw_circle>:
 * @param       r     : 
 * @param       color : 
 * @retval      
 */
void lcd_draw_circle(uint16_t x0, uint16_t y0, uint8_t r, uint16_t color)
{
 8005e4c:	b590      	push	{r4, r7, lr}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	4611      	mov	r1, r2
 8005e58:	461a      	mov	r2, r3
 8005e5a:	4623      	mov	r3, r4
 8005e5c:	80fb      	strh	r3, [r7, #6]
 8005e5e:	4603      	mov	r3, r0
 8005e60:	80bb      	strh	r3, [r7, #4]
 8005e62:	460b      	mov	r3, r1
 8005e64:	70fb      	strb	r3, [r7, #3]
 8005e66:	4613      	mov	r3, r2
 8005e68:	803b      	strh	r3, [r7, #0]
    int a, b;
    int di;

    a = 0;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	617b      	str	r3, [r7, #20]
    b = r;
 8005e6e:	78fb      	ldrb	r3, [r7, #3]
 8005e70:	613b      	str	r3, [r7, #16]
    di = 3 - (r << 1);       /*  */
 8005e72:	78fb      	ldrb	r3, [r7, #3]
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	f1c3 0303 	rsb	r3, r3, #3
 8005e7a:	60fb      	str	r3, [r7, #12]

    while (a <= b)
 8005e7c:	e087      	b.n	8005f8e <lcd_draw_circle+0x142>
    {
        lcd_draw_point(x0 + a, y0 - b, color);  /* 5 */
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	4413      	add	r3, r2
 8005e86:	b298      	uxth	r0, r3
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	88ba      	ldrh	r2, [r7, #4]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	883a      	ldrh	r2, [r7, #0]
 8005e94:	4619      	mov	r1, r3
 8005e96:	f7ff fc35 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 + b, y0 - a, color);  /* 0 */
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	88fb      	ldrh	r3, [r7, #6]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	b298      	uxth	r0, r3
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	88ba      	ldrh	r2, [r7, #4]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	883a      	ldrh	r2, [r7, #0]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f7ff fc27 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 + b, y0 + a, color);  /* 4 */
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	88fb      	ldrh	r3, [r7, #6]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	b298      	uxth	r0, r3
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	88bb      	ldrh	r3, [r7, #4]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	883a      	ldrh	r2, [r7, #0]
 8005ecc:	4619      	mov	r1, r3
 8005ece:	f7ff fc19 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 + a, y0 + b, color);  /* 6 */
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	b29a      	uxth	r2, r3
 8005ed6:	88fb      	ldrh	r3, [r7, #6]
 8005ed8:	4413      	add	r3, r2
 8005eda:	b298      	uxth	r0, r3
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	88bb      	ldrh	r3, [r7, #4]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	883a      	ldrh	r2, [r7, #0]
 8005ee8:	4619      	mov	r1, r3
 8005eea:	f7ff fc0b 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 - a, y0 + b, color);  /* 1 */
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	88fa      	ldrh	r2, [r7, #6]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	b298      	uxth	r0, r3
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	88bb      	ldrh	r3, [r7, #4]
 8005efe:	4413      	add	r3, r2
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	883a      	ldrh	r2, [r7, #0]
 8005f04:	4619      	mov	r1, r3
 8005f06:	f7ff fbfd 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 - b, y0 + a, color);
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	88fa      	ldrh	r2, [r7, #6]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	b298      	uxth	r0, r3
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	88bb      	ldrh	r3, [r7, #4]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	883a      	ldrh	r2, [r7, #0]
 8005f20:	4619      	mov	r1, r3
 8005f22:	f7ff fbef 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 - a, y0 - b, color);  /* 2 */
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	88fa      	ldrh	r2, [r7, #6]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	b298      	uxth	r0, r3
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	88ba      	ldrh	r2, [r7, #4]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	883a      	ldrh	r2, [r7, #0]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	f7ff fbe1 	bl	8005704 <lcd_draw_point>
        lcd_draw_point(x0 - b, y0 - a, color);  /* 7 */
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	88fa      	ldrh	r2, [r7, #6]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	b298      	uxth	r0, r3
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	88ba      	ldrh	r2, [r7, #4]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	883a      	ldrh	r2, [r7, #0]
 8005f58:	4619      	mov	r1, r3
 8005f5a:	f7ff fbd3 	bl	8005704 <lcd_draw_point>
        a++;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	3301      	adds	r3, #1
 8005f62:	617b      	str	r3, [r7, #20]

        /* Bresenham */
        if (di < 0)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	da06      	bge.n	8005f78 <lcd_draw_circle+0x12c>
        {
            di += 4 * a + 6;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	3306      	adds	r3, #6
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4413      	add	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]
 8005f76:	e00a      	b.n	8005f8e <lcd_draw_circle+0x142>
        }
        else
        {
            di += 10 + 4 * (a - b);
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	330a      	adds	r3, #10
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4413      	add	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
            b--;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	613b      	str	r3, [r7, #16]
    while (a <= b)
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	f77f af73 	ble.w	8005e7e <lcd_draw_circle+0x32>
        }
    }
}
 8005f98:	bf00      	nop
 8005f9a:	bf00      	nop
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd90      	pop	{r4, r7, pc}
	...

08005fa4 <lcd_show_char>:
 * @param       size :  12/16/24/32
 * @param       mode : (1); (0);
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, uint8_t chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8005fa4:	b590      	push	{r4, r7, lr}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	4611      	mov	r1, r2
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	4623      	mov	r3, r4
 8005fb4:	80fb      	strh	r3, [r7, #6]
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	80bb      	strh	r3, [r7, #4]
 8005fba:	460b      	mov	r3, r1
 8005fbc:	70fb      	strb	r3, [r7, #3]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 8005fc2:	88bb      	ldrh	r3, [r7, #4]
 8005fc4:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 8005fce:	78bb      	ldrb	r3, [r7, #2]
 8005fd0:	08db      	lsrs	r3, r3, #3
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	78bb      	ldrb	r3, [r7, #2]
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	bf14      	ite	ne
 8005fe2:	2301      	movne	r3, #1
 8005fe4:	2300      	moveq	r3, #0
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	4413      	add	r3, r2
 8005fea:	b2da      	uxtb	r2, r3
 8005fec:	78bb      	ldrb	r3, [r7, #2]
 8005fee:	085b      	lsrs	r3, r3, #1
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	fb12 f303 	smulbb	r3, r2, r3
 8005ff6:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 8005ff8:	78fb      	ldrb	r3, [r7, #3]
 8005ffa:	3b20      	subs	r3, #32
 8005ffc:	70fb      	strb	r3, [r7, #3]

    switch (size)
 8005ffe:	78bb      	ldrb	r3, [r7, #2]
 8006000:	3b0c      	subs	r3, #12
 8006002:	2b14      	cmp	r3, #20
 8006004:	f200 8099 	bhi.w	800613a <lcd_show_char+0x196>
 8006008:	a201      	add	r2, pc, #4	; (adr r2, 8006010 <lcd_show_char+0x6c>)
 800600a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600e:	bf00      	nop
 8006010:	08006065 	.word	0x08006065
 8006014:	0800613b 	.word	0x0800613b
 8006018:	0800613b 	.word	0x0800613b
 800601c:	0800613b 	.word	0x0800613b
 8006020:	08006077 	.word	0x08006077
 8006024:	0800613b 	.word	0x0800613b
 8006028:	0800613b 	.word	0x0800613b
 800602c:	0800613b 	.word	0x0800613b
 8006030:	0800613b 	.word	0x0800613b
 8006034:	0800613b 	.word	0x0800613b
 8006038:	0800613b 	.word	0x0800613b
 800603c:	0800613b 	.word	0x0800613b
 8006040:	08006083 	.word	0x08006083
 8006044:	0800613b 	.word	0x0800613b
 8006048:	0800613b 	.word	0x0800613b
 800604c:	0800613b 	.word	0x0800613b
 8006050:	0800613b 	.word	0x0800613b
 8006054:	0800613b 	.word	0x0800613b
 8006058:	0800613b 	.word	0x0800613b
 800605c:	0800613b 	.word	0x0800613b
 8006060:	08006095 	.word	0x08006095
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[chr];  /* 1206 */
 8006064:	78fa      	ldrb	r2, [r7, #3]
 8006066:	4613      	mov	r3, r2
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	4413      	add	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4a36      	ldr	r2, [pc, #216]	; (8006148 <lcd_show_char+0x1a4>)
 8006070:	4413      	add	r3, r2
 8006072:	613b      	str	r3, [r7, #16]
            break;
 8006074:	e014      	b.n	80060a0 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[chr];  /* 1608 */
 8006076:	78fb      	ldrb	r3, [r7, #3]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	4a34      	ldr	r2, [pc, #208]	; (800614c <lcd_show_char+0x1a8>)
 800607c:	4413      	add	r3, r2
 800607e:	613b      	str	r3, [r7, #16]
            break;
 8006080:	e00e      	b.n	80060a0 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[chr];  /* 2412 */
 8006082:	78fa      	ldrb	r2, [r7, #3]
 8006084:	4613      	mov	r3, r2
 8006086:	00db      	lsls	r3, r3, #3
 8006088:	4413      	add	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	4a30      	ldr	r2, [pc, #192]	; (8006150 <lcd_show_char+0x1ac>)
 800608e:	4413      	add	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
            break;
 8006092:	e005      	b.n	80060a0 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[chr];  /* 3216 */
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	019b      	lsls	r3, r3, #6
 8006098:	4a2e      	ldr	r2, [pc, #184]	; (8006154 <lcd_show_char+0x1b0>)
 800609a:	4413      	add	r3, r2
 800609c:	613b      	str	r3, [r7, #16]
            break;
 800609e:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 80060a0:	2300      	movs	r3, #0
 80060a2:	757b      	strb	r3, [r7, #21]
 80060a4:	e044      	b.n	8006130 <lcd_show_char+0x18c>
    {
        temp = pfont[t];                            /*  */
 80060a6:	7d7b      	ldrb	r3, [r7, #21]
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	4413      	add	r3, r2
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 80060b0:	2300      	movs	r3, #0
 80060b2:	75bb      	strb	r3, [r7, #22]
 80060b4:	e034      	b.n	8006120 <lcd_show_char+0x17c>
        {
            if (temp & 0x80)                        /* , */
 80060b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	da06      	bge.n	80060cc <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 80060be:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80060c0:	88b9      	ldrh	r1, [r7, #4]
 80060c2:	88fb      	ldrh	r3, [r7, #6]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff fb1d 	bl	8005704 <lcd_draw_point>
 80060ca:	e00a      	b.n	80060e2 <lcd_show_char+0x13e>
            }
            else if (mode == 0)                     /* , */
 80060cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d106      	bne.n	80060e2 <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 80060d4:	4b20      	ldr	r3, [pc, #128]	; (8006158 <lcd_show_char+0x1b4>)
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	88b9      	ldrh	r1, [r7, #4]
 80060da:	88fb      	ldrh	r3, [r7, #6]
 80060dc:	4618      	mov	r0, r3
 80060de:	f7ff fb11 	bl	8005704 <lcd_draw_point>
            }

            temp <<= 1;                             /* ,  */
 80060e2:	7dfb      	ldrb	r3, [r7, #23]
 80060e4:	005b      	lsls	r3, r3, #1
 80060e6:	75fb      	strb	r3, [r7, #23]
            y++;
 80060e8:	88bb      	ldrh	r3, [r7, #4]
 80060ea:	3301      	adds	r3, #1
 80060ec:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;          /*  */
 80060ee:	4b1b      	ldr	r3, [pc, #108]	; (800615c <lcd_show_char+0x1b8>)
 80060f0:	885b      	ldrh	r3, [r3, #2]
 80060f2:	88ba      	ldrh	r2, [r7, #4]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d222      	bcs.n	800613e <lcd_show_char+0x19a>

            if ((y - y0) == size)                   /* ? */
 80060f8:	88ba      	ldrh	r2, [r7, #4]
 80060fa:	89fb      	ldrh	r3, [r7, #14]
 80060fc:	1ad2      	subs	r2, r2, r3
 80060fe:	78bb      	ldrb	r3, [r7, #2]
 8006100:	429a      	cmp	r2, r3
 8006102:	d10a      	bne.n	800611a <lcd_show_char+0x176>
            {
                y = y0; /* y */
 8006104:	89fb      	ldrh	r3, [r7, #14]
 8006106:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 8006108:	88fb      	ldrh	r3, [r7, #6]
 800610a:	3301      	adds	r3, #1
 800610c:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)
 800610e:	4b13      	ldr	r3, [pc, #76]	; (800615c <lcd_show_char+0x1b8>)
 8006110:	881b      	ldrh	r3, [r3, #0]
 8006112:	88fa      	ldrh	r2, [r7, #6]
 8006114:	429a      	cmp	r2, r3
 8006116:	d307      	bcc.n	8006128 <lcd_show_char+0x184>
                {
                    return;       /* x */
 8006118:	e012      	b.n	8006140 <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 800611a:	7dbb      	ldrb	r3, [r7, #22]
 800611c:	3301      	adds	r3, #1
 800611e:	75bb      	strb	r3, [r7, #22]
 8006120:	7dbb      	ldrb	r3, [r7, #22]
 8006122:	2b07      	cmp	r3, #7
 8006124:	d9c7      	bls.n	80060b6 <lcd_show_char+0x112>
 8006126:	e000      	b.n	800612a <lcd_show_char+0x186>
                }

                break;
 8006128:	bf00      	nop
    for (t = 0; t < csize; t++)
 800612a:	7d7b      	ldrb	r3, [r7, #21]
 800612c:	3301      	adds	r3, #1
 800612e:	757b      	strb	r3, [r7, #21]
 8006130:	7d7a      	ldrb	r2, [r7, #21]
 8006132:	7b7b      	ldrb	r3, [r7, #13]
 8006134:	429a      	cmp	r2, r3
 8006136:	d3b6      	bcc.n	80060a6 <lcd_show_char+0x102>
 8006138:	e002      	b.n	8006140 <lcd_show_char+0x19c>
            return ;
 800613a:	bf00      	nop
 800613c:	e000      	b.n	8006140 <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;          /*  */
 800613e:	bf00      	nop
            }
        }
    }
}
 8006140:	371c      	adds	r7, #28
 8006142:	46bd      	mov	sp, r7
 8006144:	bd90      	pop	{r4, r7, pc}
 8006146:	bf00      	nop
 8006148:	0800cbbc 	.word	0x0800cbbc
 800614c:	0800d030 	.word	0x0800d030
 8006150:	0800d620 	.word	0x0800d620
 8006154:	0800e37c 	.word	0x0800e37c
 8006158:	200037f0 	.word	0x200037f0
 800615c:	20004484 	.word	0x20004484

08006160 <lcd_show_string>:
 * @param       size        :  12/16/24/32
 * @param       p           : 
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006160:	b590      	push	{r4, r7, lr}
 8006162:	b087      	sub	sp, #28
 8006164:	af02      	add	r7, sp, #8
 8006166:	4604      	mov	r4, r0
 8006168:	4608      	mov	r0, r1
 800616a:	4611      	mov	r1, r2
 800616c:	461a      	mov	r2, r3
 800616e:	4623      	mov	r3, r4
 8006170:	80fb      	strh	r3, [r7, #6]
 8006172:	4603      	mov	r3, r0
 8006174:	80bb      	strh	r3, [r7, #4]
 8006176:	460b      	mov	r3, r1
 8006178:	807b      	strh	r3, [r7, #2]
 800617a:	4613      	mov	r3, r2
 800617c:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 800617e:	88fb      	ldrh	r3, [r7, #6]
 8006180:	73fb      	strb	r3, [r7, #15]
    
    width += x;
 8006182:	887a      	ldrh	r2, [r7, #2]
 8006184:	88fb      	ldrh	r3, [r7, #6]
 8006186:	4413      	add	r3, r2
 8006188:	807b      	strh	r3, [r7, #2]
    height += y;
 800618a:	883a      	ldrh	r2, [r7, #0]
 800618c:	88bb      	ldrh	r3, [r7, #4]
 800618e:	4413      	add	r3, r2
 8006190:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8006192:	e027      	b.n	80061e4 <lcd_show_string+0x84>
    {
        if (x >= width)
 8006194:	88fa      	ldrh	r2, [r7, #6]
 8006196:	887b      	ldrh	r3, [r7, #2]
 8006198:	429a      	cmp	r2, r3
 800619a:	d307      	bcc.n	80061ac <lcd_show_string+0x4c>
        {
            x = x0;
 800619c:	7bfb      	ldrb	r3, [r7, #15]
 800619e:	80fb      	strh	r3, [r7, #6]
            y += size;
 80061a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	88bb      	ldrh	r3, [r7, #4]
 80061a8:	4413      	add	r3, r2
 80061aa:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)
 80061ac:	88ba      	ldrh	r2, [r7, #4]
 80061ae:	883b      	ldrh	r3, [r7, #0]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d220      	bcs.n	80061f6 <lcd_show_string+0x96>
        {
            break;      /*  */
        }

        lcd_show_char(x, y, *p, size, 0, color);
 80061b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b6:	781a      	ldrb	r2, [r3, #0]
 80061b8:	f897 4020 	ldrb.w	r4, [r7, #32]
 80061bc:	88b9      	ldrh	r1, [r7, #4]
 80061be:	88f8      	ldrh	r0, [r7, #6]
 80061c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	2300      	movs	r3, #0
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	4623      	mov	r3, r4
 80061ca:	f7ff feeb 	bl	8005fa4 <lcd_show_char>
        x += size / 2;
 80061ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061d2:	085b      	lsrs	r3, r3, #1
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	88fb      	ldrh	r3, [r7, #6]
 80061da:	4413      	add	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
        p++;
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	3301      	adds	r3, #1
 80061e2:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80061e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	2b7e      	cmp	r3, #126	; 0x7e
 80061ea:	d805      	bhi.n	80061f8 <lcd_show_string+0x98>
 80061ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	2b1f      	cmp	r3, #31
 80061f2:	d8cf      	bhi.n	8006194 <lcd_show_string+0x34>
    }
}
 80061f4:	e000      	b.n	80061f8 <lcd_show_string+0x98>
            break;      /*  */
 80061f6:	bf00      	nop
}
 80061f8:	bf00      	nop
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd90      	pop	{r4, r7, pc}

08006200 <ct_iic_delay>:
 * @brief       I2C
 * @param       
 * @retval      
 */
static void ct_iic_delay(void)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	af00      	add	r7, sp, #0
    delay_us(2);
 8006204:	2002      	movs	r0, #2
 8006206:	f003 fc9b 	bl	8009b40 <delay_us>
}
 800620a:	bf00      	nop
 800620c:	bd80      	pop	{r7, pc}
	...

08006210 <ct_iic_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_init(void)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    CT_IIC_SCL_GPIO_CLK_ENABLE();   /* SCL */
 8006216:	2300      	movs	r3, #0
 8006218:	60bb      	str	r3, [r7, #8]
 800621a:	4b1b      	ldr	r3, [pc, #108]	; (8006288 <ct_iic_init+0x78>)
 800621c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621e:	4a1a      	ldr	r2, [pc, #104]	; (8006288 <ct_iic_init+0x78>)
 8006220:	f043 0302 	orr.w	r3, r3, #2
 8006224:	6313      	str	r3, [r2, #48]	; 0x30
 8006226:	4b18      	ldr	r3, [pc, #96]	; (8006288 <ct_iic_init+0x78>)
 8006228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622a:	f003 0302 	and.w	r3, r3, #2
 800622e:	60bb      	str	r3, [r7, #8]
 8006230:	68bb      	ldr	r3, [r7, #8]
    CT_IIC_SDA_GPIO_CLK_ENABLE();   /* SDA */
 8006232:	2300      	movs	r3, #0
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	4b14      	ldr	r3, [pc, #80]	; (8006288 <ct_iic_init+0x78>)
 8006238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623a:	4a13      	ldr	r2, [pc, #76]	; (8006288 <ct_iic_init+0x78>)
 800623c:	f043 0320 	orr.w	r3, r3, #32
 8006240:	6313      	str	r3, [r2, #48]	; 0x30
 8006242:	4b11      	ldr	r3, [pc, #68]	; (8006288 <ct_iic_init+0x78>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	607b      	str	r3, [r7, #4]
 800624c:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = CT_IIC_SCL_GPIO_PIN;
 800624e:	2301      	movs	r3, #1
 8006250:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_OD;             /*  */
 8006252:	2311      	movs	r3, #17
 8006254:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 8006256:	2301      	movs	r3, #1
 8006258:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;      /*  */
 800625a:	2303      	movs	r3, #3
 800625c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CT_IIC_SCL_GPIO_PORT, &gpio_init_struct);  /* SCL */
 800625e:	f107 030c 	add.w	r3, r7, #12
 8006262:	4619      	mov	r1, r3
 8006264:	4809      	ldr	r0, [pc, #36]	; (800628c <ct_iic_init+0x7c>)
 8006266:	f002 f825 	bl	80082b4 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = CT_IIC_SDA_GPIO_PIN;
 800626a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800626e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(CT_IIC_SDA_GPIO_PORT, &gpio_init_struct);  /* SDA */
 8006270:	f107 030c 	add.w	r3, r7, #12
 8006274:	4619      	mov	r1, r3
 8006276:	4806      	ldr	r0, [pc, #24]	; (8006290 <ct_iic_init+0x80>)
 8006278:	f002 f81c 	bl	80082b4 <HAL_GPIO_Init>
    /* SDA,,, IO, (=1),  */

    ct_iic_stop();  /*  */
 800627c:	f000 f82e 	bl	80062dc <ct_iic_stop>
}
 8006280:	bf00      	nop
 8006282:	3720      	adds	r7, #32
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}
 8006288:	40023800 	.word	0x40023800
 800628c:	40020400 	.word	0x40020400
 8006290:	40021400 	.word	0x40021400

08006294 <ct_iic_start>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_start(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0
    CT_IIC_SDA(1);
 8006298:	2201      	movs	r2, #1
 800629a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800629e:	480d      	ldr	r0, [pc, #52]	; (80062d4 <ct_iic_start+0x40>)
 80062a0:	f002 f9bc 	bl	800861c <HAL_GPIO_WritePin>
    CT_IIC_SCL(1);
 80062a4:	2201      	movs	r2, #1
 80062a6:	2101      	movs	r1, #1
 80062a8:	480b      	ldr	r0, [pc, #44]	; (80062d8 <ct_iic_start+0x44>)
 80062aa:	f002 f9b7 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80062ae:	f7ff ffa7 	bl	8006200 <ct_iic_delay>
    CT_IIC_SDA(0);      /* START: SCL, SDA,  */
 80062b2:	2200      	movs	r2, #0
 80062b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80062b8:	4806      	ldr	r0, [pc, #24]	; (80062d4 <ct_iic_start+0x40>)
 80062ba:	f002 f9af 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80062be:	f7ff ff9f 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(0);      /* I2C */
 80062c2:	2200      	movs	r2, #0
 80062c4:	2101      	movs	r1, #1
 80062c6:	4804      	ldr	r0, [pc, #16]	; (80062d8 <ct_iic_start+0x44>)
 80062c8:	f002 f9a8 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80062cc:	f7ff ff98 	bl	8006200 <ct_iic_delay>
}
 80062d0:	bf00      	nop
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	40021400 	.word	0x40021400
 80062d8:	40020400 	.word	0x40020400

080062dc <ct_iic_stop>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_stop(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	af00      	add	r7, sp, #0
    CT_IIC_SDA(0);      /* STOP: SCL, SDA,  */
 80062e0:	2200      	movs	r2, #0
 80062e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80062e6:	480b      	ldr	r0, [pc, #44]	; (8006314 <ct_iic_stop+0x38>)
 80062e8:	f002 f998 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80062ec:	f7ff ff88 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(1);
 80062f0:	2201      	movs	r2, #1
 80062f2:	2101      	movs	r1, #1
 80062f4:	4808      	ldr	r0, [pc, #32]	; (8006318 <ct_iic_stop+0x3c>)
 80062f6:	f002 f991 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80062fa:	f7ff ff81 	bl	8006200 <ct_iic_delay>
    CT_IIC_SDA(1);      /* I2C */
 80062fe:	2201      	movs	r2, #1
 8006300:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006304:	4803      	ldr	r0, [pc, #12]	; (8006314 <ct_iic_stop+0x38>)
 8006306:	f002 f989 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 800630a:	f7ff ff79 	bl	8006200 <ct_iic_delay>
}
 800630e:	bf00      	nop
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	40021400 	.word	0x40021400
 8006318:	40020400 	.word	0x40020400

0800631c <ct_iic_wait_ack>:
 * @param       
 * @retval      1
 *              0
 */
uint8_t ct_iic_wait_ack(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
    uint8_t waittime = 0;
 8006322:	2300      	movs	r3, #0
 8006324:	71fb      	strb	r3, [r7, #7]
    uint8_t rack = 0;
 8006326:	2300      	movs	r3, #0
 8006328:	71bb      	strb	r3, [r7, #6]
    
    CT_IIC_SDA(1);      /* SDA(SDA) */
 800632a:	2201      	movs	r2, #1
 800632c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006330:	4816      	ldr	r0, [pc, #88]	; (800638c <ct_iic_wait_ack+0x70>)
 8006332:	f002 f973 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 8006336:	f7ff ff63 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(1);      /* SCL=1, ACK */
 800633a:	2201      	movs	r2, #1
 800633c:	2101      	movs	r1, #1
 800633e:	4814      	ldr	r0, [pc, #80]	; (8006390 <ct_iic_wait_ack+0x74>)
 8006340:	f002 f96c 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 8006344:	f7ff ff5c 	bl	8006200 <ct_iic_delay>

    while (CT_READ_SDA) /*  */
 8006348:	e00c      	b.n	8006364 <ct_iic_wait_ack+0x48>
    {
        waittime++;
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	3301      	adds	r3, #1
 800634e:	71fb      	strb	r3, [r7, #7]

        if (waittime > 250)
 8006350:	79fb      	ldrb	r3, [r7, #7]
 8006352:	2bfa      	cmp	r3, #250	; 0xfa
 8006354:	d904      	bls.n	8006360 <ct_iic_wait_ack+0x44>
        {
            ct_iic_stop();
 8006356:	f7ff ffc1 	bl	80062dc <ct_iic_stop>
            rack = 1;
 800635a:	2301      	movs	r3, #1
 800635c:	71bb      	strb	r3, [r7, #6]
            break;
 800635e:	e009      	b.n	8006374 <ct_iic_wait_ack+0x58>
        }

        ct_iic_delay();
 8006360:	f7ff ff4e 	bl	8006200 <ct_iic_delay>
    while (CT_READ_SDA) /*  */
 8006364:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006368:	4808      	ldr	r0, [pc, #32]	; (800638c <ct_iic_wait_ack+0x70>)
 800636a:	f002 f93f 	bl	80085ec <HAL_GPIO_ReadPin>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1ea      	bne.n	800634a <ct_iic_wait_ack+0x2e>
    }

    CT_IIC_SCL(0);      /* SCL=0, ACK */
 8006374:	2200      	movs	r2, #0
 8006376:	2101      	movs	r1, #1
 8006378:	4805      	ldr	r0, [pc, #20]	; (8006390 <ct_iic_wait_ack+0x74>)
 800637a:	f002 f94f 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 800637e:	f7ff ff3f 	bl	8006200 <ct_iic_delay>
    return rack;
 8006382:	79bb      	ldrb	r3, [r7, #6]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3708      	adds	r7, #8
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	40021400 	.word	0x40021400
 8006390:	40020400 	.word	0x40020400

08006394 <ct_iic_ack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void ct_iic_ack(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
    CT_IIC_SDA(0);  /* SCL 0 -> 1  SDA = 0, */
 8006398:	2200      	movs	r2, #0
 800639a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800639e:	480e      	ldr	r0, [pc, #56]	; (80063d8 <ct_iic_ack+0x44>)
 80063a0:	f002 f93c 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80063a4:	f7ff ff2c 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(1);
 80063a8:	2201      	movs	r2, #1
 80063aa:	2101      	movs	r1, #1
 80063ac:	480b      	ldr	r0, [pc, #44]	; (80063dc <ct_iic_ack+0x48>)
 80063ae:	f002 f935 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80063b2:	f7ff ff25 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(0);
 80063b6:	2200      	movs	r2, #0
 80063b8:	2101      	movs	r1, #1
 80063ba:	4808      	ldr	r0, [pc, #32]	; (80063dc <ct_iic_ack+0x48>)
 80063bc:	f002 f92e 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay(); 
 80063c0:	f7ff ff1e 	bl	8006200 <ct_iic_delay>
    CT_IIC_SDA(1);  /* SDA */
 80063c4:	2201      	movs	r2, #1
 80063c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80063ca:	4803      	ldr	r0, [pc, #12]	; (80063d8 <ct_iic_ack+0x44>)
 80063cc:	f002 f926 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay(); 
 80063d0:	f7ff ff16 	bl	8006200 <ct_iic_delay>
}
 80063d4:	bf00      	nop
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	40021400 	.word	0x40021400
 80063dc:	40020400 	.word	0x40020400

080063e0 <ct_iic_nack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void ct_iic_nack(void)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	af00      	add	r7, sp, #0
    CT_IIC_SDA(1);  /* SCL 0 -> 1   SDA = 1, */
 80063e4:	2201      	movs	r2, #1
 80063e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80063ea:	480a      	ldr	r0, [pc, #40]	; (8006414 <ct_iic_nack+0x34>)
 80063ec:	f002 f916 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80063f0:	f7ff ff06 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(1);
 80063f4:	2201      	movs	r2, #1
 80063f6:	2101      	movs	r1, #1
 80063f8:	4807      	ldr	r0, [pc, #28]	; (8006418 <ct_iic_nack+0x38>)
 80063fa:	f002 f90f 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 80063fe:	f7ff feff 	bl	8006200 <ct_iic_delay>
    CT_IIC_SCL(0);
 8006402:	2200      	movs	r2, #0
 8006404:	2101      	movs	r1, #1
 8006406:	4804      	ldr	r0, [pc, #16]	; (8006418 <ct_iic_nack+0x38>)
 8006408:	f002 f908 	bl	800861c <HAL_GPIO_WritePin>
    ct_iic_delay();
 800640c:	f7ff fef8 	bl	8006200 <ct_iic_delay>
}
 8006410:	bf00      	nop
 8006412:	bd80      	pop	{r7, pc}
 8006414:	40021400 	.word	0x40021400
 8006418:	40020400 	.word	0x40020400

0800641c <ct_iic_send_byte>:
 * @brief       IIC
 * @param       data: 
 * @retval      
 */
void ct_iic_send_byte(uint8_t data)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	4603      	mov	r3, r0
 8006424:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    
    for (t = 0; t < 8; t++)
 8006426:	2300      	movs	r3, #0
 8006428:	73fb      	strb	r3, [r7, #15]
 800642a:	e024      	b.n	8006476 <ct_iic_send_byte+0x5a>
    {
        CT_IIC_SDA((data & 0x80) >> 7); /*  */
 800642c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006430:	2b00      	cmp	r3, #0
 8006432:	da06      	bge.n	8006442 <ct_iic_send_byte+0x26>
 8006434:	2201      	movs	r2, #1
 8006436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800643a:	4815      	ldr	r0, [pc, #84]	; (8006490 <ct_iic_send_byte+0x74>)
 800643c:	f002 f8ee 	bl	800861c <HAL_GPIO_WritePin>
 8006440:	e005      	b.n	800644e <ct_iic_send_byte+0x32>
 8006442:	2200      	movs	r2, #0
 8006444:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006448:	4811      	ldr	r0, [pc, #68]	; (8006490 <ct_iic_send_byte+0x74>)
 800644a:	f002 f8e7 	bl	800861c <HAL_GPIO_WritePin>
        ct_iic_delay();
 800644e:	f7ff fed7 	bl	8006200 <ct_iic_delay>
        CT_IIC_SCL(1);
 8006452:	2201      	movs	r2, #1
 8006454:	2101      	movs	r1, #1
 8006456:	480f      	ldr	r0, [pc, #60]	; (8006494 <ct_iic_send_byte+0x78>)
 8006458:	f002 f8e0 	bl	800861c <HAL_GPIO_WritePin>
        ct_iic_delay();
 800645c:	f7ff fed0 	bl	8006200 <ct_iic_delay>
        CT_IIC_SCL(0);
 8006460:	2200      	movs	r2, #0
 8006462:	2101      	movs	r1, #1
 8006464:	480b      	ldr	r0, [pc, #44]	; (8006494 <ct_iic_send_byte+0x78>)
 8006466:	f002 f8d9 	bl	800861c <HAL_GPIO_WritePin>
        data <<= 1;     /* 1, */
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	71fb      	strb	r3, [r7, #7]
    for (t = 0; t < 8; t++)
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	3301      	adds	r3, #1
 8006474:	73fb      	strb	r3, [r7, #15]
 8006476:	7bfb      	ldrb	r3, [r7, #15]
 8006478:	2b07      	cmp	r3, #7
 800647a:	d9d7      	bls.n	800642c <ct_iic_send_byte+0x10>
    }

    CT_IIC_SDA(1);      /* , SDA */
 800647c:	2201      	movs	r2, #1
 800647e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006482:	4803      	ldr	r0, [pc, #12]	; (8006490 <ct_iic_send_byte+0x74>)
 8006484:	f002 f8ca 	bl	800861c <HAL_GPIO_WritePin>
}
 8006488:	bf00      	nop
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	40021400 	.word	0x40021400
 8006494:	40020400 	.word	0x40020400

08006498 <ct_iic_read_byte>:
 * @brief       IIC
 * @param       ack:  ack=1ack; ack=0nack
 * @retval      
 */
uint8_t ct_iic_read_byte(unsigned char ack)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	71fb      	strb	r3, [r7, #7]
    uint8_t i, receive = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < 8; i++ )    /* 1 */
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
 80064aa:	e01e      	b.n	80064ea <ct_iic_read_byte+0x52>
    {
        receive <<= 1;          /* , */
 80064ac:	7bbb      	ldrb	r3, [r7, #14]
 80064ae:	005b      	lsls	r3, r3, #1
 80064b0:	73bb      	strb	r3, [r7, #14]
        CT_IIC_SCL(1);
 80064b2:	2201      	movs	r2, #1
 80064b4:	2101      	movs	r1, #1
 80064b6:	4815      	ldr	r0, [pc, #84]	; (800650c <ct_iic_read_byte+0x74>)
 80064b8:	f002 f8b0 	bl	800861c <HAL_GPIO_WritePin>
        ct_iic_delay();
 80064bc:	f7ff fea0 	bl	8006200 <ct_iic_delay>

        if (CT_READ_SDA)
 80064c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80064c4:	4812      	ldr	r0, [pc, #72]	; (8006510 <ct_iic_read_byte+0x78>)
 80064c6:	f002 f891 	bl	80085ec <HAL_GPIO_ReadPin>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d002      	beq.n	80064d6 <ct_iic_read_byte+0x3e>
        {
            receive++;
 80064d0:	7bbb      	ldrb	r3, [r7, #14]
 80064d2:	3301      	adds	r3, #1
 80064d4:	73bb      	strb	r3, [r7, #14]
        }
        
        CT_IIC_SCL(0);
 80064d6:	2200      	movs	r2, #0
 80064d8:	2101      	movs	r1, #1
 80064da:	480c      	ldr	r0, [pc, #48]	; (800650c <ct_iic_read_byte+0x74>)
 80064dc:	f002 f89e 	bl	800861c <HAL_GPIO_WritePin>
        ct_iic_delay();
 80064e0:	f7ff fe8e 	bl	8006200 <ct_iic_delay>
    for (i = 0; i < 8; i++ )    /* 1 */
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
 80064e6:	3301      	adds	r3, #1
 80064e8:	73fb      	strb	r3, [r7, #15]
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
 80064ec:	2b07      	cmp	r3, #7
 80064ee:	d9dd      	bls.n	80064ac <ct_iic_read_byte+0x14>

    }

    if (!ack)
 80064f0:	79fb      	ldrb	r3, [r7, #7]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d102      	bne.n	80064fc <ct_iic_read_byte+0x64>
    {
        ct_iic_nack();  /* nACK */
 80064f6:	f7ff ff73 	bl	80063e0 <ct_iic_nack>
 80064fa:	e001      	b.n	8006500 <ct_iic_read_byte+0x68>
    }
    else
    {
        ct_iic_ack();   /* ACK */
 80064fc:	f7ff ff4a 	bl	8006394 <ct_iic_ack>
    }

    return receive;
 8006500:	7bbb      	ldrb	r3, [r7, #14]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	40020400 	.word	0x40020400
 8006510:	40021400 	.word	0x40021400

08006514 <ft5206_wr_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      0, ; 1, ;
 */
uint8_t ft5206_wr_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	4603      	mov	r3, r0
 800651c:	6039      	str	r1, [r7, #0]
 800651e:	80fb      	strh	r3, [r7, #6]
 8006520:	4613      	mov	r3, r2
 8006522:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    uint8_t ret = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	73bb      	strb	r3, [r7, #14]
    
    ct_iic_start();
 8006528:	f7ff feb4 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_WR);    /*  */
 800652c:	2070      	movs	r0, #112	; 0x70
 800652e:	f7ff ff75 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006532:	f7ff fef3 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 8006536:	88fb      	ldrh	r3, [r7, #6]
 8006538:	b2db      	uxtb	r3, r3
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff ff6e 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006540:	f7ff feec 	bl	800631c <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 8006544:	2300      	movs	r3, #0
 8006546:	73fb      	strb	r3, [r7, #15]
 8006548:	e010      	b.n	800656c <ft5206_wr_reg+0x58>
    {
        ct_iic_send_byte(buf[i]);       /*  */
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4413      	add	r3, r2
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f7ff ff62 	bl	800641c <ct_iic_send_byte>
        ret = ct_iic_wait_ack();
 8006558:	f7ff fee0 	bl	800631c <ct_iic_wait_ack>
 800655c:	4603      	mov	r3, r0
 800655e:	73bb      	strb	r3, [r7, #14]

        if (ret)break;
 8006560:	7bbb      	ldrb	r3, [r7, #14]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d107      	bne.n	8006576 <ft5206_wr_reg+0x62>
    for (i = 0; i < len; i++)
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	3301      	adds	r3, #1
 800656a:	73fb      	strb	r3, [r7, #15]
 800656c:	7bfa      	ldrb	r2, [r7, #15]
 800656e:	797b      	ldrb	r3, [r7, #5]
 8006570:	429a      	cmp	r2, r3
 8006572:	d3ea      	bcc.n	800654a <ft5206_wr_reg+0x36>
 8006574:	e000      	b.n	8006578 <ft5206_wr_reg+0x64>
        if (ret)break;
 8006576:	bf00      	nop
    }

    ct_iic_stop();  /*  */
 8006578:	f7ff feb0 	bl	80062dc <ct_iic_stop>
    return ret;
 800657c:	7bbb      	ldrb	r3, [r7, #14]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}

08006586 <ft5206_rd_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      
 */
void ft5206_rd_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 8006586:	b590      	push	{r4, r7, lr}
 8006588:	b085      	sub	sp, #20
 800658a:	af00      	add	r7, sp, #0
 800658c:	4603      	mov	r3, r0
 800658e:	6039      	str	r1, [r7, #0]
 8006590:	80fb      	strh	r3, [r7, #6]
 8006592:	4613      	mov	r3, r2
 8006594:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    
    ct_iic_start();
 8006596:	f7ff fe7d 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_WR);    /*  */
 800659a:	2070      	movs	r0, #112	; 0x70
 800659c:	f7ff ff3e 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 80065a0:	f7ff febc 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 80065a4:	88fb      	ldrh	r3, [r7, #6]
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff ff37 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 80065ae:	f7ff feb5 	bl	800631c <ct_iic_wait_ack>
    ct_iic_start();
 80065b2:	f7ff fe6f 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_RD);    /*  */
 80065b6:	2071      	movs	r0, #113	; 0x71
 80065b8:	f7ff ff30 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 80065bc:	f7ff feae 	bl	800631c <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 80065c0:	2300      	movs	r3, #0
 80065c2:	73fb      	strb	r3, [r7, #15]
 80065c4:	e013      	b.n	80065ee <ft5206_rd_reg+0x68>
    {
        buf[i] = ct_iic_read_byte(i == (len - 1) ? 0 : 1);  /*  */
 80065c6:	7bfa      	ldrb	r2, [r7, #15]
 80065c8:	797b      	ldrb	r3, [r7, #5]
 80065ca:	3b01      	subs	r3, #1
 80065cc:	429a      	cmp	r2, r3
 80065ce:	bf14      	ite	ne
 80065d0:	2301      	movne	r3, #1
 80065d2:	2300      	moveq	r3, #0
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	4619      	mov	r1, r3
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
 80065da:	683a      	ldr	r2, [r7, #0]
 80065dc:	18d4      	adds	r4, r2, r3
 80065de:	4608      	mov	r0, r1
 80065e0:	f7ff ff5a 	bl	8006498 <ct_iic_read_byte>
 80065e4:	4603      	mov	r3, r0
 80065e6:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < len; i++)
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	3301      	adds	r3, #1
 80065ec:	73fb      	strb	r3, [r7, #15]
 80065ee:	7bfa      	ldrb	r2, [r7, #15]
 80065f0:	797b      	ldrb	r3, [r7, #5]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d3e7      	bcc.n	80065c6 <ft5206_rd_reg+0x40>
    }

    ct_iic_stop();  /*  */
 80065f6:	f7ff fe71 	bl	80062dc <ct_iic_stop>
}
 80065fa:	bf00      	nop
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd90      	pop	{r4, r7, pc}
	...

08006604 <ft5206_init>:
 * @brief       FT5206
 * @param       
 * @retval      0, ; 1, ;
 */
uint8_t ft5206_init(void)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    uint8_t temp[2];

    FT5206_RST_GPIO_CLK_ENABLE();   /* RST */
 800660a:	2300      	movs	r3, #0
 800660c:	607b      	str	r3, [r7, #4]
 800660e:	4b4a      	ldr	r3, [pc, #296]	; (8006738 <ft5206_init+0x134>)
 8006610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006612:	4a49      	ldr	r2, [pc, #292]	; (8006738 <ft5206_init+0x134>)
 8006614:	f043 0304 	orr.w	r3, r3, #4
 8006618:	6313      	str	r3, [r2, #48]	; 0x30
 800661a:	4b47      	ldr	r3, [pc, #284]	; (8006738 <ft5206_init+0x134>)
 800661c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661e:	f003 0304 	and.w	r3, r3, #4
 8006622:	607b      	str	r3, [r7, #4]
 8006624:	687b      	ldr	r3, [r7, #4]
    FT5206_INT_GPIO_CLK_ENABLE();   /* INT */
 8006626:	2300      	movs	r3, #0
 8006628:	603b      	str	r3, [r7, #0]
 800662a:	4b43      	ldr	r3, [pc, #268]	; (8006738 <ft5206_init+0x134>)
 800662c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662e:	4a42      	ldr	r2, [pc, #264]	; (8006738 <ft5206_init+0x134>)
 8006630:	f043 0302 	orr.w	r3, r3, #2
 8006634:	6313      	str	r3, [r2, #48]	; 0x30
 8006636:	4b40      	ldr	r3, [pc, #256]	; (8006738 <ft5206_init+0x134>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	603b      	str	r3, [r7, #0]
 8006640:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = FT5206_RST_GPIO_PIN;
 8006642:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006646:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8006648:	2301      	movs	r3, #1
 800664a:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 800664c:	2301      	movs	r3, #1
 800664e:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 8006650:	2303      	movs	r3, #3
 8006652:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(FT5206_RST_GPIO_PORT, &gpio_init_struct); /* RST */
 8006654:	f107 030c 	add.w	r3, r7, #12
 8006658:	4619      	mov	r1, r3
 800665a:	4838      	ldr	r0, [pc, #224]	; (800673c <ft5206_init+0x138>)
 800665c:	f001 fe2a 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = FT5206_INT_GPIO_PIN;
 8006660:	2302      	movs	r3, #2
 8006662:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 8006664:	2300      	movs	r3, #0
 8006666:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8006668:	2301      	movs	r3, #1
 800666a:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 800666c:	2303      	movs	r3, #3
 800666e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(FT5206_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 8006670:	f107 030c 	add.w	r3, r7, #12
 8006674:	4619      	mov	r1, r3
 8006676:	4832      	ldr	r0, [pc, #200]	; (8006740 <ft5206_init+0x13c>)
 8006678:	f001 fe1c 	bl	80082b4 <HAL_GPIO_Init>

    ct_iic_init();      /* I2C */
 800667c:	f7ff fdc8 	bl	8006210 <ct_iic_init>
    FT5206_RST(0);      /*  */
 8006680:	2200      	movs	r2, #0
 8006682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006686:	482d      	ldr	r0, [pc, #180]	; (800673c <ft5206_init+0x138>)
 8006688:	f001 ffc8 	bl	800861c <HAL_GPIO_WritePin>
    delay_ms(20);
 800668c:	2014      	movs	r0, #20
 800668e:	f003 fa95 	bl	8009bbc <delay_ms>
    FT5206_RST(1);      /*  */
 8006692:	2201      	movs	r2, #1
 8006694:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006698:	4828      	ldr	r0, [pc, #160]	; (800673c <ft5206_init+0x138>)
 800669a:	f001 ffbf 	bl	800861c <HAL_GPIO_WritePin>
    delay_ms(50);
 800669e:	2032      	movs	r0, #50	; 0x32
 80066a0:	f003 fa8c 	bl	8009bbc <delay_ms>
    temp[0] = 0;
 80066a4:	2300      	movs	r3, #0
 80066a6:	723b      	strb	r3, [r7, #8]
    ft5206_wr_reg(FT5206_DEVIDE_MODE, temp, 1); /*  */
 80066a8:	f107 0308 	add.w	r3, r7, #8
 80066ac:	2201      	movs	r2, #1
 80066ae:	4619      	mov	r1, r3
 80066b0:	2000      	movs	r0, #0
 80066b2:	f7ff ff2f 	bl	8006514 <ft5206_wr_reg>
    ft5206_wr_reg(FT5206_ID_G_MODE, temp, 1);   /*  */
 80066b6:	f107 0308 	add.w	r3, r7, #8
 80066ba:	2201      	movs	r2, #1
 80066bc:	4619      	mov	r1, r3
 80066be:	20a4      	movs	r0, #164	; 0xa4
 80066c0:	f7ff ff28 	bl	8006514 <ft5206_wr_reg>
    temp[0] = 22;                               /* 22 */
 80066c4:	2316      	movs	r3, #22
 80066c6:	723b      	strb	r3, [r7, #8]
    ft5206_wr_reg(FT5206_ID_G_THGROUP, temp, 1);/*  */
 80066c8:	f107 0308 	add.w	r3, r7, #8
 80066cc:	2201      	movs	r2, #1
 80066ce:	4619      	mov	r1, r3
 80066d0:	2080      	movs	r0, #128	; 0x80
 80066d2:	f7ff ff1f 	bl	8006514 <ft5206_wr_reg>
    temp[0] = 12;                               /* 1214 */
 80066d6:	230c      	movs	r3, #12
 80066d8:	723b      	strb	r3, [r7, #8]
    ft5206_wr_reg(FT5206_ID_G_PERIODACTIVE, temp, 1);
 80066da:	f107 0308 	add.w	r3, r7, #8
 80066de:	2201      	movs	r2, #1
 80066e0:	4619      	mov	r1, r3
 80066e2:	2088      	movs	r0, #136	; 0x88
 80066e4:	f7ff ff16 	bl	8006514 <ft5206_wr_reg>
    
    /* 0x3003 */
    ft5206_rd_reg(FT5206_ID_G_LIB_VERSION, &temp[0], 2);
 80066e8:	f107 0308 	add.w	r3, r7, #8
 80066ec:	2202      	movs	r2, #2
 80066ee:	4619      	mov	r1, r3
 80066f0:	20a1      	movs	r0, #161	; 0xa1
 80066f2:	f7ff ff48 	bl	8006586 <ft5206_rd_reg>
    
    if ((temp[0] == 0X30 && temp[1] == 0X03) || temp[1] == 0X01 || temp[1] == 0X02 || (temp[0] == 0x0 && temp[1] == 0X0))   /* :0X3003/0X0001/0X0002/CST340 */
 80066f6:	7a3b      	ldrb	r3, [r7, #8]
 80066f8:	2b30      	cmp	r3, #48	; 0x30
 80066fa:	d102      	bne.n	8006702 <ft5206_init+0xfe>
 80066fc:	7a7b      	ldrb	r3, [r7, #9]
 80066fe:	2b03      	cmp	r3, #3
 8006700:	d00b      	beq.n	800671a <ft5206_init+0x116>
 8006702:	7a7b      	ldrb	r3, [r7, #9]
 8006704:	2b01      	cmp	r3, #1
 8006706:	d008      	beq.n	800671a <ft5206_init+0x116>
 8006708:	7a7b      	ldrb	r3, [r7, #9]
 800670a:	2b02      	cmp	r3, #2
 800670c:	d005      	beq.n	800671a <ft5206_init+0x116>
 800670e:	7a3b      	ldrb	r3, [r7, #8]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10c      	bne.n	800672e <ft5206_init+0x12a>
 8006714:	7a7b      	ldrb	r3, [r7, #9]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d109      	bne.n	800672e <ft5206_init+0x12a>
    {
        printf("CTP ID:%x\r\n", ((uint16_t)temp[0] << 8) + temp[1]);
 800671a:	7a3b      	ldrb	r3, [r7, #8]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	7a7a      	ldrb	r2, [r7, #9]
 8006720:	4413      	add	r3, r2
 8006722:	4619      	mov	r1, r3
 8006724:	4807      	ldr	r0, [pc, #28]	; (8006744 <ft5206_init+0x140>)
 8006726:	f004 f89d 	bl	800a864 <iprintf>
        return 0;
 800672a:	2300      	movs	r3, #0
 800672c:	e000      	b.n	8006730 <ft5206_init+0x12c>
    }

    return 1;
 800672e:	2301      	movs	r3, #1
}
 8006730:	4618      	mov	r0, r3
 8006732:	3720      	adds	r7, #32
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	40023800 	.word	0x40023800
 800673c:	40020800 	.word	0x40020800
 8006740:	40020400 	.word	0x40020400
 8006744:	0800cab4 	.word	0x0800cab4

08006748 <ft5206_scan>:
 * @retval      
 *   @arg       0, ; 
 *   @arg       1, ;
 */
uint8_t ft5206_scan(uint8_t mode)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b086      	sub	sp, #24
 800674c:	af00      	add	r7, sp, #0
 800674e:	4603      	mov	r3, r0
 8006750:	71fb      	strb	r3, [r7, #7]
    uint8_t sta = 0;
 8006752:	2300      	movs	r3, #0
 8006754:	74fb      	strb	r3, [r7, #19]
    uint8_t buf[4];
    uint8_t i = 0;
 8006756:	2300      	movs	r3, #0
 8006758:	75fb      	strb	r3, [r7, #23]
    uint8_t res = 0;
 800675a:	2300      	movs	r3, #0
 800675c:	75bb      	strb	r3, [r7, #22]
    uint16_t temp;
    static uint8_t t = 0;   /* ,CPU */
    
    t++;
 800675e:	4b80      	ldr	r3, [pc, #512]	; (8006960 <ft5206_scan+0x218>)
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	b2da      	uxtb	r2, r3
 8006766:	4b7e      	ldr	r3, [pc, #504]	; (8006960 <ft5206_scan+0x218>)
 8006768:	701a      	strb	r2, [r3, #0]
    
    if ((t % 10) == 0 || t < 10)   /* ,10CTP_Scan1,CPU */
 800676a:	4b7d      	ldr	r3, [pc, #500]	; (8006960 <ft5206_scan+0x218>)
 800676c:	781a      	ldrb	r2, [r3, #0]
 800676e:	4b7d      	ldr	r3, [pc, #500]	; (8006964 <ft5206_scan+0x21c>)
 8006770:	fba3 1302 	umull	r1, r3, r3, r2
 8006774:	08d9      	lsrs	r1, r3, #3
 8006776:	460b      	mov	r3, r1
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	440b      	add	r3, r1
 800677c:	005b      	lsls	r3, r3, #1
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d004      	beq.n	8006790 <ft5206_scan+0x48>
 8006786:	4b76      	ldr	r3, [pc, #472]	; (8006960 <ft5206_scan+0x218>)
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	2b09      	cmp	r3, #9
 800678c:	f200 80b9 	bhi.w	8006902 <ft5206_scan+0x1ba>
    {
        ft5206_rd_reg(FT5206_REG_NUM_FINGER, &sta, 1);  /*  */
 8006790:	f107 0313 	add.w	r3, r7, #19
 8006794:	2201      	movs	r2, #1
 8006796:	4619      	mov	r1, r3
 8006798:	2002      	movs	r0, #2
 800679a:	f7ff fef4 	bl	8006586 <ft5206_rd_reg>

        if ((sta & 0XF) && ((sta & 0XF) < 6))
 800679e:	7cfb      	ldrb	r3, [r7, #19]
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 80ac 	beq.w	8006902 <ft5206_scan+0x1ba>
 80067aa:	7cfb      	ldrb	r3, [r7, #19]
 80067ac:	f003 030f 	and.w	r3, r3, #15
 80067b0:	2b05      	cmp	r3, #5
 80067b2:	f300 80a6 	bgt.w	8006902 <ft5206_scan+0x1ba>
        {
            temp = 0XFFFF << (sta & 0XF);           /* 1,tp_dev.sta */
 80067b6:	7cfb      	ldrb	r3, [r7, #19]
 80067b8:	f003 030f 	and.w	r3, r3, #15
 80067bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067c0:	fa02 f303 	lsl.w	r3, r2, r3
 80067c4:	82bb      	strh	r3, [r7, #20]
            tp_dev.sta = (~temp) | TP_PRES_DOWN | TP_CATH_PRES;
 80067c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80067ca:	43db      	mvns	r3, r3
 80067cc:	b21b      	sxth	r3, r3
 80067ce:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80067d2:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80067d6:	b21b      	sxth	r3, r3
 80067d8:	b29a      	uxth	r2, r3
 80067da:	4b63      	ldr	r3, [pc, #396]	; (8006968 <ft5206_scan+0x220>)
 80067dc:	869a      	strh	r2, [r3, #52]	; 0x34
            delay_ms(4);    /*  */
 80067de:	2004      	movs	r0, #4
 80067e0:	f003 f9ec 	bl	8009bbc <delay_ms>
            
            for (i = 0; i < 5; i++)
 80067e4:	2300      	movs	r3, #0
 80067e6:	75fb      	strb	r3, [r7, #23]
 80067e8:	e079      	b.n	80068de <ft5206_scan+0x196>
            {
                if (tp_dev.sta & (1 << i))          /* ? */
 80067ea:	4b5f      	ldr	r3, [pc, #380]	; (8006968 <ft5206_scan+0x220>)
 80067ec:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80067ee:	461a      	mov	r2, r3
 80067f0:	7dfb      	ldrb	r3, [r7, #23]
 80067f2:	fa42 f303 	asr.w	r3, r2, r3
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d06c      	beq.n	80068d8 <ft5206_scan+0x190>
                {
                    ft5206_rd_reg(FT5206_TPX_TBL[i], buf, 4);   /* XY */
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
 8006800:	4a5a      	ldr	r2, [pc, #360]	; (800696c <ft5206_scan+0x224>)
 8006802:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006806:	f107 010c 	add.w	r1, r7, #12
 800680a:	2204      	movs	r2, #4
 800680c:	4618      	mov	r0, r3
 800680e:	f7ff feba 	bl	8006586 <ft5206_rd_reg>

                    if (tp_dev.touchtype & 0X01)    /*  */
 8006812:	4b55      	ldr	r3, [pc, #340]	; (8006968 <ft5206_scan+0x220>)
 8006814:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b00      	cmp	r3, #0
 800681e:	d020      	beq.n	8006862 <ft5206_scan+0x11a>
                    {
                        tp_dev.y[i] = ((uint16_t)(buf[0] & 0X0F) << 8) + buf[1];
 8006820:	7b3b      	ldrb	r3, [r7, #12]
 8006822:	021b      	lsls	r3, r3, #8
 8006824:	b29b      	uxth	r3, r3
 8006826:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800682a:	b299      	uxth	r1, r3
 800682c:	7b7b      	ldrb	r3, [r7, #13]
 800682e:	b29a      	uxth	r2, r3
 8006830:	7dfb      	ldrb	r3, [r7, #23]
 8006832:	440a      	add	r2, r1
 8006834:	b291      	uxth	r1, r2
 8006836:	4a4c      	ldr	r2, [pc, #304]	; (8006968 <ft5206_scan+0x220>)
 8006838:	3310      	adds	r3, #16
 800683a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        tp_dev.x[i] = ((uint16_t)(buf[2] & 0X0F) << 8) + buf[3];
 800683e:	7bbb      	ldrb	r3, [r7, #14]
 8006840:	021b      	lsls	r3, r3, #8
 8006842:	b29b      	uxth	r3, r3
 8006844:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006848:	b299      	uxth	r1, r3
 800684a:	7bfb      	ldrb	r3, [r7, #15]
 800684c:	b29a      	uxth	r2, r3
 800684e:	7dfb      	ldrb	r3, [r7, #23]
 8006850:	440a      	add	r2, r1
 8006852:	b291      	uxth	r1, r2
 8006854:	4a44      	ldr	r2, [pc, #272]	; (8006968 <ft5206_scan+0x220>)
 8006856:	3304      	adds	r3, #4
 8006858:	005b      	lsls	r3, r3, #1
 800685a:	4413      	add	r3, r2
 800685c:	460a      	mov	r2, r1
 800685e:	809a      	strh	r2, [r3, #4]
 8006860:	e023      	b.n	80068aa <ft5206_scan+0x162>
                    }
                    else
                    {
                        tp_dev.x[i] = lcddev.width - (((uint16_t)(buf[0] & 0X0F) << 8) + buf[1]);
 8006862:	4b43      	ldr	r3, [pc, #268]	; (8006970 <ft5206_scan+0x228>)
 8006864:	8819      	ldrh	r1, [r3, #0]
 8006866:	7b3b      	ldrb	r3, [r7, #12]
 8006868:	021b      	lsls	r3, r3, #8
 800686a:	b29b      	uxth	r3, r3
 800686c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006870:	b29a      	uxth	r2, r3
 8006872:	7b7b      	ldrb	r3, [r7, #13]
 8006874:	b29b      	uxth	r3, r3
 8006876:	4413      	add	r3, r2
 8006878:	b29a      	uxth	r2, r3
 800687a:	7dfb      	ldrb	r3, [r7, #23]
 800687c:	1a8a      	subs	r2, r1, r2
 800687e:	b291      	uxth	r1, r2
 8006880:	4a39      	ldr	r2, [pc, #228]	; (8006968 <ft5206_scan+0x220>)
 8006882:	3304      	adds	r3, #4
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	4413      	add	r3, r2
 8006888:	460a      	mov	r2, r1
 800688a:	809a      	strh	r2, [r3, #4]
                        tp_dev.y[i] = ((uint16_t)(buf[2] & 0X0F) << 8) + buf[3];
 800688c:	7bbb      	ldrb	r3, [r7, #14]
 800688e:	021b      	lsls	r3, r3, #8
 8006890:	b29b      	uxth	r3, r3
 8006892:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006896:	b299      	uxth	r1, r3
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	b29a      	uxth	r2, r3
 800689c:	7dfb      	ldrb	r3, [r7, #23]
 800689e:	440a      	add	r2, r1
 80068a0:	b291      	uxth	r1, r2
 80068a2:	4a31      	ldr	r2, [pc, #196]	; (8006968 <ft5206_scan+0x220>)
 80068a4:	3310      	adds	r3, #16
 80068a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    }

                    if ((buf[0] & 0XF0) != 0X80)tp_dev.x[i] = tp_dev.y[i] = 0;      /* contact */
 80068aa:	7b3b      	ldrb	r3, [r7, #12]
 80068ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068b0:	2b80      	cmp	r3, #128	; 0x80
 80068b2:	d011      	beq.n	80068d8 <ft5206_scan+0x190>
 80068b4:	7dfb      	ldrb	r3, [r7, #23]
 80068b6:	492c      	ldr	r1, [pc, #176]	; (8006968 <ft5206_scan+0x220>)
 80068b8:	f103 0210 	add.w	r2, r3, #16
 80068bc:	2000      	movs	r0, #0
 80068be:	f821 0012 	strh.w	r0, [r1, r2, lsl #1]
 80068c2:	7dfa      	ldrb	r2, [r7, #23]
 80068c4:	4928      	ldr	r1, [pc, #160]	; (8006968 <ft5206_scan+0x220>)
 80068c6:	3310      	adds	r3, #16
 80068c8:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 80068cc:	4926      	ldr	r1, [pc, #152]	; (8006968 <ft5206_scan+0x220>)
 80068ce:	1d13      	adds	r3, r2, #4
 80068d0:	005b      	lsls	r3, r3, #1
 80068d2:	440b      	add	r3, r1
 80068d4:	4602      	mov	r2, r0
 80068d6:	809a      	strh	r2, [r3, #4]
            for (i = 0; i < 5; i++)
 80068d8:	7dfb      	ldrb	r3, [r7, #23]
 80068da:	3301      	adds	r3, #1
 80068dc:	75fb      	strb	r3, [r7, #23]
 80068de:	7dfb      	ldrb	r3, [r7, #23]
 80068e0:	2b04      	cmp	r3, #4
 80068e2:	d982      	bls.n	80067ea <ft5206_scan+0xa2>

                    //printf("x[%d]:%d,y[%d]:%d\r\n", i, tp_dev.x[i], i, tp_dev.y[i]);
                }
            }

            res = 1;
 80068e4:	2301      	movs	r3, #1
 80068e6:	75bb      	strb	r3, [r7, #22]

            if (tp_dev.x[0] == 0 && tp_dev.y[0] == 0)sta = 0;   /* 0, */
 80068e8:	4b1f      	ldr	r3, [pc, #124]	; (8006968 <ft5206_scan+0x220>)
 80068ea:	899b      	ldrh	r3, [r3, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d105      	bne.n	80068fc <ft5206_scan+0x1b4>
 80068f0:	4b1d      	ldr	r3, [pc, #116]	; (8006968 <ft5206_scan+0x220>)
 80068f2:	8c1b      	ldrh	r3, [r3, #32]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d101      	bne.n	80068fc <ft5206_scan+0x1b4>
 80068f8:	2300      	movs	r3, #0
 80068fa:	74fb      	strb	r3, [r7, #19]

            t = 0;  /* ,10, */
 80068fc:	4b18      	ldr	r3, [pc, #96]	; (8006960 <ft5206_scan+0x218>)
 80068fe:	2200      	movs	r2, #0
 8006900:	701a      	strb	r2, [r3, #0]
        }
    }

    if ((sta & 0X1F) == 0)  /*  */
 8006902:	7cfb      	ldrb	r3, [r7, #19]
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	2b00      	cmp	r3, #0
 800690a:	d11d      	bne.n	8006948 <ft5206_scan+0x200>
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 800690c:	4b16      	ldr	r3, [pc, #88]	; (8006968 <ft5206_scan+0x220>)
 800690e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006910:	b21b      	sxth	r3, r3
 8006912:	2b00      	cmp	r3, #0
 8006914:	da07      	bge.n	8006926 <ft5206_scan+0x1de>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 8006916:	4b14      	ldr	r3, [pc, #80]	; (8006968 <ft5206_scan+0x220>)
 8006918:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800691a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800691e:	b29a      	uxth	r2, r3
 8006920:	4b11      	ldr	r3, [pc, #68]	; (8006968 <ft5206_scan+0x220>)
 8006922:	869a      	strh	r2, [r3, #52]	; 0x34
 8006924:	e010      	b.n	8006948 <ft5206_scan+0x200>
        }
        else    /*  */
        {
            tp_dev.x[0] = 0xffff;
 8006926:	4b10      	ldr	r3, [pc, #64]	; (8006968 <ft5206_scan+0x220>)
 8006928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800692c:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xffff;
 800692e:	4b0e      	ldr	r3, [pc, #56]	; (8006968 <ft5206_scan+0x220>)
 8006930:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006934:	841a      	strh	r2, [r3, #32]
            tp_dev.sta &= 0XE000;           /*  */
 8006936:	4b0c      	ldr	r3, [pc, #48]	; (8006968 <ft5206_scan+0x220>)
 8006938:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800693a:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800693e:	f023 031f 	bic.w	r3, r3, #31
 8006942:	b29a      	uxth	r2, r3
 8006944:	4b08      	ldr	r3, [pc, #32]	; (8006968 <ft5206_scan+0x220>)
 8006946:	869a      	strh	r2, [r3, #52]	; 0x34
        }
    }

    if (t > 240)t = 10; /* 10 */
 8006948:	4b05      	ldr	r3, [pc, #20]	; (8006960 <ft5206_scan+0x218>)
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	2bf0      	cmp	r3, #240	; 0xf0
 800694e:	d902      	bls.n	8006956 <ft5206_scan+0x20e>
 8006950:	4b03      	ldr	r3, [pc, #12]	; (8006960 <ft5206_scan+0x218>)
 8006952:	220a      	movs	r2, #10
 8006954:	701a      	strb	r2, [r3, #0]

    return res;
 8006956:	7dbb      	ldrb	r3, [r7, #22]
}
 8006958:	4618      	mov	r0, r3
 800695a:	3718      	adds	r7, #24
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	20004492 	.word	0x20004492
 8006964:	cccccccd 	.word	0xcccccccd
 8006968:	200037f8 	.word	0x200037f8
 800696c:	0800fb3c 	.word	0x0800fb3c
 8006970:	20004484 	.word	0x20004484

08006974 <gt9xxx_wr_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      0, ; 1, ;
 */
uint8_t gt9xxx_wr_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	4603      	mov	r3, r0
 800697c:	6039      	str	r1, [r7, #0]
 800697e:	80fb      	strh	r3, [r7, #6]
 8006980:	4613      	mov	r3, r2
 8006982:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    uint8_t ret = 0;
 8006984:	2300      	movs	r3, #0
 8006986:	73bb      	strb	r3, [r7, #14]

    ct_iic_start();
 8006988:	f7ff fc84 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_WR);    /*  */
 800698c:	2028      	movs	r0, #40	; 0x28
 800698e:	f7ff fd45 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006992:	f7ff fcc3 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg >> 8);         /* 8 */
 8006996:	88fb      	ldrh	r3, [r7, #6]
 8006998:	0a1b      	lsrs	r3, r3, #8
 800699a:	b29b      	uxth	r3, r3
 800699c:	b2db      	uxtb	r3, r3
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff fd3c 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 80069a4:	f7ff fcba 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 80069a8:	88fb      	ldrh	r3, [r7, #6]
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff fd35 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 80069b2:	f7ff fcb3 	bl	800631c <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 80069b6:	2300      	movs	r3, #0
 80069b8:	73fb      	strb	r3, [r7, #15]
 80069ba:	e010      	b.n	80069de <gt9xxx_wr_reg+0x6a>
    {
        ct_iic_send_byte(buf[i]);       /*  */
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
 80069be:	683a      	ldr	r2, [r7, #0]
 80069c0:	4413      	add	r3, r2
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7ff fd29 	bl	800641c <ct_iic_send_byte>
        ret = ct_iic_wait_ack();
 80069ca:	f7ff fca7 	bl	800631c <ct_iic_wait_ack>
 80069ce:	4603      	mov	r3, r0
 80069d0:	73bb      	strb	r3, [r7, #14]

        if (ret) break;
 80069d2:	7bbb      	ldrb	r3, [r7, #14]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d107      	bne.n	80069e8 <gt9xxx_wr_reg+0x74>
    for (i = 0; i < len; i++)
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	3301      	adds	r3, #1
 80069dc:	73fb      	strb	r3, [r7, #15]
 80069de:	7bfa      	ldrb	r2, [r7, #15]
 80069e0:	797b      	ldrb	r3, [r7, #5]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d3ea      	bcc.n	80069bc <gt9xxx_wr_reg+0x48>
 80069e6:	e000      	b.n	80069ea <gt9xxx_wr_reg+0x76>
        if (ret) break;
 80069e8:	bf00      	nop
    }

    ct_iic_stop();  /*  */
 80069ea:	f7ff fc77 	bl	80062dc <ct_iic_stop>
    return ret;
 80069ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3710      	adds	r7, #16
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <gt9xxx_rd_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      
 */
void gt9xxx_rd_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 80069f8:	b590      	push	{r4, r7, lr}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	6039      	str	r1, [r7, #0]
 8006a02:	80fb      	strh	r3, [r7, #6]
 8006a04:	4613      	mov	r3, r2
 8006a06:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    ct_iic_start();
 8006a08:	f7ff fc44 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_WR);    /*  */
 8006a0c:	2028      	movs	r0, #40	; 0x28
 8006a0e:	f7ff fd05 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006a12:	f7ff fc83 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg >> 8);         /* 8 */
 8006a16:	88fb      	ldrh	r3, [r7, #6]
 8006a18:	0a1b      	lsrs	r3, r3, #8
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7ff fcfc 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006a24:	f7ff fc7a 	bl	800631c <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 8006a28:	88fb      	ldrh	r3, [r7, #6]
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7ff fcf5 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006a32:	f7ff fc73 	bl	800631c <ct_iic_wait_ack>
    ct_iic_start();
 8006a36:	f7ff fc2d 	bl	8006294 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_RD);    /*  */
 8006a3a:	2029      	movs	r0, #41	; 0x29
 8006a3c:	f7ff fcee 	bl	800641c <ct_iic_send_byte>
    ct_iic_wait_ack();
 8006a40:	f7ff fc6c 	bl	800631c <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 8006a44:	2300      	movs	r3, #0
 8006a46:	73fb      	strb	r3, [r7, #15]
 8006a48:	e013      	b.n	8006a72 <gt9xxx_rd_reg+0x7a>
    {
        buf[i] = ct_iic_read_byte(i == (len - 1) ? 0 : 1);  /*  */
 8006a4a:	7bfa      	ldrb	r2, [r7, #15]
 8006a4c:	797b      	ldrb	r3, [r7, #5]
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	429a      	cmp	r2, r3
 8006a52:	bf14      	ite	ne
 8006a54:	2301      	movne	r3, #1
 8006a56:	2300      	moveq	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	683a      	ldr	r2, [r7, #0]
 8006a60:	18d4      	adds	r4, r2, r3
 8006a62:	4608      	mov	r0, r1
 8006a64:	f7ff fd18 	bl	8006498 <ct_iic_read_byte>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < len; i++)
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	73fb      	strb	r3, [r7, #15]
 8006a72:	7bfa      	ldrb	r2, [r7, #15]
 8006a74:	797b      	ldrb	r3, [r7, #5]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d3e7      	bcc.n	8006a4a <gt9xxx_rd_reg+0x52>
    }

    ct_iic_stop();  /*  */
 8006a7a:	f7ff fc2f 	bl	80062dc <ct_iic_stop>
}
 8006a7e:	bf00      	nop
 8006a80:	3714      	adds	r7, #20
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd90      	pop	{r4, r7, pc}
	...

08006a88 <gt9xxx_init>:
 * @brief       gt9xxx
 * @param       
 * @retval      0, ; 1, ;
 */
uint8_t gt9xxx_init(void)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b08a      	sub	sp, #40	; 0x28
 8006a8c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    uint8_t temp[5];

    GT9XXX_RST_GPIO_CLK_ENABLE();   /* RST */
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60bb      	str	r3, [r7, #8]
 8006a92:	4b5d      	ldr	r3, [pc, #372]	; (8006c08 <gt9xxx_init+0x180>)
 8006a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a96:	4a5c      	ldr	r2, [pc, #368]	; (8006c08 <gt9xxx_init+0x180>)
 8006a98:	f043 0304 	orr.w	r3, r3, #4
 8006a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8006a9e:	4b5a      	ldr	r3, [pc, #360]	; (8006c08 <gt9xxx_init+0x180>)
 8006aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa2:	f003 0304 	and.w	r3, r3, #4
 8006aa6:	60bb      	str	r3, [r7, #8]
 8006aa8:	68bb      	ldr	r3, [r7, #8]
    GT9XXX_INT_GPIO_CLK_ENABLE();   /* INT */
 8006aaa:	2300      	movs	r3, #0
 8006aac:	607b      	str	r3, [r7, #4]
 8006aae:	4b56      	ldr	r3, [pc, #344]	; (8006c08 <gt9xxx_init+0x180>)
 8006ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab2:	4a55      	ldr	r2, [pc, #340]	; (8006c08 <gt9xxx_init+0x180>)
 8006ab4:	f043 0302 	orr.w	r3, r3, #2
 8006ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8006aba:	4b53      	ldr	r3, [pc, #332]	; (8006c08 <gt9xxx_init+0x180>)
 8006abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	607b      	str	r3, [r7, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = GT9XXX_RST_GPIO_PIN;
 8006ac6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006aca:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8006acc:	2301      	movs	r3, #1
 8006ace:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GT9XXX_RST_GPIO_PORT, &gpio_init_struct); /* RST */
 8006ad8:	f107 0314 	add.w	r3, r7, #20
 8006adc:	4619      	mov	r1, r3
 8006ade:	484b      	ldr	r0, [pc, #300]	; (8006c0c <gt9xxx_init+0x184>)
 8006ae0:	f001 fbe8 	bl	80082b4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = GT9XXX_INT_GPIO_PIN;
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8006aec:	2301      	movs	r3, #1
 8006aee:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 8006af0:	2303      	movs	r3, #3
 8006af2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GT9XXX_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 8006af4:	f107 0314 	add.w	r3, r7, #20
 8006af8:	4619      	mov	r1, r3
 8006afa:	4845      	ldr	r0, [pc, #276]	; (8006c10 <gt9xxx_init+0x188>)
 8006afc:	f001 fbda 	bl	80082b4 <HAL_GPIO_Init>

    ct_iic_init();      /* I2C */
 8006b00:	f7ff fb86 	bl	8006210 <ct_iic_init>
    GT9XXX_RST(0);      /*  */
 8006b04:	2200      	movs	r2, #0
 8006b06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b0a:	4840      	ldr	r0, [pc, #256]	; (8006c0c <gt9xxx_init+0x184>)
 8006b0c:	f001 fd86 	bl	800861c <HAL_GPIO_WritePin>
    delay_ms(10);
 8006b10:	200a      	movs	r0, #10
 8006b12:	f003 f853 	bl	8009bbc <delay_ms>
    GT9XXX_RST(1);      /*  */
 8006b16:	2201      	movs	r2, #1
 8006b18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b1c:	483b      	ldr	r0, [pc, #236]	; (8006c0c <gt9xxx_init+0x184>)
 8006b1e:	f001 fd7d 	bl	800861c <HAL_GPIO_WritePin>
    delay_ms(10);
 8006b22:	200a      	movs	r0, #10
 8006b24:	f003 f84a 	bl	8009bbc <delay_ms>

    /* INT, ,  */
    gpio_init_struct.Pin = GT9XXX_INT_GPIO_PIN;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Pull = GPIO_NOPULL;                    /*  */
 8006b30:	2300      	movs	r3, #0
 8006b32:	61fb      	str	r3, [r7, #28]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 8006b34:	2303      	movs	r3, #3
 8006b36:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GT9XXX_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 8006b38:	f107 0314 	add.w	r3, r7, #20
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	4834      	ldr	r0, [pc, #208]	; (8006c10 <gt9xxx_init+0x188>)
 8006b40:	f001 fbb8 	bl	80082b4 <HAL_GPIO_Init>

    delay_ms(100);
 8006b44:	2064      	movs	r0, #100	; 0x64
 8006b46:	f003 f839 	bl	8009bbc <delay_ms>
    gt9xxx_rd_reg(GT9XXX_PID_REG, temp, 4); /* ICID */
 8006b4a:	f107 030c 	add.w	r3, r7, #12
 8006b4e:	2204      	movs	r2, #4
 8006b50:	4619      	mov	r1, r3
 8006b52:	f248 1040 	movw	r0, #33088	; 0x8140
 8006b56:	f7ff ff4f 	bl	80069f8 <gt9xxx_rd_reg>
    temp[4] = 0;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	743b      	strb	r3, [r7, #16]
    
    /*  */
    if (strcmp((char *)temp, "911") && strcmp((char *)temp, "9147") && strcmp((char *)temp, "1158") && strcmp((char *)temp, "9271"))
 8006b5e:	f107 030c 	add.w	r3, r7, #12
 8006b62:	492c      	ldr	r1, [pc, #176]	; (8006c14 <gt9xxx_init+0x18c>)
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7f9 fb33 	bl	80001d0 <strcmp>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d01c      	beq.n	8006baa <gt9xxx_init+0x122>
 8006b70:	f107 030c 	add.w	r3, r7, #12
 8006b74:	4928      	ldr	r1, [pc, #160]	; (8006c18 <gt9xxx_init+0x190>)
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7f9 fb2a 	bl	80001d0 <strcmp>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d013      	beq.n	8006baa <gt9xxx_init+0x122>
 8006b82:	f107 030c 	add.w	r3, r7, #12
 8006b86:	4925      	ldr	r1, [pc, #148]	; (8006c1c <gt9xxx_init+0x194>)
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7f9 fb21 	bl	80001d0 <strcmp>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <gt9xxx_init+0x122>
 8006b94:	f107 030c 	add.w	r3, r7, #12
 8006b98:	4921      	ldr	r1, [pc, #132]	; (8006c20 <gt9xxx_init+0x198>)
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7f9 fb18 	bl	80001d0 <strcmp>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <gt9xxx_init+0x122>
    {
        return 1;   /* GT911/9147/1158/9271IC */
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e029      	b.n	8006bfe <gt9xxx_init+0x176>
    }
    
    printf("CTP ID:%s\r\n", temp);          /* ID */
 8006baa:	f107 030c 	add.w	r3, r7, #12
 8006bae:	4619      	mov	r1, r3
 8006bb0:	481c      	ldr	r0, [pc, #112]	; (8006c24 <gt9xxx_init+0x19c>)
 8006bb2:	f003 fe57 	bl	800a864 <iprintf>
    
    if (strcmp((char *)temp, "9271") == 0)  /* ID==9271, 10 */
 8006bb6:	f107 030c 	add.w	r3, r7, #12
 8006bba:	4919      	ldr	r1, [pc, #100]	; (8006c20 <gt9xxx_init+0x198>)
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7f9 fb07 	bl	80001d0 <strcmp>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d102      	bne.n	8006bce <gt9xxx_init+0x146>
    {
         g_gt_tnum = 10;    /* 10 */
 8006bc8:	4b17      	ldr	r3, [pc, #92]	; (8006c28 <gt9xxx_init+0x1a0>)
 8006bca:	220a      	movs	r2, #10
 8006bcc:	701a      	strb	r2, [r3, #0]
    }
    
    temp[0] = 0X02;
 8006bce:	2302      	movs	r3, #2
 8006bd0:	733b      	strb	r3, [r7, #12]
    gt9xxx_wr_reg(GT9XXX_CTRL_REG, temp, 1);    /* GT9XXX */
 8006bd2:	f107 030c 	add.w	r3, r7, #12
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	4619      	mov	r1, r3
 8006bda:	f248 0040 	movw	r0, #32832	; 0x8040
 8006bde:	f7ff fec9 	bl	8006974 <gt9xxx_wr_reg>
    
    delay_ms(10);
 8006be2:	200a      	movs	r0, #10
 8006be4:	f002 ffea 	bl	8009bbc <delay_ms>
    
    temp[0] = 0X00;
 8006be8:	2300      	movs	r3, #0
 8006bea:	733b      	strb	r3, [r7, #12]
    gt9xxx_wr_reg(GT9XXX_CTRL_REG, temp, 1);    /* ,  */
 8006bec:	f107 030c 	add.w	r3, r7, #12
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	f248 0040 	movw	r0, #32832	; 0x8040
 8006bf8:	f7ff febc 	bl	8006974 <gt9xxx_wr_reg>

    return 0;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3728      	adds	r7, #40	; 0x28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40023800 	.word	0x40023800
 8006c0c:	40020800 	.word	0x40020800
 8006c10:	40020400 	.word	0x40020400
 8006c14:	0800cac0 	.word	0x0800cac0
 8006c18:	0800cac4 	.word	0x0800cac4
 8006c1c:	0800cacc 	.word	0x0800cacc
 8006c20:	0800cad4 	.word	0x0800cad4
 8006c24:	0800cadc 	.word	0x0800cadc
 8006c28:	200037f4 	.word	0x200037f4

08006c2c <gt9xxx_scan>:
 * @retval      
 *   @arg       0, ; 
 *   @arg       1, ;
 */
uint8_t gt9xxx_scan(uint8_t mode)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	4603      	mov	r3, r0
 8006c34:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];
    uint8_t i = 0;
 8006c36:	2300      	movs	r3, #0
 8006c38:	72fb      	strb	r3, [r7, #11]
    uint8_t res = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	75fb      	strb	r3, [r7, #23]
    uint16_t temp;
    uint16_t tempsta;
    static uint8_t t = 0;   /* ,CPU */
    t++;
 8006c3e:	4b85      	ldr	r3, [pc, #532]	; (8006e54 <gt9xxx_scan+0x228>)
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	3301      	adds	r3, #1
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	4b83      	ldr	r3, [pc, #524]	; (8006e54 <gt9xxx_scan+0x228>)
 8006c48:	701a      	strb	r2, [r3, #0]

    if ((t % 10) == 0 || t < 10)    /* ,10CTP_Scan1,CPU */
 8006c4a:	4b82      	ldr	r3, [pc, #520]	; (8006e54 <gt9xxx_scan+0x228>)
 8006c4c:	781a      	ldrb	r2, [r3, #0]
 8006c4e:	4b82      	ldr	r3, [pc, #520]	; (8006e58 <gt9xxx_scan+0x22c>)
 8006c50:	fba3 1302 	umull	r1, r3, r3, r2
 8006c54:	08d9      	lsrs	r1, r3, #3
 8006c56:	460b      	mov	r3, r1
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d004      	beq.n	8006c70 <gt9xxx_scan+0x44>
 8006c66:	4b7b      	ldr	r3, [pc, #492]	; (8006e54 <gt9xxx_scan+0x228>)
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	2b09      	cmp	r3, #9
 8006c6c:	f200 8166 	bhi.w	8006f3c <gt9xxx_scan+0x310>
    {
        gt9xxx_rd_reg(GT9XXX_GSTID_REG, &mode, 1);  /*  */
 8006c70:	1dfb      	adds	r3, r7, #7
 8006c72:	2201      	movs	r2, #1
 8006c74:	4619      	mov	r1, r3
 8006c76:	f248 104e 	movw	r0, #33102	; 0x814e
 8006c7a:	f7ff febd 	bl	80069f8 <gt9xxx_rd_reg>

        if ((mode & 0X80) && ((mode & 0XF) <= g_gt_tnum))
 8006c7e:	79fb      	ldrb	r3, [r7, #7]
 8006c80:	b25b      	sxtb	r3, r3
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	da10      	bge.n	8006ca8 <gt9xxx_scan+0x7c>
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	f003 030f 	and.w	r3, r3, #15
 8006c8c:	4a73      	ldr	r2, [pc, #460]	; (8006e5c <gt9xxx_scan+0x230>)
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	4293      	cmp	r3, r2
 8006c92:	dc09      	bgt.n	8006ca8 <gt9xxx_scan+0x7c>
        {
            i = 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	72fb      	strb	r3, [r7, #11]
            gt9xxx_wr_reg(GT9XXX_GSTID_REG, &i, 1); /*  */
 8006c98:	f107 030b 	add.w	r3, r7, #11
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	f248 104e 	movw	r0, #33102	; 0x814e
 8006ca4:	f7ff fe66 	bl	8006974 <gt9xxx_wr_reg>
        }

        if ((mode & 0XF) && ((mode & 0XF) <= g_gt_tnum))
 8006ca8:	79fb      	ldrb	r3, [r7, #7]
 8006caa:	f003 030f 	and.w	r3, r3, #15
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f000 8144 	beq.w	8006f3c <gt9xxx_scan+0x310>
 8006cb4:	79fb      	ldrb	r3, [r7, #7]
 8006cb6:	f003 030f 	and.w	r3, r3, #15
 8006cba:	4a68      	ldr	r2, [pc, #416]	; (8006e5c <gt9xxx_scan+0x230>)
 8006cbc:	7812      	ldrb	r2, [r2, #0]
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	f300 813c 	bgt.w	8006f3c <gt9xxx_scan+0x310>
        {
            temp = 0XFFFF << (mode & 0XF);  /* 1,tp_dev.sta */
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cce:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd2:	82bb      	strh	r3, [r7, #20]
            tempsta = tp_dev.sta;           /* tp_dev.sta */
 8006cd4:	4b62      	ldr	r3, [pc, #392]	; (8006e60 <gt9xxx_scan+0x234>)
 8006cd6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006cd8:	827b      	strh	r3, [r7, #18]
            tp_dev.sta = (~temp) | TP_PRES_DOWN | TP_CATH_PRES;
 8006cda:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006cde:	43db      	mvns	r3, r3
 8006ce0:	b21b      	sxth	r3, r3
 8006ce2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8006ce6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8006cea:	b21b      	sxth	r3, r3
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	4b5c      	ldr	r3, [pc, #368]	; (8006e60 <gt9xxx_scan+0x234>)
 8006cf0:	869a      	strh	r2, [r3, #52]	; 0x34
            tp_dev.x[g_gt_tnum - 1] = tp_dev.x[0];  /* 0, */
 8006cf2:	4b5a      	ldr	r3, [pc, #360]	; (8006e5c <gt9xxx_scan+0x230>)
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	4a59      	ldr	r2, [pc, #356]	; (8006e60 <gt9xxx_scan+0x234>)
 8006cfa:	8991      	ldrh	r1, [r2, #12]
 8006cfc:	4a58      	ldr	r2, [pc, #352]	; (8006e60 <gt9xxx_scan+0x234>)
 8006cfe:	3304      	adds	r3, #4
 8006d00:	005b      	lsls	r3, r3, #1
 8006d02:	4413      	add	r3, r2
 8006d04:	460a      	mov	r2, r1
 8006d06:	809a      	strh	r2, [r3, #4]
            tp_dev.y[g_gt_tnum - 1] = tp_dev.y[0];
 8006d08:	4b54      	ldr	r3, [pc, #336]	; (8006e5c <gt9xxx_scan+0x230>)
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	4a54      	ldr	r2, [pc, #336]	; (8006e60 <gt9xxx_scan+0x234>)
 8006d10:	8c11      	ldrh	r1, [r2, #32]
 8006d12:	4a53      	ldr	r2, [pc, #332]	; (8006e60 <gt9xxx_scan+0x234>)
 8006d14:	3310      	adds	r3, #16
 8006d16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

            for (i = 0; i < g_gt_tnum; i++)
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	72fb      	strb	r3, [r7, #11]
 8006d1e:	e0cc      	b.n	8006eba <gt9xxx_scan+0x28e>
            {
                if (tp_dev.sta & (1 << i))  /* ? */
 8006d20:	4b4f      	ldr	r3, [pc, #316]	; (8006e60 <gt9xxx_scan+0x234>)
 8006d22:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006d24:	461a      	mov	r2, r3
 8006d26:	7afb      	ldrb	r3, [r7, #11]
 8006d28:	fa42 f303 	asr.w	r3, r2, r3
 8006d2c:	f003 0301 	and.w	r3, r3, #1
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 80be 	beq.w	8006eb2 <gt9xxx_scan+0x286>
                {
                    gt9xxx_rd_reg(GT9XXX_TPX_TBL[i], buf, 4);   /* XY */
 8006d36:	7afb      	ldrb	r3, [r7, #11]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	4b4a      	ldr	r3, [pc, #296]	; (8006e64 <gt9xxx_scan+0x238>)
 8006d3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006d40:	f107 010c 	add.w	r1, r7, #12
 8006d44:	2204      	movs	r2, #4
 8006d46:	4618      	mov	r0, r3
 8006d48:	f7ff fe56 	bl	80069f8 <gt9xxx_rd_reg>

                    if (lcddev.id == 0X5510 || lcddev.id == 0X9806 || lcddev.id == 0X7796)     /* 4.3800*480  3.5480*320 MCU */
 8006d4c:	4b46      	ldr	r3, [pc, #280]	; (8006e68 <gt9xxx_scan+0x23c>)
 8006d4e:	889b      	ldrh	r3, [r3, #4]
 8006d50:	f245 5210 	movw	r2, #21776	; 0x5510
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00b      	beq.n	8006d70 <gt9xxx_scan+0x144>
 8006d58:	4b43      	ldr	r3, [pc, #268]	; (8006e68 <gt9xxx_scan+0x23c>)
 8006d5a:	889b      	ldrh	r3, [r3, #4]
 8006d5c:	f649 0206 	movw	r2, #38918	; 0x9806
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d005      	beq.n	8006d70 <gt9xxx_scan+0x144>
 8006d64:	4b40      	ldr	r3, [pc, #256]	; (8006e68 <gt9xxx_scan+0x23c>)
 8006d66:	889b      	ldrh	r3, [r3, #4]
 8006d68:	f247 7296 	movw	r2, #30614	; 0x7796
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d14a      	bne.n	8006e06 <gt9xxx_scan+0x1da>
                    {
                        if (tp_dev.touchtype & 0X01)    /*  */
 8006d70:	4b3b      	ldr	r3, [pc, #236]	; (8006e60 <gt9xxx_scan+0x234>)
 8006d72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d023      	beq.n	8006dc6 <gt9xxx_scan+0x19a>
                        {
                            tp_dev.x[i] = lcddev.width - (((uint16_t)buf[3] << 8) + buf[2]);
 8006d7e:	4b3a      	ldr	r3, [pc, #232]	; (8006e68 <gt9xxx_scan+0x23c>)
 8006d80:	881a      	ldrh	r2, [r3, #0]
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	021b      	lsls	r3, r3, #8
 8006d88:	b299      	uxth	r1, r3
 8006d8a:	7bbb      	ldrb	r3, [r7, #14]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	440b      	add	r3, r1
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	7af9      	ldrb	r1, [r7, #11]
 8006d94:	4608      	mov	r0, r1
 8006d96:	1ad3      	subs	r3, r2, r3
 8006d98:	b299      	uxth	r1, r3
 8006d9a:	4a31      	ldr	r2, [pc, #196]	; (8006e60 <gt9xxx_scan+0x234>)
 8006d9c:	1d03      	adds	r3, r0, #4
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	4413      	add	r3, r2
 8006da2:	460a      	mov	r2, r1
 8006da4:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8006da6:	7b7b      	ldrb	r3, [r7, #13]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	021b      	lsls	r3, r3, #8
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	7b3b      	ldrb	r3, [r7, #12]
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	7af9      	ldrb	r1, [r7, #11]
 8006db4:	4608      	mov	r0, r1
 8006db6:	4413      	add	r3, r2
 8006db8:	b299      	uxth	r1, r3
 8006dba:	4a29      	ldr	r2, [pc, #164]	; (8006e60 <gt9xxx_scan+0x234>)
 8006dbc:	f100 0310 	add.w	r3, r0, #16
 8006dc0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (tp_dev.touchtype & 0X01)    /*  */
 8006dc4:	e075      	b.n	8006eb2 <gt9xxx_scan+0x286>
                        }
                        else
                        {
                            tp_dev.x[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8006dc6:	7b7b      	ldrb	r3, [r7, #13]
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	021b      	lsls	r3, r3, #8
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	7b3b      	ldrb	r3, [r7, #12]
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	7af9      	ldrb	r1, [r7, #11]
 8006dd4:	4608      	mov	r0, r1
 8006dd6:	4413      	add	r3, r2
 8006dd8:	b299      	uxth	r1, r3
 8006dda:	4a21      	ldr	r2, [pc, #132]	; (8006e60 <gt9xxx_scan+0x234>)
 8006ddc:	1d03      	adds	r3, r0, #4
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	4413      	add	r3, r2
 8006de2:	460a      	mov	r2, r1
 8006de4:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[3] << 8) + buf[2];
 8006de6:	7bfb      	ldrb	r3, [r7, #15]
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	021b      	lsls	r3, r3, #8
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	7bbb      	ldrb	r3, [r7, #14]
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	7af9      	ldrb	r1, [r7, #11]
 8006df4:	4608      	mov	r0, r1
 8006df6:	4413      	add	r3, r2
 8006df8:	b299      	uxth	r1, r3
 8006dfa:	4a19      	ldr	r2, [pc, #100]	; (8006e60 <gt9xxx_scan+0x234>)
 8006dfc:	f100 0310 	add.w	r3, r0, #16
 8006e00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (tp_dev.touchtype & 0X01)    /*  */
 8006e04:	e055      	b.n	8006eb2 <gt9xxx_scan+0x286>
                        }
                    }
                    else    /*  */
                    {
                        if (tp_dev.touchtype & 0X01)    /*  */
 8006e06:	4b16      	ldr	r3, [pc, #88]	; (8006e60 <gt9xxx_scan+0x234>)
 8006e08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d02b      	beq.n	8006e6c <gt9xxx_scan+0x240>
                        {
                            tp_dev.x[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8006e14:	7b7b      	ldrb	r3, [r7, #13]
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	021b      	lsls	r3, r3, #8
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	7b3b      	ldrb	r3, [r7, #12]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	7af9      	ldrb	r1, [r7, #11]
 8006e22:	4608      	mov	r0, r1
 8006e24:	4413      	add	r3, r2
 8006e26:	b299      	uxth	r1, r3
 8006e28:	4a0d      	ldr	r2, [pc, #52]	; (8006e60 <gt9xxx_scan+0x234>)
 8006e2a:	1d03      	adds	r3, r0, #4
 8006e2c:	005b      	lsls	r3, r3, #1
 8006e2e:	4413      	add	r3, r2
 8006e30:	460a      	mov	r2, r1
 8006e32:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[3] << 8) + buf[2];
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	021b      	lsls	r3, r3, #8
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	7bbb      	ldrb	r3, [r7, #14]
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	7af9      	ldrb	r1, [r7, #11]
 8006e42:	4608      	mov	r0, r1
 8006e44:	4413      	add	r3, r2
 8006e46:	b299      	uxth	r1, r3
 8006e48:	4a05      	ldr	r2, [pc, #20]	; (8006e60 <gt9xxx_scan+0x234>)
 8006e4a:	f100 0310 	add.w	r3, r0, #16
 8006e4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8006e52:	e02e      	b.n	8006eb2 <gt9xxx_scan+0x286>
 8006e54:	20004493 	.word	0x20004493
 8006e58:	cccccccd 	.word	0xcccccccd
 8006e5c:	200037f4 	.word	0x200037f4
 8006e60:	200037f8 	.word	0x200037f8
 8006e64:	0800fb48 	.word	0x0800fb48
 8006e68:	20004484 	.word	0x20004484
                        }
                        else
                        {
                            tp_dev.x[i] = lcddev.width - (((uint16_t)buf[3] << 8) + buf[2]);
 8006e6c:	4b4b      	ldr	r3, [pc, #300]	; (8006f9c <gt9xxx_scan+0x370>)
 8006e6e:	881a      	ldrh	r2, [r3, #0]
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	021b      	lsls	r3, r3, #8
 8006e76:	b299      	uxth	r1, r3
 8006e78:	7bbb      	ldrb	r3, [r7, #14]
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	440b      	add	r3, r1
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	7af9      	ldrb	r1, [r7, #11]
 8006e82:	4608      	mov	r0, r1
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	b299      	uxth	r1, r3
 8006e88:	4a45      	ldr	r2, [pc, #276]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006e8a:	1d03      	adds	r3, r0, #4
 8006e8c:	005b      	lsls	r3, r3, #1
 8006e8e:	4413      	add	r3, r2
 8006e90:	460a      	mov	r2, r1
 8006e92:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8006e94:	7b7b      	ldrb	r3, [r7, #13]
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	021b      	lsls	r3, r3, #8
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	7b3b      	ldrb	r3, [r7, #12]
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	7af9      	ldrb	r1, [r7, #11]
 8006ea2:	4608      	mov	r0, r1
 8006ea4:	4413      	add	r3, r2
 8006ea6:	b299      	uxth	r1, r3
 8006ea8:	4a3d      	ldr	r2, [pc, #244]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006eaa:	f100 0310 	add.w	r3, r0, #16
 8006eae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (i = 0; i < g_gt_tnum; i++)
 8006eb2:	7afb      	ldrb	r3, [r7, #11]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	72fb      	strb	r3, [r7, #11]
 8006eba:	7afa      	ldrb	r2, [r7, #11]
 8006ebc:	4b39      	ldr	r3, [pc, #228]	; (8006fa4 <gt9xxx_scan+0x378>)
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	f4ff af2d 	bcc.w	8006d20 <gt9xxx_scan+0xf4>

                    //printf("x[%d]:%d,y[%d]:%d\r\n", i, tp_dev.x[i], i, tp_dev.y[i]);
                }
            }

            res = 1;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	75fb      	strb	r3, [r7, #23]

            if (tp_dev.x[0] > lcddev.width || tp_dev.y[0] > lcddev.height)  /* () */
 8006eca:	4b35      	ldr	r3, [pc, #212]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006ecc:	899a      	ldrh	r2, [r3, #12]
 8006ece:	4b33      	ldr	r3, [pc, #204]	; (8006f9c <gt9xxx_scan+0x370>)
 8006ed0:	881b      	ldrh	r3, [r3, #0]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d805      	bhi.n	8006ee2 <gt9xxx_scan+0x2b6>
 8006ed6:	4b32      	ldr	r3, [pc, #200]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006ed8:	8c1a      	ldrh	r2, [r3, #32]
 8006eda:	4b30      	ldr	r3, [pc, #192]	; (8006f9c <gt9xxx_scan+0x370>)
 8006edc:	885b      	ldrh	r3, [r3, #2]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d929      	bls.n	8006f36 <gt9xxx_scan+0x30a>
            {
                if ((mode & 0XF) > 1)   /* ,. */
 8006ee2:	79fb      	ldrb	r3, [r7, #7]
 8006ee4:	f003 030e 	and.w	r3, r3, #14
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00b      	beq.n	8006f04 <gt9xxx_scan+0x2d8>
                {
                    tp_dev.x[0] = tp_dev.x[1];
 8006eec:	4b2c      	ldr	r3, [pc, #176]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006eee:	89da      	ldrh	r2, [r3, #14]
 8006ef0:	4b2b      	ldr	r3, [pc, #172]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006ef2:	819a      	strh	r2, [r3, #12]
                    tp_dev.y[0] = tp_dev.y[1];
 8006ef4:	4b2a      	ldr	r3, [pc, #168]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006ef6:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8006ef8:	4b29      	ldr	r3, [pc, #164]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006efa:	841a      	strh	r2, [r3, #32]
                    t = 0;  /* ,10, */
 8006efc:	4b2a      	ldr	r3, [pc, #168]	; (8006fa8 <gt9xxx_scan+0x37c>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	701a      	strb	r2, [r3, #0]
                if ((mode & 0XF) > 1)   /* ,. */
 8006f02:	e01b      	b.n	8006f3c <gt9xxx_scan+0x310>
                }
                else        /* ,() */
                {
                    tp_dev.x[0] = tp_dev.x[g_gt_tnum - 1];
 8006f04:	4b27      	ldr	r3, [pc, #156]	; (8006fa4 <gt9xxx_scan+0x378>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	4a25      	ldr	r2, [pc, #148]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	005b      	lsls	r3, r3, #1
 8006f10:	4413      	add	r3, r2
 8006f12:	889a      	ldrh	r2, [r3, #4]
 8006f14:	4b22      	ldr	r3, [pc, #136]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f16:	819a      	strh	r2, [r3, #12]
                    tp_dev.y[0] = tp_dev.y[g_gt_tnum - 1];
 8006f18:	4b22      	ldr	r3, [pc, #136]	; (8006fa4 <gt9xxx_scan+0x378>)
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	4a20      	ldr	r2, [pc, #128]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f20:	3310      	adds	r3, #16
 8006f22:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8006f26:	4b1e      	ldr	r3, [pc, #120]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f28:	841a      	strh	r2, [r3, #32]
                    mode = 0X80;
 8006f2a:	2380      	movs	r3, #128	; 0x80
 8006f2c:	71fb      	strb	r3, [r7, #7]
                    tp_dev.sta = tempsta;   /* tp_dev.sta */
 8006f2e:	4a1c      	ldr	r2, [pc, #112]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f30:	8a7b      	ldrh	r3, [r7, #18]
 8006f32:	8693      	strh	r3, [r2, #52]	; 0x34
                if ((mode & 0XF) > 1)   /* ,. */
 8006f34:	e002      	b.n	8006f3c <gt9xxx_scan+0x310>
                }
            }
            else 
            {
                t = 0;      /* ,10, */
 8006f36:	4b1c      	ldr	r3, [pc, #112]	; (8006fa8 <gt9xxx_scan+0x37c>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if ((mode & 0X8F) == 0X80)  /*  */
 8006f3c:	79fb      	ldrb	r3, [r7, #7]
 8006f3e:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8006f42:	2b80      	cmp	r3, #128	; 0x80
 8006f44:	d11d      	bne.n	8006f82 <gt9xxx_scan+0x356>
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 8006f46:	4b16      	ldr	r3, [pc, #88]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f48:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006f4a:	b21b      	sxth	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	da07      	bge.n	8006f60 <gt9xxx_scan+0x334>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 8006f50:	4b13      	ldr	r3, [pc, #76]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f52:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006f54:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	4b11      	ldr	r3, [pc, #68]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f5c:	869a      	strh	r2, [r3, #52]	; 0x34
 8006f5e:	e010      	b.n	8006f82 <gt9xxx_scan+0x356>
        }
        else    /*  */
        {
            tp_dev.x[0] = 0xffff;
 8006f60:	4b0f      	ldr	r3, [pc, #60]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f66:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xffff;
 8006f68:	4b0d      	ldr	r3, [pc, #52]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f6e:	841a      	strh	r2, [r3, #32]
            tp_dev.sta &= 0XE000;           /*  */
 8006f70:	4b0b      	ldr	r3, [pc, #44]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f72:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006f74:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 8006f78:	f023 031f 	bic.w	r3, r3, #31
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	4b08      	ldr	r3, [pc, #32]	; (8006fa0 <gt9xxx_scan+0x374>)
 8006f80:	869a      	strh	r2, [r3, #52]	; 0x34
        }
    }

    if (t > 240)t = 10; /* 10 */
 8006f82:	4b09      	ldr	r3, [pc, #36]	; (8006fa8 <gt9xxx_scan+0x37c>)
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	2bf0      	cmp	r3, #240	; 0xf0
 8006f88:	d902      	bls.n	8006f90 <gt9xxx_scan+0x364>
 8006f8a:	4b07      	ldr	r3, [pc, #28]	; (8006fa8 <gt9xxx_scan+0x37c>)
 8006f8c:	220a      	movs	r2, #10
 8006f8e:	701a      	strb	r2, [r3, #0]

    return res;
 8006f90:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3718      	adds	r7, #24
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	20004484 	.word	0x20004484
 8006fa0:	200037f8 	.word	0x200037f8
 8006fa4:	200037f4 	.word	0x200037f4
 8006fa8:	20004493 	.word	0x20004493

08006fac <tp_write_byte>:
 *   @note      IC1 byte
 * @param       data: 
 * @retval      
 */
static void tp_write_byte(uint8_t data)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	71fb      	strb	r3, [r7, #7]
    uint8_t count = 0;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]

    for (count = 0; count < 8; count++)
 8006fba:	2300      	movs	r3, #0
 8006fbc:	73fb      	strb	r3, [r7, #15]
 8006fbe:	e023      	b.n	8007008 <tp_write_byte+0x5c>
    {
        if (data & 0x80)    /* 1 */
 8006fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	da06      	bge.n	8006fd6 <tp_write_byte+0x2a>
        {
            T_MOSI(1);
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006fce:	4812      	ldr	r0, [pc, #72]	; (8007018 <tp_write_byte+0x6c>)
 8006fd0:	f001 fb24 	bl	800861c <HAL_GPIO_WritePin>
 8006fd4:	e005      	b.n	8006fe2 <tp_write_byte+0x36>
        }
        else                /* 0 */
        {
            T_MOSI(0);
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006fdc:	480e      	ldr	r0, [pc, #56]	; (8007018 <tp_write_byte+0x6c>)
 8006fde:	f001 fb1d 	bl	800861c <HAL_GPIO_WritePin>
        }

        data <<= 1;
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	71fb      	strb	r3, [r7, #7]
        T_CLK(0);
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2101      	movs	r1, #1
 8006fec:	480b      	ldr	r0, [pc, #44]	; (800701c <tp_write_byte+0x70>)
 8006fee:	f001 fb15 	bl	800861c <HAL_GPIO_WritePin>
        delay_us(1);
 8006ff2:	2001      	movs	r0, #1
 8006ff4:	f002 fda4 	bl	8009b40 <delay_us>
        T_CLK(1);           /*  */
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	4807      	ldr	r0, [pc, #28]	; (800701c <tp_write_byte+0x70>)
 8006ffe:	f001 fb0d 	bl	800861c <HAL_GPIO_WritePin>
    for (count = 0; count < 8; count++)
 8007002:	7bfb      	ldrb	r3, [r7, #15]
 8007004:	3301      	adds	r3, #1
 8007006:	73fb      	strb	r3, [r7, #15]
 8007008:	7bfb      	ldrb	r3, [r7, #15]
 800700a:	2b07      	cmp	r3, #7
 800700c:	d9d8      	bls.n	8006fc0 <tp_write_byte+0x14>
    }
}
 800700e:	bf00      	nop
 8007010:	bf00      	nop
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	40021400 	.word	0x40021400
 800701c:	40020400 	.word	0x40020400

08007020 <tp_read_ad>:
 *   @note      ICadc
 * @param       cmd: 
 * @retval      ,ADC(12bit)
 */
static uint16_t tp_read_ad(uint8_t cmd)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	4603      	mov	r3, r0
 8007028:	71fb      	strb	r3, [r7, #7]
    uint8_t count = 0;
 800702a:	2300      	movs	r3, #0
 800702c:	73fb      	strb	r3, [r7, #15]
    uint16_t num = 0;
 800702e:	2300      	movs	r3, #0
 8007030:	81bb      	strh	r3, [r7, #12]
    
    T_CLK(0);           /*  */
 8007032:	2200      	movs	r2, #0
 8007034:	2101      	movs	r1, #1
 8007036:	482e      	ldr	r0, [pc, #184]	; (80070f0 <tp_read_ad+0xd0>)
 8007038:	f001 faf0 	bl	800861c <HAL_GPIO_WritePin>
    T_MOSI(0);          /*  */
 800703c:	2200      	movs	r2, #0
 800703e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007042:	482c      	ldr	r0, [pc, #176]	; (80070f4 <tp_read_ad+0xd4>)
 8007044:	f001 faea 	bl	800861c <HAL_GPIO_WritePin>
    T_CS(0);            /* IC */
 8007048:	2200      	movs	r2, #0
 800704a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800704e:	482a      	ldr	r0, [pc, #168]	; (80070f8 <tp_read_ad+0xd8>)
 8007050:	f001 fae4 	bl	800861c <HAL_GPIO_WritePin>
    tp_write_byte(cmd); /*  */
 8007054:	79fb      	ldrb	r3, [r7, #7]
 8007056:	4618      	mov	r0, r3
 8007058:	f7ff ffa8 	bl	8006fac <tp_write_byte>
    delay_us(6);        /* ADS78466us */
 800705c:	2006      	movs	r0, #6
 800705e:	f002 fd6f 	bl	8009b40 <delay_us>
    T_CLK(0);
 8007062:	2200      	movs	r2, #0
 8007064:	2101      	movs	r1, #1
 8007066:	4822      	ldr	r0, [pc, #136]	; (80070f0 <tp_read_ad+0xd0>)
 8007068:	f001 fad8 	bl	800861c <HAL_GPIO_WritePin>
    delay_us(1);
 800706c:	2001      	movs	r0, #1
 800706e:	f002 fd67 	bl	8009b40 <delay_us>
    T_CLK(1);           /* 1BUSY */
 8007072:	2201      	movs	r2, #1
 8007074:	2101      	movs	r1, #1
 8007076:	481e      	ldr	r0, [pc, #120]	; (80070f0 <tp_read_ad+0xd0>)
 8007078:	f001 fad0 	bl	800861c <HAL_GPIO_WritePin>
    delay_us(1);
 800707c:	2001      	movs	r0, #1
 800707e:	f002 fd5f 	bl	8009b40 <delay_us>
    T_CLK(0);
 8007082:	2200      	movs	r2, #0
 8007084:	2101      	movs	r1, #1
 8007086:	481a      	ldr	r0, [pc, #104]	; (80070f0 <tp_read_ad+0xd0>)
 8007088:	f001 fac8 	bl	800861c <HAL_GPIO_WritePin>

    for (count = 0; count < 16; count++)    /* 16,12 */
 800708c:	2300      	movs	r3, #0
 800708e:	73fb      	strb	r3, [r7, #15]
 8007090:	e01c      	b.n	80070cc <tp_read_ad+0xac>
    {
        num <<= 1;
 8007092:	89bb      	ldrh	r3, [r7, #12]
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	81bb      	strh	r3, [r7, #12]
        T_CLK(0);       /*  */
 8007098:	2200      	movs	r2, #0
 800709a:	2101      	movs	r1, #1
 800709c:	4814      	ldr	r0, [pc, #80]	; (80070f0 <tp_read_ad+0xd0>)
 800709e:	f001 fabd 	bl	800861c <HAL_GPIO_WritePin>
        delay_us(1);
 80070a2:	2001      	movs	r0, #1
 80070a4:	f002 fd4c 	bl	8009b40 <delay_us>
        T_CLK(1);
 80070a8:	2201      	movs	r2, #1
 80070aa:	2101      	movs	r1, #1
 80070ac:	4810      	ldr	r0, [pc, #64]	; (80070f0 <tp_read_ad+0xd0>)
 80070ae:	f001 fab5 	bl	800861c <HAL_GPIO_WritePin>

        if (T_MISO) num++;
 80070b2:	2104      	movs	r1, #4
 80070b4:	480e      	ldr	r0, [pc, #56]	; (80070f0 <tp_read_ad+0xd0>)
 80070b6:	f001 fa99 	bl	80085ec <HAL_GPIO_ReadPin>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <tp_read_ad+0xa6>
 80070c0:	89bb      	ldrh	r3, [r7, #12]
 80070c2:	3301      	adds	r3, #1
 80070c4:	81bb      	strh	r3, [r7, #12]
    for (count = 0; count < 16; count++)    /* 16,12 */
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	3301      	adds	r3, #1
 80070ca:	73fb      	strb	r3, [r7, #15]
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
 80070ce:	2b0f      	cmp	r3, #15
 80070d0:	d9df      	bls.n	8007092 <tp_read_ad+0x72>
    }

    num >>= 4;          /* 12. */
 80070d2:	89bb      	ldrh	r3, [r7, #12]
 80070d4:	091b      	lsrs	r3, r3, #4
 80070d6:	81bb      	strh	r3, [r7, #12]
    T_CS(1);            /*  */
 80070d8:	2201      	movs	r2, #1
 80070da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80070de:	4806      	ldr	r0, [pc, #24]	; (80070f8 <tp_read_ad+0xd8>)
 80070e0:	f001 fa9c 	bl	800861c <HAL_GPIO_WritePin>
    return num;
 80070e4:	89bb      	ldrh	r3, [r7, #12]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	40020400 	.word	0x40020400
 80070f4:	40021400 	.word	0x40021400
 80070f8:	40020800 	.word	0x40020800

080070fc <tp_read_xoy>:
 *   @arg       0X90: Y(@,X.)
 *
 * @retval      (), ADC(12bit)
 */
static uint16_t tp_read_xoy(uint8_t cmd)
{
 80070fc:	b590      	push	{r4, r7, lr}
 80070fe:	b089      	sub	sp, #36	; 0x24
 8007100:	af00      	add	r7, sp, #0
 8007102:	4603      	mov	r3, r0
 8007104:	71fb      	strb	r3, [r7, #7]
    uint16_t i, j;
    uint16_t buf[TP_READ_TIMES];
    uint16_t sum = 0;
 8007106:	2300      	movs	r3, #0
 8007108:	837b      	strh	r3, [r7, #26]
    uint16_t temp;

    for (i = 0; i < TP_READ_TIMES; i++)     /* TP_READ_TIMES */
 800710a:	2300      	movs	r3, #0
 800710c:	83fb      	strh	r3, [r7, #30]
 800710e:	e00e      	b.n	800712e <tp_read_xoy+0x32>
    {
        buf[i] = tp_read_ad(cmd);
 8007110:	8bfc      	ldrh	r4, [r7, #30]
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	4618      	mov	r0, r3
 8007116:	f7ff ff83 	bl	8007020 <tp_read_ad>
 800711a:	4603      	mov	r3, r0
 800711c:	461a      	mov	r2, r3
 800711e:	0063      	lsls	r3, r4, #1
 8007120:	3320      	adds	r3, #32
 8007122:	443b      	add	r3, r7
 8007124:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0; i < TP_READ_TIMES; i++)     /* TP_READ_TIMES */
 8007128:	8bfb      	ldrh	r3, [r7, #30]
 800712a:	3301      	adds	r3, #1
 800712c:	83fb      	strh	r3, [r7, #30]
 800712e:	8bfb      	ldrh	r3, [r7, #30]
 8007130:	2b04      	cmp	r3, #4
 8007132:	d9ed      	bls.n	8007110 <tp_read_xoy+0x14>
    }

    for (i = 0; i < TP_READ_TIMES - 1; i++) /*  */
 8007134:	2300      	movs	r3, #0
 8007136:	83fb      	strh	r3, [r7, #30]
 8007138:	e035      	b.n	80071a6 <tp_read_xoy+0xaa>
    {
        for (j = i + 1; j < TP_READ_TIMES; j++)
 800713a:	8bfb      	ldrh	r3, [r7, #30]
 800713c:	3301      	adds	r3, #1
 800713e:	83bb      	strh	r3, [r7, #28]
 8007140:	e02b      	b.n	800719a <tp_read_xoy+0x9e>
        {
            if (buf[i] > buf[j])   /*  */
 8007142:	8bfb      	ldrh	r3, [r7, #30]
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	3320      	adds	r3, #32
 8007148:	443b      	add	r3, r7
 800714a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800714e:	8bbb      	ldrh	r3, [r7, #28]
 8007150:	005b      	lsls	r3, r3, #1
 8007152:	3320      	adds	r3, #32
 8007154:	443b      	add	r3, r7
 8007156:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800715a:	429a      	cmp	r2, r3
 800715c:	d91a      	bls.n	8007194 <tp_read_xoy+0x98>
            {
                temp = buf[i];
 800715e:	8bfb      	ldrh	r3, [r7, #30]
 8007160:	005b      	lsls	r3, r3, #1
 8007162:	3320      	adds	r3, #32
 8007164:	443b      	add	r3, r7
 8007166:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800716a:	833b      	strh	r3, [r7, #24]
                buf[i] = buf[j];
 800716c:	8bbb      	ldrh	r3, [r7, #28]
 800716e:	8bfa      	ldrh	r2, [r7, #30]
 8007170:	005b      	lsls	r3, r3, #1
 8007172:	3320      	adds	r3, #32
 8007174:	443b      	add	r3, r7
 8007176:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 800717a:	0053      	lsls	r3, r2, #1
 800717c:	3320      	adds	r3, #32
 800717e:	443b      	add	r3, r7
 8007180:	460a      	mov	r2, r1
 8007182:	f823 2c14 	strh.w	r2, [r3, #-20]
                buf[j] = temp;
 8007186:	8bbb      	ldrh	r3, [r7, #28]
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	3320      	adds	r3, #32
 800718c:	443b      	add	r3, r7
 800718e:	8b3a      	ldrh	r2, [r7, #24]
 8007190:	f823 2c14 	strh.w	r2, [r3, #-20]
        for (j = i + 1; j < TP_READ_TIMES; j++)
 8007194:	8bbb      	ldrh	r3, [r7, #28]
 8007196:	3301      	adds	r3, #1
 8007198:	83bb      	strh	r3, [r7, #28]
 800719a:	8bbb      	ldrh	r3, [r7, #28]
 800719c:	2b04      	cmp	r3, #4
 800719e:	d9d0      	bls.n	8007142 <tp_read_xoy+0x46>
    for (i = 0; i < TP_READ_TIMES - 1; i++) /*  */
 80071a0:	8bfb      	ldrh	r3, [r7, #30]
 80071a2:	3301      	adds	r3, #1
 80071a4:	83fb      	strh	r3, [r7, #30]
 80071a6:	8bfb      	ldrh	r3, [r7, #30]
 80071a8:	2b03      	cmp	r3, #3
 80071aa:	d9c6      	bls.n	800713a <tp_read_xoy+0x3e>
            }
        }
    }

    sum = 0;
 80071ac:	2300      	movs	r3, #0
 80071ae:	837b      	strh	r3, [r7, #26]

    for (i = TP_LOST_VAL; i < TP_READ_TIMES - TP_LOST_VAL; i++)   /*  */
 80071b0:	2301      	movs	r3, #1
 80071b2:	83fb      	strh	r3, [r7, #30]
 80071b4:	e00b      	b.n	80071ce <tp_read_xoy+0xd2>
    {
        sum += buf[i];  /* . */
 80071b6:	8bfb      	ldrh	r3, [r7, #30]
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	3320      	adds	r3, #32
 80071bc:	443b      	add	r3, r7
 80071be:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80071c2:	8b7b      	ldrh	r3, [r7, #26]
 80071c4:	4413      	add	r3, r2
 80071c6:	837b      	strh	r3, [r7, #26]
    for (i = TP_LOST_VAL; i < TP_READ_TIMES - TP_LOST_VAL; i++)   /*  */
 80071c8:	8bfb      	ldrh	r3, [r7, #30]
 80071ca:	3301      	adds	r3, #1
 80071cc:	83fb      	strh	r3, [r7, #30]
 80071ce:	8bfb      	ldrh	r3, [r7, #30]
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d9f0      	bls.n	80071b6 <tp_read_xoy+0xba>
    }

    temp = sum / (TP_READ_TIMES - 2 * TP_LOST_VAL); /*  */
 80071d4:	8b7b      	ldrh	r3, [r7, #26]
 80071d6:	4a05      	ldr	r2, [pc, #20]	; (80071ec <tp_read_xoy+0xf0>)
 80071d8:	fba2 2303 	umull	r2, r3, r2, r3
 80071dc:	085b      	lsrs	r3, r3, #1
 80071de:	833b      	strh	r3, [r7, #24]
    return temp;
 80071e0:	8b3b      	ldrh	r3, [r7, #24]
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3724      	adds	r7, #36	; 0x24
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd90      	pop	{r4, r7, pc}
 80071ea:	bf00      	nop
 80071ec:	aaaaaaab 	.word	0xaaaaaaab

080071f0 <tp_read_xy>:
 * @brief       x, y
 * @param       x,y: 
 * @retval      
 */
static void tp_read_xy(uint16_t *x, uint16_t *y)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
    uint16_t xval, yval;

    if (tp_dev.touchtype & 0X01)    /* X,Y */
 80071fa:	4b13      	ldr	r3, [pc, #76]	; (8007248 <tp_read_xy+0x58>)
 80071fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00a      	beq.n	800721e <tp_read_xy+0x2e>
    {
        xval = tp_read_xoy(0X90);   /* XAD,  */
 8007208:	2090      	movs	r0, #144	; 0x90
 800720a:	f7ff ff77 	bl	80070fc <tp_read_xoy>
 800720e:	4603      	mov	r3, r0
 8007210:	81fb      	strh	r3, [r7, #14]
        yval = tp_read_xoy(0XD0);   /* YAD */
 8007212:	20d0      	movs	r0, #208	; 0xd0
 8007214:	f7ff ff72 	bl	80070fc <tp_read_xoy>
 8007218:	4603      	mov	r3, r0
 800721a:	81bb      	strh	r3, [r7, #12]
 800721c:	e009      	b.n	8007232 <tp_read_xy+0x42>
    }
    else                            /* X,Y */
    {
        xval = tp_read_xoy(0XD0);   /* XAD */
 800721e:	20d0      	movs	r0, #208	; 0xd0
 8007220:	f7ff ff6c 	bl	80070fc <tp_read_xoy>
 8007224:	4603      	mov	r3, r0
 8007226:	81fb      	strh	r3, [r7, #14]
        yval = tp_read_xoy(0X90);   /* YAD */
 8007228:	2090      	movs	r0, #144	; 0x90
 800722a:	f7ff ff67 	bl	80070fc <tp_read_xoy>
 800722e:	4603      	mov	r3, r0
 8007230:	81bb      	strh	r3, [r7, #12]
    }

    *x = xval;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	89fa      	ldrh	r2, [r7, #14]
 8007236:	801a      	strh	r2, [r3, #0]
    *y = yval;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	89ba      	ldrh	r2, [r7, #12]
 800723c:	801a      	strh	r2, [r3, #0]
}
 800723e:	bf00      	nop
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	200037f8 	.word	0x200037f8

0800724c <tp_read_xy2>:
 *
 * @param       x,y: 
 * @retval      0, ; 1, ;
 */
static uint8_t tp_read_xy2(uint16_t *x, uint16_t *y)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
    uint16_t x1, y1;
    uint16_t x2, y2;

    tp_read_xy(&x1, &y1);   /*  */
 8007256:	f107 020c 	add.w	r2, r7, #12
 800725a:	f107 030e 	add.w	r3, r7, #14
 800725e:	4611      	mov	r1, r2
 8007260:	4618      	mov	r0, r3
 8007262:	f7ff ffc5 	bl	80071f0 <tp_read_xy>
    tp_read_xy(&x2, &y2);   /*  */
 8007266:	f107 0208 	add.w	r2, r7, #8
 800726a:	f107 030a 	add.w	r3, r7, #10
 800726e:	4611      	mov	r1, r2
 8007270:	4618      	mov	r0, r3
 8007272:	f7ff ffbd 	bl	80071f0 <tp_read_xy>

    /* +-TP_ERR_RANGE */
    if (((x2 <= x1 && x1 < x2 + TP_ERR_RANGE) || (x1 <= x2 && x2 < x1 + TP_ERR_RANGE)) &&
 8007276:	897a      	ldrh	r2, [r7, #10]
 8007278:	89fb      	ldrh	r3, [r7, #14]
 800727a:	429a      	cmp	r2, r3
 800727c:	d804      	bhi.n	8007288 <tp_read_xy2+0x3c>
 800727e:	897b      	ldrh	r3, [r7, #10]
 8007280:	3331      	adds	r3, #49	; 0x31
 8007282:	89fa      	ldrh	r2, [r7, #14]
 8007284:	4293      	cmp	r3, r2
 8007286:	da08      	bge.n	800729a <tp_read_xy2+0x4e>
 8007288:	89fa      	ldrh	r2, [r7, #14]
 800728a:	897b      	ldrh	r3, [r7, #10]
 800728c:	429a      	cmp	r2, r3
 800728e:	d82c      	bhi.n	80072ea <tp_read_xy2+0x9e>
 8007290:	89fb      	ldrh	r3, [r7, #14]
 8007292:	3331      	adds	r3, #49	; 0x31
 8007294:	897a      	ldrh	r2, [r7, #10]
 8007296:	4293      	cmp	r3, r2
 8007298:	db27      	blt.n	80072ea <tp_read_xy2+0x9e>
            ((y2 <= y1 && y1 < y2 + TP_ERR_RANGE) || (y1 <= y2 && y2 < y1 + TP_ERR_RANGE)))
 800729a:	893a      	ldrh	r2, [r7, #8]
 800729c:	89bb      	ldrh	r3, [r7, #12]
    if (((x2 <= x1 && x1 < x2 + TP_ERR_RANGE) || (x1 <= x2 && x2 < x1 + TP_ERR_RANGE)) &&
 800729e:	429a      	cmp	r2, r3
 80072a0:	d804      	bhi.n	80072ac <tp_read_xy2+0x60>
            ((y2 <= y1 && y1 < y2 + TP_ERR_RANGE) || (y1 <= y2 && y2 < y1 + TP_ERR_RANGE)))
 80072a2:	893b      	ldrh	r3, [r7, #8]
 80072a4:	3331      	adds	r3, #49	; 0x31
 80072a6:	89ba      	ldrh	r2, [r7, #12]
 80072a8:	4293      	cmp	r3, r2
 80072aa:	da08      	bge.n	80072be <tp_read_xy2+0x72>
 80072ac:	89ba      	ldrh	r2, [r7, #12]
 80072ae:	893b      	ldrh	r3, [r7, #8]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d81a      	bhi.n	80072ea <tp_read_xy2+0x9e>
 80072b4:	89bb      	ldrh	r3, [r7, #12]
 80072b6:	3331      	adds	r3, #49	; 0x31
 80072b8:	893a      	ldrh	r2, [r7, #8]
 80072ba:	4293      	cmp	r3, r2
 80072bc:	db15      	blt.n	80072ea <tp_read_xy2+0x9e>
    {
        *x = (x1 + x2) / 2;
 80072be:	89fb      	ldrh	r3, [r7, #14]
 80072c0:	461a      	mov	r2, r3
 80072c2:	897b      	ldrh	r3, [r7, #10]
 80072c4:	4413      	add	r3, r2
 80072c6:	0fda      	lsrs	r2, r3, #31
 80072c8:	4413      	add	r3, r2
 80072ca:	105b      	asrs	r3, r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	801a      	strh	r2, [r3, #0]
        *y = (y1 + y2) / 2;
 80072d2:	89bb      	ldrh	r3, [r7, #12]
 80072d4:	461a      	mov	r2, r3
 80072d6:	893b      	ldrh	r3, [r7, #8]
 80072d8:	4413      	add	r3, r2
 80072da:	0fda      	lsrs	r2, r3, #31
 80072dc:	4413      	add	r3, r2
 80072de:	105b      	asrs	r3, r3, #1
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	801a      	strh	r2, [r3, #0]
        return 1;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e000      	b.n	80072ec <tp_read_xy2+0xa0>
    }

    return 0;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <tp_draw_touch_point>:
 * @param       x,y   : 
 * @param       color : 
 * @retval      
 */
static void tp_draw_touch_point(uint16_t x, uint16_t y, uint16_t color)
{
 80072f4:	b590      	push	{r4, r7, lr}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	4603      	mov	r3, r0
 80072fc:	80fb      	strh	r3, [r7, #6]
 80072fe:	460b      	mov	r3, r1
 8007300:	80bb      	strh	r3, [r7, #4]
 8007302:	4613      	mov	r3, r2
 8007304:	807b      	strh	r3, [r7, #2]
    lcd_draw_line(x - 12, y, x + 13, y, color); /*  */
 8007306:	88fb      	ldrh	r3, [r7, #6]
 8007308:	3b0c      	subs	r3, #12
 800730a:	b298      	uxth	r0, r3
 800730c:	88fb      	ldrh	r3, [r7, #6]
 800730e:	330d      	adds	r3, #13
 8007310:	b29a      	uxth	r2, r3
 8007312:	88bc      	ldrh	r4, [r7, #4]
 8007314:	88b9      	ldrh	r1, [r7, #4]
 8007316:	887b      	ldrh	r3, [r7, #2]
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	4623      	mov	r3, r4
 800731c:	f7fe fcde 	bl	8005cdc <lcd_draw_line>
    lcd_draw_line(x, y - 12, x, y + 13, color); /*  */
 8007320:	88bb      	ldrh	r3, [r7, #4]
 8007322:	3b0c      	subs	r3, #12
 8007324:	b299      	uxth	r1, r3
 8007326:	88bb      	ldrh	r3, [r7, #4]
 8007328:	330d      	adds	r3, #13
 800732a:	b29c      	uxth	r4, r3
 800732c:	88fa      	ldrh	r2, [r7, #6]
 800732e:	88f8      	ldrh	r0, [r7, #6]
 8007330:	887b      	ldrh	r3, [r7, #2]
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	4623      	mov	r3, r4
 8007336:	f7fe fcd1 	bl	8005cdc <lcd_draw_line>
    lcd_draw_point(x + 1, y + 1, color);
 800733a:	88fb      	ldrh	r3, [r7, #6]
 800733c:	3301      	adds	r3, #1
 800733e:	b298      	uxth	r0, r3
 8007340:	88bb      	ldrh	r3, [r7, #4]
 8007342:	3301      	adds	r3, #1
 8007344:	b29b      	uxth	r3, r3
 8007346:	887a      	ldrh	r2, [r7, #2]
 8007348:	4619      	mov	r1, r3
 800734a:	f7fe f9db 	bl	8005704 <lcd_draw_point>
    lcd_draw_point(x - 1, y + 1, color);
 800734e:	88fb      	ldrh	r3, [r7, #6]
 8007350:	3b01      	subs	r3, #1
 8007352:	b298      	uxth	r0, r3
 8007354:	88bb      	ldrh	r3, [r7, #4]
 8007356:	3301      	adds	r3, #1
 8007358:	b29b      	uxth	r3, r3
 800735a:	887a      	ldrh	r2, [r7, #2]
 800735c:	4619      	mov	r1, r3
 800735e:	f7fe f9d1 	bl	8005704 <lcd_draw_point>
    lcd_draw_point(x + 1, y - 1, color);
 8007362:	88fb      	ldrh	r3, [r7, #6]
 8007364:	3301      	adds	r3, #1
 8007366:	b298      	uxth	r0, r3
 8007368:	88bb      	ldrh	r3, [r7, #4]
 800736a:	3b01      	subs	r3, #1
 800736c:	b29b      	uxth	r3, r3
 800736e:	887a      	ldrh	r2, [r7, #2]
 8007370:	4619      	mov	r1, r3
 8007372:	f7fe f9c7 	bl	8005704 <lcd_draw_point>
    lcd_draw_point(x - 1, y - 1, color);
 8007376:	88fb      	ldrh	r3, [r7, #6]
 8007378:	3b01      	subs	r3, #1
 800737a:	b298      	uxth	r0, r3
 800737c:	88bb      	ldrh	r3, [r7, #4]
 800737e:	3b01      	subs	r3, #1
 8007380:	b29b      	uxth	r3, r3
 8007382:	887a      	ldrh	r2, [r7, #2]
 8007384:	4619      	mov	r1, r3
 8007386:	f7fe f9bd 	bl	8005704 <lcd_draw_point>
    lcd_draw_circle(x, y, 6, color);            /*  */
 800738a:	887b      	ldrh	r3, [r7, #2]
 800738c:	88b9      	ldrh	r1, [r7, #4]
 800738e:	88f8      	ldrh	r0, [r7, #6]
 8007390:	2206      	movs	r2, #6
 8007392:	f7fe fd5b 	bl	8005e4c <lcd_draw_circle>
}
 8007396:	bf00      	nop
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	bd90      	pop	{r4, r7, pc}
	...

080073a0 <map_coordinates>:
//    }
//}

//  0-240, 80-320  28x28 
int map_coordinates(uint16_t x, uint16_t y)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b091      	sub	sp, #68	; 0x44
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	4603      	mov	r3, r0
 80073a8:	460a      	mov	r2, r1
 80073aa:	80fb      	strh	r3, [r7, #6]
 80073ac:	4613      	mov	r3, r2
 80073ae:	80bb      	strh	r3, [r7, #4]
    if (x >= 0 && x <= 240 && y >= 80 && y <= 320)
 80073b0:	88fb      	ldrh	r3, [r7, #6]
 80073b2:	2bf0      	cmp	r3, #240	; 0xf0
 80073b4:	d845      	bhi.n	8007442 <map_coordinates+0xa2>
 80073b6:	88bb      	ldrh	r3, [r7, #4]
 80073b8:	2b4f      	cmp	r3, #79	; 0x4f
 80073ba:	d942      	bls.n	8007442 <map_coordinates+0xa2>
 80073bc:	88bb      	ldrh	r3, [r7, #4]
 80073be:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80073c2:	d83e      	bhi.n	8007442 <map_coordinates+0xa2>
    {
        int mapped_x = x * 28 / 240;
 80073c4:	88fa      	ldrh	r2, [r7, #6]
 80073c6:	4613      	mov	r3, r2
 80073c8:	00db      	lsls	r3, r3, #3
 80073ca:	1a9b      	subs	r3, r3, r2
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4a20      	ldr	r2, [pc, #128]	; (8007450 <map_coordinates+0xb0>)
 80073d0:	fb82 1203 	smull	r1, r2, r2, r3
 80073d4:	441a      	add	r2, r3
 80073d6:	11d2      	asrs	r2, r2, #7
 80073d8:	17db      	asrs	r3, r3, #31
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        int mapped_y = (y - 80) * 28 / 240;
 80073de:	88bb      	ldrh	r3, [r7, #4]
 80073e0:	f1a3 0250 	sub.w	r2, r3, #80	; 0x50
 80073e4:	4613      	mov	r3, r2
 80073e6:	00db      	lsls	r3, r3, #3
 80073e8:	1a9b      	subs	r3, r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4a18      	ldr	r2, [pc, #96]	; (8007450 <map_coordinates+0xb0>)
 80073ee:	fb82 1203 	smull	r1, r2, r2, r3
 80073f2:	441a      	add	r2, r3
 80073f4:	11d2      	asrs	r2, r2, #7
 80073f6:	17db      	asrs	r3, r3, #31
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	63bb      	str	r3, [r7, #56]	; 0x38

        // 
        int neighbors_x[5] = { mapped_x, mapped_x - 1, mapped_x + 1, mapped_x, mapped_x };
 80073fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073fe:	623b      	str	r3, [r7, #32]
 8007400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007402:	3b01      	subs	r3, #1
 8007404:	627b      	str	r3, [r7, #36]	; 0x24
 8007406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007408:	3301      	adds	r3, #1
 800740a:	62bb      	str	r3, [r7, #40]	; 0x28
 800740c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800740e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007412:	633b      	str	r3, [r7, #48]	; 0x30
        int neighbors_y[5] = { mapped_y, mapped_y, mapped_y, mapped_y - 1, mapped_y + 1 };
 8007414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741a:	613b      	str	r3, [r7, #16]
 800741c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741e:	617b      	str	r3, [r7, #20]
 8007420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007422:	3b01      	subs	r3, #1
 8007424:	61bb      	str	r3, [r7, #24]
 8007426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007428:	3301      	adds	r3, #1
 800742a:	61fb      	str	r3, [r7, #28]

        int index = neighbors_y[0] * 28 + neighbors_x[0];
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	4613      	mov	r3, r2
 8007430:	00db      	lsls	r3, r3, #3
 8007432:	1a9b      	subs	r3, r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	461a      	mov	r2, r3
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	4413      	add	r3, r2
 800743c:	637b      	str	r3, [r7, #52]	; 0x34
        return index;
 800743e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007440:	e7ff      	b.n	8007442 <map_coordinates+0xa2>
//				lcd_show_string(0, 30, 240, 20, 16, show_str, 0xF800);
//            }
//        }
//    }
    }
}
 8007442:	4618      	mov	r0, r3
 8007444:	3744      	adds	r7, #68	; 0x44
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	88888889 	.word	0x88888889

08007454 <tp_draw_big_point>:

int tp_draw_big_point(uint16_t x, uint16_t y, uint16_t color)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	80fb      	strh	r3, [r7, #6]
 800745e:	460b      	mov	r3, r1
 8007460:	80bb      	strh	r3, [r7, #4]
 8007462:	4613      	mov	r3, r2
 8007464:	807b      	strh	r3, [r7, #2]
    //  LCD 
    int size = 4;
 8007466:	2304      	movs	r3, #4
 8007468:	60fb      	str	r3, [r7, #12]
    int size_2 = size / 2;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	0fda      	lsrs	r2, r3, #31
 800746e:	4413      	add	r3, r2
 8007470:	105b      	asrs	r3, r3, #1
 8007472:	60bb      	str	r3, [r7, #8]
    for(int i = 0; i < size; i++)
 8007474:	2300      	movs	r3, #0
 8007476:	617b      	str	r3, [r7, #20]
 8007478:	e026      	b.n	80074c8 <tp_draw_big_point+0x74>
    {
        for(int j = 0; j < size; j++)
 800747a:	2300      	movs	r3, #0
 800747c:	613b      	str	r3, [r7, #16]
 800747e:	e01c      	b.n	80074ba <tp_draw_big_point+0x66>
        {
            lcd_draw_point(x + i - size_2-4, y + j - size_2+2, color);
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	b29a      	uxth	r2, r3
 8007484:	88fb      	ldrh	r3, [r7, #6]
 8007486:	4413      	add	r3, r2
 8007488:	b29a      	uxth	r2, r3
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	b29b      	uxth	r3, r3
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	b29b      	uxth	r3, r3
 8007492:	3b04      	subs	r3, #4
 8007494:	b298      	uxth	r0, r3
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	b29a      	uxth	r2, r3
 800749a:	88bb      	ldrh	r3, [r7, #4]
 800749c:	4413      	add	r3, r2
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	3302      	adds	r3, #2
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	887a      	ldrh	r2, [r7, #2]
 80074ae:	4619      	mov	r1, r3
 80074b0:	f7fe f928 	bl	8005704 <lcd_draw_point>
        for(int j = 0; j < size; j++)
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	3301      	adds	r3, #1
 80074b8:	613b      	str	r3, [r7, #16]
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	429a      	cmp	r2, r3
 80074c0:	dbde      	blt.n	8007480 <tp_draw_big_point+0x2c>
    for(int i = 0; i < size; i++)
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	3301      	adds	r3, #1
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	dbd4      	blt.n	800747a <tp_draw_big_point+0x26>
//	    lcd_draw_point(x + 1, y, color);
//	    lcd_draw_point(x, y + 1, color);
//	    lcd_draw_point(x + 1, y + 1, color);

    //  map_coordinates  numsinput 
    return map_coordinates(x, y);
 80074d0:	88ba      	ldrh	r2, [r7, #4]
 80074d2:	88fb      	ldrh	r3, [r7, #6]
 80074d4:	4611      	mov	r1, r2
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7ff ff62 	bl	80073a0 <map_coordinates>
 80074dc:	4603      	mov	r3, r0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3718      	adds	r7, #24
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <tp_scan>:
 *   @arg       1, ()
 *
 * @retval      0, ; 1, ;
 */
static uint8_t tp_scan(uint8_t mode)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	4603      	mov	r3, r0
 80074f0:	71fb      	strb	r3, [r7, #7]
    if (T_PEN == 0)     /*  */
 80074f2:	2102      	movs	r1, #2
 80074f4:	4846      	ldr	r0, [pc, #280]	; (8007610 <tp_scan+0x128>)
 80074f6:	f001 f879 	bl	80085ec <HAL_GPIO_ReadPin>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d166      	bne.n	80075ce <tp_scan+0xe6>
    {
        if (mode)       /* ,  */
 8007500:	79fb      	ldrb	r3, [r7, #7]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d004      	beq.n	8007510 <tp_scan+0x28>
        {
            tp_read_xy2(&tp_dev.x[0], &tp_dev.y[0]);
 8007506:	4943      	ldr	r1, [pc, #268]	; (8007614 <tp_scan+0x12c>)
 8007508:	4843      	ldr	r0, [pc, #268]	; (8007618 <tp_scan+0x130>)
 800750a:	f7ff fe9f 	bl	800724c <tp_read_xy2>
 800750e:	e04c      	b.n	80075aa <tp_scan+0xc2>
        }
        else if (tp_read_xy2(&tp_dev.x[0], &tp_dev.y[0]))     /* ,  */
 8007510:	4940      	ldr	r1, [pc, #256]	; (8007614 <tp_scan+0x12c>)
 8007512:	4841      	ldr	r0, [pc, #260]	; (8007618 <tp_scan+0x130>)
 8007514:	f7ff fe9a 	bl	800724c <tp_read_xy2>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d045      	beq.n	80075aa <tp_scan+0xc2>
        {
            /* X (LCDX) */
            tp_dev.x[0] = (signed short)(tp_dev.x[0] - tp_dev.xc) / tp_dev.xfac + lcddev.width / 2;
 800751e:	4b3f      	ldr	r3, [pc, #252]	; (800761c <tp_scan+0x134>)
 8007520:	899a      	ldrh	r2, [r3, #12]
 8007522:	4b3e      	ldr	r3, [pc, #248]	; (800761c <tp_scan+0x134>)
 8007524:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8007528:	b29b      	uxth	r3, r3
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	b29b      	uxth	r3, r3
 800752e:	b21b      	sxth	r3, r3
 8007530:	ee07 3a90 	vmov	s15, r3
 8007534:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007538:	4b38      	ldr	r3, [pc, #224]	; (800761c <tp_scan+0x134>)
 800753a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800753e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007542:	4b37      	ldr	r3, [pc, #220]	; (8007620 <tp_scan+0x138>)
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	085b      	lsrs	r3, r3, #1
 8007548:	b29b      	uxth	r3, r3
 800754a:	ee07 3a90 	vmov	s15, r3
 800754e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800755a:	ee17 3a90 	vmov	r3, s15
 800755e:	b29a      	uxth	r2, r3
 8007560:	4b2e      	ldr	r3, [pc, #184]	; (800761c <tp_scan+0x134>)
 8007562:	819a      	strh	r2, [r3, #12]

            /* Y (LCDY) */
            tp_dev.y[0] = (signed short)(tp_dev.y[0] - tp_dev.yc) / tp_dev.yfac + lcddev.height / 2;
 8007564:	4b2d      	ldr	r3, [pc, #180]	; (800761c <tp_scan+0x134>)
 8007566:	8c1a      	ldrh	r2, [r3, #32]
 8007568:	4b2c      	ldr	r3, [pc, #176]	; (800761c <tp_scan+0x134>)
 800756a:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800756e:	b29b      	uxth	r3, r3
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	b29b      	uxth	r3, r3
 8007574:	b21b      	sxth	r3, r3
 8007576:	ee07 3a90 	vmov	s15, r3
 800757a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800757e:	4b27      	ldr	r3, [pc, #156]	; (800761c <tp_scan+0x134>)
 8007580:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8007584:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007588:	4b25      	ldr	r3, [pc, #148]	; (8007620 <tp_scan+0x138>)
 800758a:	885b      	ldrh	r3, [r3, #2]
 800758c:	085b      	lsrs	r3, r3, #1
 800758e:	b29b      	uxth	r3, r3
 8007590:	ee07 3a90 	vmov	s15, r3
 8007594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800759c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075a0:	ee17 3a90 	vmov	r3, s15
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	4b1d      	ldr	r3, [pc, #116]	; (800761c <tp_scan+0x134>)
 80075a8:	841a      	strh	r2, [r3, #32]
        }

        if ((tp_dev.sta & TP_PRES_DOWN) == 0)   /*  */
 80075aa:	4b1c      	ldr	r3, [pc, #112]	; (800761c <tp_scan+0x134>)
 80075ac:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80075ae:	b21b      	sxth	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	db27      	blt.n	8007604 <tp_scan+0x11c>
        {
            tp_dev.sta = TP_PRES_DOWN | TP_CATH_PRES;   /*  */
 80075b4:	4b19      	ldr	r3, [pc, #100]	; (800761c <tp_scan+0x134>)
 80075b6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80075ba:	869a      	strh	r2, [r3, #52]	; 0x34
            tp_dev.x[CT_MAX_TOUCH - 1] = tp_dev.x[0];   /*  */
 80075bc:	4b17      	ldr	r3, [pc, #92]	; (800761c <tp_scan+0x134>)
 80075be:	899a      	ldrh	r2, [r3, #12]
 80075c0:	4b16      	ldr	r3, [pc, #88]	; (800761c <tp_scan+0x134>)
 80075c2:	83da      	strh	r2, [r3, #30]
            tp_dev.y[CT_MAX_TOUCH - 1] = tp_dev.y[0];
 80075c4:	4b15      	ldr	r3, [pc, #84]	; (800761c <tp_scan+0x134>)
 80075c6:	8c1a      	ldrh	r2, [r3, #32]
 80075c8:	4b14      	ldr	r3, [pc, #80]	; (800761c <tp_scan+0x134>)
 80075ca:	865a      	strh	r2, [r3, #50]	; 0x32
 80075cc:	e01a      	b.n	8007604 <tp_scan+0x11c>
        }
    }
    else
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 80075ce:	4b13      	ldr	r3, [pc, #76]	; (800761c <tp_scan+0x134>)
 80075d0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80075d2:	b21b      	sxth	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	da07      	bge.n	80075e8 <tp_scan+0x100>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 80075d8:	4b10      	ldr	r3, [pc, #64]	; (800761c <tp_scan+0x134>)
 80075da:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80075dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	4b0e      	ldr	r3, [pc, #56]	; (800761c <tp_scan+0x134>)
 80075e4:	869a      	strh	r2, [r3, #52]	; 0x34
 80075e6:	e00d      	b.n	8007604 <tp_scan+0x11c>
        }
        else     /*  */
        {
            tp_dev.x[CT_MAX_TOUCH - 1] = 0;
 80075e8:	4b0c      	ldr	r3, [pc, #48]	; (800761c <tp_scan+0x134>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	83da      	strh	r2, [r3, #30]
            tp_dev.y[CT_MAX_TOUCH - 1] = 0;
 80075ee:	4b0b      	ldr	r3, [pc, #44]	; (800761c <tp_scan+0x134>)
 80075f0:	2200      	movs	r2, #0
 80075f2:	865a      	strh	r2, [r3, #50]	; 0x32
            tp_dev.x[0] = 0xFFFF;
 80075f4:	4b09      	ldr	r3, [pc, #36]	; (800761c <tp_scan+0x134>)
 80075f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80075fa:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xFFFF;
 80075fc:	4b07      	ldr	r3, [pc, #28]	; (800761c <tp_scan+0x134>)
 80075fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007602:	841a      	strh	r2, [r3, #32]
        }
    }

    return tp_dev.sta & TP_PRES_DOWN; /*  */
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	40020400 	.word	0x40020400
 8007614:	20003818 	.word	0x20003818
 8007618:	20003804 	.word	0x20003804
 800761c:	200037f8 	.word	0x200037f8
 8007620:	20004484 	.word	0x20004484

08007624 <tp_save_adjust_data>:
 *              13
 * @param       
 * @retval      
 */
void tp_save_adjust_data(void)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
    uint8_t *p = (uint8_t *)&tp_dev.xfac;   /*  */
 800762a:	4b07      	ldr	r3, [pc, #28]	; (8007648 <tp_save_adjust_data+0x24>)
 800762c:	607b      	str	r3, [r7, #4]
     * p+8tp_dev.xoff,p+10,tp_dev.yoff
     * 12(4)
     * p+12(0X0A)
     * p[12]0X0A. .
     */
    at24cxx_write(TP_SAVE_ADDR_BASE, p, 12);                /* 12(xfac,yfac,xc,yc) */
 800762e:	220c      	movs	r2, #12
 8007630:	6879      	ldr	r1, [r7, #4]
 8007632:	2028      	movs	r0, #40	; 0x28
 8007634:	f7fb f96a 	bl	800290c <at24cxx_write>
    at24cxx_write_one_byte(TP_SAVE_ADDR_BASE + 12, 0X0A);   /*  */
 8007638:	210a      	movs	r1, #10
 800763a:	2034      	movs	r0, #52	; 0x34
 800763c:	f7fb f91b 	bl	8002876 <at24cxx_write_one_byte>
}
 8007640:	bf00      	nop
 8007642:	3708      	adds	r7, #8
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	20003830 	.word	0x20003830

0800764c <tp_get_adjust_data>:
 * @param       
 * @retval      0
 *              1
 */
uint8_t tp_get_adjust_data(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
    uint8_t *p = (uint8_t *)&tp_dev.xfac;
 8007652:	4b0c      	ldr	r3, [pc, #48]	; (8007684 <tp_get_adjust_data+0x38>)
 8007654:	607b      	str	r3, [r7, #4]
    uint8_t temp = 0;
 8007656:	2300      	movs	r3, #0
 8007658:	70fb      	strb	r3, [r7, #3]

    /* tp_dev.xfac, ,
     * tp_dev.xfac, , 
     * . ()/().
     */
    at24cxx_read(TP_SAVE_ADDR_BASE, p, 12);                 /* 12 */
 800765a:	220c      	movs	r2, #12
 800765c:	6879      	ldr	r1, [r7, #4]
 800765e:	2028      	movs	r0, #40	; 0x28
 8007660:	f7fb f936 	bl	80028d0 <at24cxx_read>
    temp = at24cxx_read_one_byte(TP_SAVE_ADDR_BASE + 12);   /*  */
 8007664:	2034      	movs	r0, #52	; 0x34
 8007666:	f7fb f8d6 	bl	8002816 <at24cxx_read_one_byte>
 800766a:	4603      	mov	r3, r0
 800766c:	70fb      	strb	r3, [r7, #3]

    if (temp == 0X0A)
 800766e:	78fb      	ldrb	r3, [r7, #3]
 8007670:	2b0a      	cmp	r3, #10
 8007672:	d101      	bne.n	8007678 <tp_get_adjust_data+0x2c>
    {
        return 1;
 8007674:	2301      	movs	r3, #1
 8007676:	e000      	b.n	800767a <tp_get_adjust_data+0x2e>
    }

    return 0;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	20003830 	.word	0x20003830

08007688 <tp_adjust_info_show>:
 * @param       xy[5][2]: 5
 * @param       px,py   : x,y(1)
 * @retval      
 */
static void tp_adjust_info_show(uint16_t xy[5][2], double px, double py)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b090      	sub	sp, #64	; 0x40
 800768c:	af04      	add	r7, sp, #16
 800768e:	6178      	str	r0, [r7, #20]
 8007690:	ed87 0b02 	vstr	d0, [r7, #8]
 8007694:	ed87 1b00 	vstr	d1, [r7]
    uint8_t i;
    char sbuf[20];

    for (i = 0; i < 5; i++)   /* 5 */
 8007698:	2300      	movs	r3, #0
 800769a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800769e:	e056      	b.n	800774e <tp_adjust_info_show+0xc6>
    {
        sprintf(sbuf, "x%d:%d", i + 1, xy[i][0]);
 80076a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80076a4:	1c59      	adds	r1, r3, #1
 80076a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	4413      	add	r3, r2
 80076b0:	881b      	ldrh	r3, [r3, #0]
 80076b2:	f107 0018 	add.w	r0, r7, #24
 80076b6:	460a      	mov	r2, r1
 80076b8:	4956      	ldr	r1, [pc, #344]	; (8007814 <tp_adjust_info_show+0x18c>)
 80076ba:	f003 f8e5 	bl	800a888 <siprintf>
        lcd_show_string(40, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 80076be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	461a      	mov	r2, r3
 80076c6:	0092      	lsls	r2, r2, #2
 80076c8:	4413      	add	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	33a0      	adds	r3, #160	; 0xa0
 80076d0:	b299      	uxth	r1, r3
 80076d2:	4b51      	ldr	r3, [pc, #324]	; (8007818 <tp_adjust_info_show+0x190>)
 80076d4:	881a      	ldrh	r2, [r3, #0]
 80076d6:	4b50      	ldr	r3, [pc, #320]	; (8007818 <tp_adjust_info_show+0x190>)
 80076d8:	8858      	ldrh	r0, [r3, #2]
 80076da:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80076de:	9302      	str	r3, [sp, #8]
 80076e0:	f107 0318 	add.w	r3, r7, #24
 80076e4:	9301      	str	r3, [sp, #4]
 80076e6:	2310      	movs	r3, #16
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	4603      	mov	r3, r0
 80076ec:	2028      	movs	r0, #40	; 0x28
 80076ee:	f7fe fd37 	bl	8006160 <lcd_show_string>
        sprintf(sbuf, "y%d:%d", i + 1, xy[i][1]);
 80076f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80076f6:	1c59      	adds	r1, r3, #1
 80076f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	697a      	ldr	r2, [r7, #20]
 8007700:	4413      	add	r3, r2
 8007702:	885b      	ldrh	r3, [r3, #2]
 8007704:	f107 0018 	add.w	r0, r7, #24
 8007708:	460a      	mov	r2, r1
 800770a:	4944      	ldr	r1, [pc, #272]	; (800781c <tp_adjust_info_show+0x194>)
 800770c:	f003 f8bc 	bl	800a888 <siprintf>
        lcd_show_string(40 + 80, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 8007710:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007714:	b29b      	uxth	r3, r3
 8007716:	461a      	mov	r2, r3
 8007718:	0092      	lsls	r2, r2, #2
 800771a:	4413      	add	r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	b29b      	uxth	r3, r3
 8007720:	33a0      	adds	r3, #160	; 0xa0
 8007722:	b299      	uxth	r1, r3
 8007724:	4b3c      	ldr	r3, [pc, #240]	; (8007818 <tp_adjust_info_show+0x190>)
 8007726:	881a      	ldrh	r2, [r3, #0]
 8007728:	4b3b      	ldr	r3, [pc, #236]	; (8007818 <tp_adjust_info_show+0x190>)
 800772a:	8858      	ldrh	r0, [r3, #2]
 800772c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8007730:	9302      	str	r3, [sp, #8]
 8007732:	f107 0318 	add.w	r3, r7, #24
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	2310      	movs	r3, #16
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	4603      	mov	r3, r0
 800773e:	2078      	movs	r0, #120	; 0x78
 8007740:	f7fe fd0e 	bl	8006160 <lcd_show_string>
    for (i = 0; i < 5; i++)   /* 5 */
 8007744:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007748:	3301      	adds	r3, #1
 800774a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800774e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007752:	2b04      	cmp	r3, #4
 8007754:	d9a4      	bls.n	80076a0 <tp_adjust_info_show+0x18>
    }

    /* X/Y */
    lcd_fill(40, 160 + (i * 20), lcddev.width - 1, 16, WHITE);  /* px,py */
 8007756:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800775a:	b29b      	uxth	r3, r3
 800775c:	461a      	mov	r2, r3
 800775e:	0092      	lsls	r2, r2, #2
 8007760:	4413      	add	r3, r2
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	b29b      	uxth	r3, r3
 8007766:	33a0      	adds	r3, #160	; 0xa0
 8007768:	b299      	uxth	r1, r3
 800776a:	4b2b      	ldr	r3, [pc, #172]	; (8007818 <tp_adjust_info_show+0x190>)
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	3b01      	subs	r3, #1
 8007770:	b29a      	uxth	r2, r3
 8007772:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2310      	movs	r3, #16
 800777a:	2028      	movs	r0, #40	; 0x28
 800777c:	f7fe fa70 	bl	8005c60 <lcd_fill>
    sprintf(sbuf, "px:%0.2f", px);
 8007780:	f107 0018 	add.w	r0, r7, #24
 8007784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007788:	4925      	ldr	r1, [pc, #148]	; (8007820 <tp_adjust_info_show+0x198>)
 800778a:	f003 f87d 	bl	800a888 <siprintf>
    sbuf[7] = 0; /*  */
 800778e:	2300      	movs	r3, #0
 8007790:	77fb      	strb	r3, [r7, #31]
    lcd_show_string(40, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 8007792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007796:	b29b      	uxth	r3, r3
 8007798:	461a      	mov	r2, r3
 800779a:	0092      	lsls	r2, r2, #2
 800779c:	4413      	add	r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	33a0      	adds	r3, #160	; 0xa0
 80077a4:	b299      	uxth	r1, r3
 80077a6:	4b1c      	ldr	r3, [pc, #112]	; (8007818 <tp_adjust_info_show+0x190>)
 80077a8:	881a      	ldrh	r2, [r3, #0]
 80077aa:	4b1b      	ldr	r3, [pc, #108]	; (8007818 <tp_adjust_info_show+0x190>)
 80077ac:	8858      	ldrh	r0, [r3, #2]
 80077ae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80077b2:	9302      	str	r3, [sp, #8]
 80077b4:	f107 0318 	add.w	r3, r7, #24
 80077b8:	9301      	str	r3, [sp, #4]
 80077ba:	2310      	movs	r3, #16
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	4603      	mov	r3, r0
 80077c0:	2028      	movs	r0, #40	; 0x28
 80077c2:	f7fe fccd 	bl	8006160 <lcd_show_string>
    sprintf(sbuf, "py:%0.2f", py);
 80077c6:	f107 0018 	add.w	r0, r7, #24
 80077ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077ce:	4915      	ldr	r1, [pc, #84]	; (8007824 <tp_adjust_info_show+0x19c>)
 80077d0:	f003 f85a 	bl	800a888 <siprintf>
    sbuf[7] = 0; /*  */
 80077d4:	2300      	movs	r3, #0
 80077d6:	77fb      	strb	r3, [r7, #31]
    lcd_show_string(40 + 80, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 80077d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80077dc:	b29b      	uxth	r3, r3
 80077de:	461a      	mov	r2, r3
 80077e0:	0092      	lsls	r2, r2, #2
 80077e2:	4413      	add	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	33a0      	adds	r3, #160	; 0xa0
 80077ea:	b299      	uxth	r1, r3
 80077ec:	4b0a      	ldr	r3, [pc, #40]	; (8007818 <tp_adjust_info_show+0x190>)
 80077ee:	881a      	ldrh	r2, [r3, #0]
 80077f0:	4b09      	ldr	r3, [pc, #36]	; (8007818 <tp_adjust_info_show+0x190>)
 80077f2:	8858      	ldrh	r0, [r3, #2]
 80077f4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80077f8:	9302      	str	r3, [sp, #8]
 80077fa:	f107 0318 	add.w	r3, r7, #24
 80077fe:	9301      	str	r3, [sp, #4]
 8007800:	2310      	movs	r3, #16
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	4603      	mov	r3, r0
 8007806:	2078      	movs	r0, #120	; 0x78
 8007808:	f7fe fcaa 	bl	8006160 <lcd_show_string>
}
 800780c:	bf00      	nop
 800780e:	3730      	adds	r7, #48	; 0x30
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	0800cb64 	.word	0x0800cb64
 8007818:	20004484 	.word	0x20004484
 800781c:	0800cb6c 	.word	0x0800cb6c
 8007820:	0800cb74 	.word	0x0800cb74
 8007824:	0800cb80 	.word	0x0800cb80

08007828 <tp_adjust>:
 *
 * @param       
 * @retval      
 */
void tp_adjust(void)
{
 8007828:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800782c:	b094      	sub	sp, #80	; 0x50
 800782e:	af04      	add	r7, sp, #16
    uint16_t pxy[5][2];     /*  */
    uint8_t  cnt = 0;
 8007830:	2300      	movs	r3, #0
 8007832:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    short s1, s2, s3, s4;   /* 4 */
    double px, py;          /* X,Y, */
    uint16_t outtime = 0;
 8007836:	2300      	movs	r3, #0
 8007838:	84fb      	strh	r3, [r7, #38]	; 0x26
    cnt = 0;
 800783a:	2300      	movs	r3, #0
 800783c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    lcd_clear(WHITE);       /*  */
 8007840:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007844:	f7fe f9de 	bl	8005c04 <lcd_clear>
    lcd_show_string(40, 40, 160, 100, 16, TP_REMIND_MSG_TBL, RED); /*  */
 8007848:	4b54      	ldr	r3, [pc, #336]	; (800799c <tp_adjust+0x174>)
 800784a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800784e:	9202      	str	r2, [sp, #8]
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	2310      	movs	r3, #16
 8007854:	9300      	str	r3, [sp, #0]
 8007856:	2364      	movs	r3, #100	; 0x64
 8007858:	22a0      	movs	r2, #160	; 0xa0
 800785a:	2128      	movs	r1, #40	; 0x28
 800785c:	2028      	movs	r0, #40	; 0x28
 800785e:	f7fe fc7f 	bl	8006160 <lcd_show_string>
    tp_draw_touch_point(20, 20, RED);   /* 1 */
 8007862:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007866:	2114      	movs	r1, #20
 8007868:	2014      	movs	r0, #20
 800786a:	f7ff fd43 	bl	80072f4 <tp_draw_touch_point>
    tp_dev.sta = 0;         /*  */
 800786e:	4b4c      	ldr	r3, [pc, #304]	; (80079a0 <tp_adjust+0x178>)
 8007870:	2200      	movs	r2, #0
 8007872:	869a      	strh	r2, [r3, #52]	; 0x34

    while (1)               /* 10, */
    {
        tp_dev.scan(1);     /*  */
 8007874:	4b4a      	ldr	r3, [pc, #296]	; (80079a0 <tp_adjust+0x178>)
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2001      	movs	r0, #1
 800787a:	4798      	blx	r3

        if ((tp_dev.sta & 0xc000) == TP_CATH_PRES)   /* (.) */
 800787c:	4b48      	ldr	r3, [pc, #288]	; (80079a0 <tp_adjust+0x178>)
 800787e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8007880:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007884:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007888:	f040 81d3 	bne.w	8007c32 <tp_adjust+0x40a>
        {
            outtime = 0;
 800788c:	2300      	movs	r3, #0
 800788e:	84fb      	strh	r3, [r7, #38]	; 0x26
            tp_dev.sta &= ~TP_CATH_PRES;    /* . */
 8007890:	4b43      	ldr	r3, [pc, #268]	; (80079a0 <tp_adjust+0x178>)
 8007892:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8007894:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007898:	b29a      	uxth	r2, r3
 800789a:	4b41      	ldr	r3, [pc, #260]	; (80079a0 <tp_adjust+0x178>)
 800789c:	869a      	strh	r2, [r3, #52]	; 0x34

            pxy[cnt][0] = tp_dev.x[0];      /* X */
 800789e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80078a2:	4a3f      	ldr	r2, [pc, #252]	; (80079a0 <tp_adjust+0x178>)
 80078a4:	8992      	ldrh	r2, [r2, #12]
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	3338      	adds	r3, #56	; 0x38
 80078aa:	f107 0108 	add.w	r1, r7, #8
 80078ae:	440b      	add	r3, r1
 80078b0:	f823 2c38 	strh.w	r2, [r3, #-56]
            pxy[cnt][1] = tp_dev.y[0];      /* Y */
 80078b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80078b8:	4a39      	ldr	r2, [pc, #228]	; (80079a0 <tp_adjust+0x178>)
 80078ba:	8c12      	ldrh	r2, [r2, #32]
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	3338      	adds	r3, #56	; 0x38
 80078c0:	f107 0108 	add.w	r1, r7, #8
 80078c4:	440b      	add	r3, r1
 80078c6:	f823 2c36 	strh.w	r2, [r3, #-54]
            cnt++;
 80078ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80078ce:	3301      	adds	r3, #1
 80078d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

            switch (cnt)
 80078d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80078d8:	3b01      	subs	r3, #1
 80078da:	2b04      	cmp	r3, #4
 80078dc:	f200 81a9 	bhi.w	8007c32 <tp_adjust+0x40a>
 80078e0:	a201      	add	r2, pc, #4	; (adr r2, 80078e8 <tp_adjust+0xc0>)
 80078e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e6:	bf00      	nop
 80078e8:	080078fd 	.word	0x080078fd
 80078ec:	0800791f 	.word	0x0800791f
 80078f0:	08007949 	.word	0x08007949
 80078f4:	08007979 	.word	0x08007979
 80078f8:	080079a9 	.word	0x080079a9
            {
                case 1:
                    tp_draw_touch_point(20, 20, WHITE);                 /* 1 */
 80078fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007900:	2114      	movs	r1, #20
 8007902:	2014      	movs	r0, #20
 8007904:	f7ff fcf6 	bl	80072f4 <tp_draw_touch_point>
                    tp_draw_touch_point(lcddev.width - 20, 20, RED);    /* 2 */
 8007908:	4b26      	ldr	r3, [pc, #152]	; (80079a4 <tp_adjust+0x17c>)
 800790a:	881b      	ldrh	r3, [r3, #0]
 800790c:	3b14      	subs	r3, #20
 800790e:	b29b      	uxth	r3, r3
 8007910:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007914:	2114      	movs	r1, #20
 8007916:	4618      	mov	r0, r3
 8007918:	f7ff fcec 	bl	80072f4 <tp_draw_touch_point>
                    break;
 800791c:	e189      	b.n	8007c32 <tp_adjust+0x40a>

                case 2:
                    tp_draw_touch_point(lcddev.width - 20, 20, WHITE);  /* 2 */
 800791e:	4b21      	ldr	r3, [pc, #132]	; (80079a4 <tp_adjust+0x17c>)
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	3b14      	subs	r3, #20
 8007924:	b29b      	uxth	r3, r3
 8007926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800792a:	2114      	movs	r1, #20
 800792c:	4618      	mov	r0, r3
 800792e:	f7ff fce1 	bl	80072f4 <tp_draw_touch_point>
                    tp_draw_touch_point(20, lcddev.height - 20, RED);   /* 3 */
 8007932:	4b1c      	ldr	r3, [pc, #112]	; (80079a4 <tp_adjust+0x17c>)
 8007934:	885b      	ldrh	r3, [r3, #2]
 8007936:	3b14      	subs	r3, #20
 8007938:	b29b      	uxth	r3, r3
 800793a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800793e:	4619      	mov	r1, r3
 8007940:	2014      	movs	r0, #20
 8007942:	f7ff fcd7 	bl	80072f4 <tp_draw_touch_point>
                    break;
 8007946:	e174      	b.n	8007c32 <tp_adjust+0x40a>

                case 3:
                    tp_draw_touch_point(20, lcddev.height - 20, WHITE); /* 3 */
 8007948:	4b16      	ldr	r3, [pc, #88]	; (80079a4 <tp_adjust+0x17c>)
 800794a:	885b      	ldrh	r3, [r3, #2]
 800794c:	3b14      	subs	r3, #20
 800794e:	b29b      	uxth	r3, r3
 8007950:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007954:	4619      	mov	r1, r3
 8007956:	2014      	movs	r0, #20
 8007958:	f7ff fccc 	bl	80072f4 <tp_draw_touch_point>
                    tp_draw_touch_point(lcddev.width - 20, lcddev.height - 20, RED);    /* 4 */
 800795c:	4b11      	ldr	r3, [pc, #68]	; (80079a4 <tp_adjust+0x17c>)
 800795e:	881b      	ldrh	r3, [r3, #0]
 8007960:	3b14      	subs	r3, #20
 8007962:	b298      	uxth	r0, r3
 8007964:	4b0f      	ldr	r3, [pc, #60]	; (80079a4 <tp_adjust+0x17c>)
 8007966:	885b      	ldrh	r3, [r3, #2]
 8007968:	3b14      	subs	r3, #20
 800796a:	b29b      	uxth	r3, r3
 800796c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007970:	4619      	mov	r1, r3
 8007972:	f7ff fcbf 	bl	80072f4 <tp_draw_touch_point>
                    break;
 8007976:	e15c      	b.n	8007c32 <tp_adjust+0x40a>

                case 4:
                    lcd_clear(WHITE);   /* ,  */
 8007978:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800797c:	f7fe f942 	bl	8005c04 <lcd_clear>
                    tp_draw_touch_point(lcddev.width / 2, lcddev.height / 2, RED);  /* 5 */
 8007980:	4b08      	ldr	r3, [pc, #32]	; (80079a4 <tp_adjust+0x17c>)
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	085b      	lsrs	r3, r3, #1
 8007986:	b298      	uxth	r0, r3
 8007988:	4b06      	ldr	r3, [pc, #24]	; (80079a4 <tp_adjust+0x17c>)
 800798a:	885b      	ldrh	r3, [r3, #2]
 800798c:	085b      	lsrs	r3, r3, #1
 800798e:	b29b      	uxth	r3, r3
 8007990:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007994:	4619      	mov	r1, r3
 8007996:	f7ff fcad 	bl	80072f4 <tp_draw_touch_point>
                    break;
 800799a:	e14a      	b.n	8007c32 <tp_adjust+0x40a>
 800799c:	0800cae8 	.word	0x0800cae8
 80079a0:	200037f8 	.word	0x200037f8
 80079a4:	20004484 	.word	0x20004484

                case 5:     /* 5 */
                    s1 = pxy[1][0] - pxy[0][0]; /* 21X(AD) */
 80079a8:	89ba      	ldrh	r2, [r7, #12]
 80079aa:	893b      	ldrh	r3, [r7, #8]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	84bb      	strh	r3, [r7, #36]	; 0x24
                    s3 = pxy[3][0] - pxy[2][0]; /* 43X(AD) */
 80079b2:	8aba      	ldrh	r2, [r7, #20]
 80079b4:	8a3b      	ldrh	r3, [r7, #16]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	847b      	strh	r3, [r7, #34]	; 0x22
                    s2 = pxy[3][1] - pxy[1][1]; /* 42Y(AD) */
 80079bc:	8afa      	ldrh	r2, [r7, #22]
 80079be:	89fb      	ldrh	r3, [r7, #14]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	843b      	strh	r3, [r7, #32]
                    s4 = pxy[2][1] - pxy[0][1]; /* 31Y(AD) */
 80079c6:	8a7a      	ldrh	r2, [r7, #18]
 80079c8:	897b      	ldrh	r3, [r7, #10]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	83fb      	strh	r3, [r7, #30]

                    px = (double)s1 / s3;       /* X */
 80079d0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7f8 fdb5 	bl	8000544 <__aeabi_i2d>
 80079da:	4680      	mov	r8, r0
 80079dc:	4689      	mov	r9, r1
 80079de:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7f8 fdae 	bl	8000544 <__aeabi_i2d>
 80079e8:	4602      	mov	r2, r0
 80079ea:	460b      	mov	r3, r1
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f8 ff3c 	bl	800086c <__aeabi_ddiv>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
                    py = (double)s2 / s4;       /* Y */
 80079fc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7f8 fd9f 	bl	8000544 <__aeabi_i2d>
 8007a06:	4680      	mov	r8, r0
 8007a08:	4689      	mov	r9, r1
 8007a0a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7f8 fd98 	bl	8000544 <__aeabi_i2d>
 8007a14:	4602      	mov	r2, r0
 8007a16:	460b      	mov	r3, r1
 8007a18:	4640      	mov	r0, r8
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	f7f8 ff26 	bl	800086c <__aeabi_ddiv>
 8007a20:	4602      	mov	r2, r0
 8007a22:	460b      	mov	r3, r1
 8007a24:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

                    if (px < 0) px = -px;       /*  */
 8007a28:	f04f 0200 	mov.w	r2, #0
 8007a2c:	f04f 0300 	mov.w	r3, #0
 8007a30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007a34:	f7f9 f862 	bl	8000afc <__aeabi_dcmplt>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <tp_adjust+0x222>
 8007a3e:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8007a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a42:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8007a46:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
                    if (py < 0) py = -py;       /*  */
 8007a4a:	f04f 0200 	mov.w	r2, #0
 8007a4e:	f04f 0300 	mov.w	r3, #0
 8007a52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007a56:	f7f9 f851 	bl	8000afc <__aeabi_dcmplt>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d009      	beq.n	8007a74 <tp_adjust+0x24c>
 8007a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a62:	603b      	str	r3, [r7, #0]
 8007a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a66:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007a6a:	607b      	str	r3, [r7, #4]
 8007a6c:	ed97 7b00 	vldr	d7, [r7]
 8007a70:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28

                    if (px < 0.95 || px > 1.05 || py < 0.95 || py > 1.05 ||     /*  */
 8007a74:	a37b      	add	r3, pc, #492	; (adr r3, 8007c64 <tp_adjust+0x43c>)
 8007a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007a7e:	f7f9 f83d 	bl	8000afc <__aeabi_dcmplt>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d161      	bne.n	8007b4c <tp_adjust+0x324>
 8007a88:	a378      	add	r3, pc, #480	; (adr r3, 8007c6c <tp_adjust+0x444>)
 8007a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007a92:	f7f9 f851 	bl	8000b38 <__aeabi_dcmpgt>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d157      	bne.n	8007b4c <tp_adjust+0x324>
 8007a9c:	a371      	add	r3, pc, #452	; (adr r3, 8007c64 <tp_adjust+0x43c>)
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007aa6:	f7f9 f829 	bl	8000afc <__aeabi_dcmplt>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d14d      	bne.n	8007b4c <tp_adjust+0x324>
 8007ab0:	a36e      	add	r3, pc, #440	; (adr r3, 8007c6c <tp_adjust+0x444>)
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007aba:	f7f9 f83d 	bl	8000b38 <__aeabi_dcmpgt>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d143      	bne.n	8007b4c <tp_adjust+0x324>
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 ||  /* ,  */
 8007ac4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bfb8      	it	lt
 8007acc:	425b      	neglt	r3, r3
 8007ace:	b29b      	uxth	r3, r3
                    if (px < 0.95 || px > 1.05 || py < 0.95 || py > 1.05 ||     /*  */
 8007ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ad4:	d23a      	bcs.n	8007b4c <tp_adjust+0x324>
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 ||  /* ,  */
 8007ad6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	bfb8      	it	lt
 8007ade:	425b      	neglt	r3, r3
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ae6:	d231      	bcs.n	8007b4c <tp_adjust+0x324>
 8007ae8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	bfb8      	it	lt
 8007af0:	425b      	neglt	r3, r3
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007af8:	d228      	bcs.n	8007b4c <tp_adjust+0x324>
 8007afa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	bfb8      	it	lt
 8007b02:	425b      	neglt	r3, r3
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b0a:	d21f      	bcs.n	8007b4c <tp_adjust+0x324>
                            abs(s1) == 0 || abs(s2) == 0 || abs(s3) == 0 || abs(s4) == 0             /* , 0 */
 8007b0c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	bfb8      	it	lt
 8007b14:	425b      	neglt	r3, r3
 8007b16:	b29b      	uxth	r3, r3
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 ||  /* ,  */
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d017      	beq.n	8007b4c <tp_adjust+0x324>
                            abs(s1) == 0 || abs(s2) == 0 || abs(s3) == 0 || abs(s4) == 0             /* , 0 */
 8007b1c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	bfb8      	it	lt
 8007b24:	425b      	neglt	r3, r3
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d00f      	beq.n	8007b4c <tp_adjust+0x324>
 8007b2c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	bfb8      	it	lt
 8007b34:	425b      	neglt	r3, r3
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d007      	beq.n	8007b4c <tp_adjust+0x324>
 8007b3c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bfb8      	it	lt
 8007b44:	425b      	neglt	r3, r3
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11f      	bne.n	8007b8c <tp_adjust+0x364>
                       )
                    {
                        cnt = 0;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                        tp_draw_touch_point(lcddev.width / 2, lcddev.height / 2, WHITE); /* 5 */
 8007b52:	4b41      	ldr	r3, [pc, #260]	; (8007c58 <tp_adjust+0x430>)
 8007b54:	881b      	ldrh	r3, [r3, #0]
 8007b56:	085b      	lsrs	r3, r3, #1
 8007b58:	b298      	uxth	r0, r3
 8007b5a:	4b3f      	ldr	r3, [pc, #252]	; (8007c58 <tp_adjust+0x430>)
 8007b5c:	885b      	ldrh	r3, [r3, #2]
 8007b5e:	085b      	lsrs	r3, r3, #1
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007b66:	4619      	mov	r1, r3
 8007b68:	f7ff fbc4 	bl	80072f4 <tp_draw_touch_point>
                        tp_draw_touch_point(20, 20, RED);   /* 1 */
 8007b6c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8007b70:	2114      	movs	r1, #20
 8007b72:	2014      	movs	r0, #20
 8007b74:	f7ff fbbe 	bl	80072f4 <tp_draw_touch_point>
                        tp_adjust_info_show(pxy, px, py);   /* , */
 8007b78:	f107 0308 	add.w	r3, r7, #8
 8007b7c:	ed97 1b0a 	vldr	d1, [r7, #40]	; 0x28
 8007b80:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8007b84:	4618      	mov	r0, r3
 8007b86:	f7ff fd7f 	bl	8007688 <tp_adjust_info_show>
                        continue;
 8007b8a:	e060      	b.n	8007c4e <tp_adjust+0x426>
                    }

                    tp_dev.xfac = (float)(s1 + s3) / (2 * (lcddev.width - 40));
 8007b8c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8007b90:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007b94:	4413      	add	r3, r2
 8007b96:	ee07 3a90 	vmov	s15, r3
 8007b9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b9e:	4b2e      	ldr	r3, [pc, #184]	; (8007c58 <tp_adjust+0x430>)
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	3b28      	subs	r3, #40	; 0x28
 8007ba4:	005b      	lsls	r3, r3, #1
 8007ba6:	ee07 3a90 	vmov	s15, r3
 8007baa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bb2:	4b2a      	ldr	r3, [pc, #168]	; (8007c5c <tp_adjust+0x434>)
 8007bb4:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
                    tp_dev.yfac = (float)(s2 + s4) / (2 * (lcddev.height - 40));
 8007bb8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007bbc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007bc0:	4413      	add	r3, r2
 8007bc2:	ee07 3a90 	vmov	s15, r3
 8007bc6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007bca:	4b23      	ldr	r3, [pc, #140]	; (8007c58 <tp_adjust+0x430>)
 8007bcc:	885b      	ldrh	r3, [r3, #2]
 8007bce:	3b28      	subs	r3, #40	; 0x28
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	ee07 3a90 	vmov	s15, r3
 8007bd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007bda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bde:	4b1f      	ldr	r3, [pc, #124]	; (8007c5c <tp_adjust+0x434>)
 8007be0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

                    tp_dev.xc = pxy[4][0];      /* X, */
 8007be4:	8b3b      	ldrh	r3, [r7, #24]
 8007be6:	b21a      	sxth	r2, r3
 8007be8:	4b1c      	ldr	r3, [pc, #112]	; (8007c5c <tp_adjust+0x434>)
 8007bea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
                    tp_dev.yc = pxy[4][1];      /* Y, */
 8007bee:	8b7b      	ldrh	r3, [r7, #26]
 8007bf0:	b21a      	sxth	r2, r3
 8007bf2:	4b1a      	ldr	r3, [pc, #104]	; (8007c5c <tp_adjust+0x434>)
 8007bf4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

                    lcd_clear(WHITE);   /*  */
 8007bf8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007bfc:	f7fe f802 	bl	8005c04 <lcd_clear>
                    lcd_show_string(35, 110, lcddev.width, lcddev.height, 16, "Touch Screen Adjust OK!", BLUE); /*  */
 8007c00:	4b15      	ldr	r3, [pc, #84]	; (8007c58 <tp_adjust+0x430>)
 8007c02:	881a      	ldrh	r2, [r3, #0]
 8007c04:	4b14      	ldr	r3, [pc, #80]	; (8007c58 <tp_adjust+0x430>)
 8007c06:	885b      	ldrh	r3, [r3, #2]
 8007c08:	211f      	movs	r1, #31
 8007c0a:	9102      	str	r1, [sp, #8]
 8007c0c:	4914      	ldr	r1, [pc, #80]	; (8007c60 <tp_adjust+0x438>)
 8007c0e:	9101      	str	r1, [sp, #4]
 8007c10:	2110      	movs	r1, #16
 8007c12:	9100      	str	r1, [sp, #0]
 8007c14:	216e      	movs	r1, #110	; 0x6e
 8007c16:	2023      	movs	r0, #35	; 0x23
 8007c18:	f7fe faa2 	bl	8006160 <lcd_show_string>
                    delay_ms(1000);
 8007c1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007c20:	f001 ffcc 	bl	8009bbc <delay_ms>
                    tp_save_adjust_data();
 8007c24:	f7ff fcfe 	bl	8007624 <tp_save_adjust_data>

                    lcd_clear(WHITE);   /*  */
 8007c28:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007c2c:	f7fd ffea 	bl	8005c04 <lcd_clear>
 8007c30:	e00e      	b.n	8007c50 <tp_adjust+0x428>
                    return; /*  */
            }
        }

        delay_ms(10);
 8007c32:	200a      	movs	r0, #10
 8007c34:	f001 ffc2 	bl	8009bbc <delay_ms>
        outtime++;
 8007c38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	84fb      	strh	r3, [r7, #38]	; 0x26

        if (outtime > 1000)
 8007c3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007c40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c44:	f67f ae16 	bls.w	8007874 <tp_adjust+0x4c>
        {
            tp_get_adjust_data();
 8007c48:	f7ff fd00 	bl	800764c <tp_get_adjust_data>
            break;
 8007c4c:	e000      	b.n	8007c50 <tp_adjust+0x428>
        tp_dev.scan(1);     /*  */
 8007c4e:	e611      	b.n	8007874 <tp_adjust+0x4c>
        }
    }

}
 8007c50:	3740      	adds	r7, #64	; 0x40
 8007c52:	46bd      	mov	sp, r7
 8007c54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007c58:	20004484 	.word	0x20004484
 8007c5c:	200037f8 	.word	0x200037f8
 8007c60:	0800cb8c 	.word	0x0800cb8c
 8007c64:	66666666 	.word	0x66666666
 8007c68:	3fee6666 	.word	0x3fee6666
 8007c6c:	cccccccd 	.word	0xcccccccd
 8007c70:	3ff0cccc 	.word	0x3ff0cccc

08007c74 <tp_init>:
 * @param       
 * @retval      0,
 *              1,
 */
uint8_t tp_init(void)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b08a      	sub	sp, #40	; 0x28
 8007c78:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    tp_dev.touchtype = 0;                   /* ( & ) */
 8007c7a:	4b8f      	ldr	r3, [pc, #572]	; (8007eb8 <tp_init+0x244>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    tp_dev.touchtype |= lcddev.dir & 0X01;  /* LCD */
 8007c82:	4b8d      	ldr	r3, [pc, #564]	; (8007eb8 <tp_init+0x244>)
 8007c84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c88:	b25a      	sxtb	r2, r3
 8007c8a:	4b8c      	ldr	r3, [pc, #560]	; (8007ebc <tp_init+0x248>)
 8007c8c:	799b      	ldrb	r3, [r3, #6]
 8007c8e:	b25b      	sxtb	r3, r3
 8007c90:	f003 0301 	and.w	r3, r3, #1
 8007c94:	b25b      	sxtb	r3, r3
 8007c96:	4313      	orrs	r3, r2
 8007c98:	b25b      	sxtb	r3, r3
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	4b86      	ldr	r3, [pc, #536]	; (8007eb8 <tp_init+0x244>)
 8007c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    if (lcddev.id == 0x7796)    /* 3.5ID0x5510ID0x7796GT */
 8007ca2:	4b86      	ldr	r3, [pc, #536]	; (8007ebc <tp_init+0x248>)
 8007ca4:	889b      	ldrh	r3, [r3, #4]
 8007ca6:	f247 7296 	movw	r2, #30614	; 0x7796
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d112      	bne.n	8007cd4 <tp_init+0x60>
    {
        if (gt9xxx_init() == 0) /* GT,3.5 */
 8007cae:	f7fe feeb 	bl	8006a88 <gt9xxx_init>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d10d      	bne.n	8007cd4 <tp_init+0x60>
        {
            tp_dev.scan = gt9xxx_scan;  /* GT9147 */
 8007cb8:	4b7f      	ldr	r3, [pc, #508]	; (8007eb8 <tp_init+0x244>)
 8007cba:	4a81      	ldr	r2, [pc, #516]	; (8007ec0 <tp_init+0x24c>)
 8007cbc:	605a      	str	r2, [r3, #4]
            tp_dev.touchtype |= 0X80;   /*  */
 8007cbe:	4b7e      	ldr	r3, [pc, #504]	; (8007eb8 <tp_init+0x244>)
 8007cc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007cc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	4b7b      	ldr	r3, [pc, #492]	; (8007eb8 <tp_init+0x244>)
 8007ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            return 0;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	e0ec      	b.n	8007eae <tp_init+0x23a>
        }
    }

    if (lcddev.id == 0X5510 || lcddev.id == 0X9806 || lcddev.id == 0X4342 || lcddev.id == 0X4384 || lcddev.id == 0X1018)  /* ,4.3/10.1 */
 8007cd4:	4b79      	ldr	r3, [pc, #484]	; (8007ebc <tp_init+0x248>)
 8007cd6:	889b      	ldrh	r3, [r3, #4]
 8007cd8:	f245 5210 	movw	r2, #21776	; 0x5510
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d017      	beq.n	8007d10 <tp_init+0x9c>
 8007ce0:	4b76      	ldr	r3, [pc, #472]	; (8007ebc <tp_init+0x248>)
 8007ce2:	889b      	ldrh	r3, [r3, #4]
 8007ce4:	f649 0206 	movw	r2, #38918	; 0x9806
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d011      	beq.n	8007d10 <tp_init+0x9c>
 8007cec:	4b73      	ldr	r3, [pc, #460]	; (8007ebc <tp_init+0x248>)
 8007cee:	889b      	ldrh	r3, [r3, #4]
 8007cf0:	f244 3242 	movw	r2, #17218	; 0x4342
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d00b      	beq.n	8007d10 <tp_init+0x9c>
 8007cf8:	4b70      	ldr	r3, [pc, #448]	; (8007ebc <tp_init+0x248>)
 8007cfa:	889b      	ldrh	r3, [r3, #4]
 8007cfc:	f244 3284 	movw	r2, #17284	; 0x4384
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d005      	beq.n	8007d10 <tp_init+0x9c>
 8007d04:	4b6d      	ldr	r3, [pc, #436]	; (8007ebc <tp_init+0x248>)
 8007d06:	889b      	ldrh	r3, [r3, #4]
 8007d08:	f241 0218 	movw	r2, #4120	; 0x1018
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d10f      	bne.n	8007d30 <tp_init+0xbc>
    {
        gt9xxx_init();
 8007d10:	f7fe feba 	bl	8006a88 <gt9xxx_init>
        tp_dev.scan = gt9xxx_scan;  /* GT9147 */
 8007d14:	4b68      	ldr	r3, [pc, #416]	; (8007eb8 <tp_init+0x244>)
 8007d16:	4a6a      	ldr	r2, [pc, #424]	; (8007ec0 <tp_init+0x24c>)
 8007d18:	605a      	str	r2, [r3, #4]
        tp_dev.touchtype |= 0X80;   /*  */
 8007d1a:	4b67      	ldr	r3, [pc, #412]	; (8007eb8 <tp_init+0x244>)
 8007d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007d24:	b2da      	uxtb	r2, r3
 8007d26:	4b64      	ldr	r3, [pc, #400]	; (8007eb8 <tp_init+0x244>)
 8007d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        return 0;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	e0be      	b.n	8007eae <tp_init+0x23a>
    }
    else if (lcddev.id == 0X1963 || lcddev.id == 0X7084 || lcddev.id == 0X7016)     /* SSD1963 7 7800*480/1024*600 RGB */
 8007d30:	4b62      	ldr	r3, [pc, #392]	; (8007ebc <tp_init+0x248>)
 8007d32:	889b      	ldrh	r3, [r3, #4]
 8007d34:	f641 1263 	movw	r2, #6499	; 0x1963
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d00b      	beq.n	8007d54 <tp_init+0xe0>
 8007d3c:	4b5f      	ldr	r3, [pc, #380]	; (8007ebc <tp_init+0x248>)
 8007d3e:	889b      	ldrh	r3, [r3, #4]
 8007d40:	f247 0284 	movw	r2, #28804	; 0x7084
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d005      	beq.n	8007d54 <tp_init+0xe0>
 8007d48:	4b5c      	ldr	r3, [pc, #368]	; (8007ebc <tp_init+0x248>)
 8007d4a:	889b      	ldrh	r3, [r3, #4]
 8007d4c:	f247 0216 	movw	r2, #28694	; 0x7016
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d118      	bne.n	8007d86 <tp_init+0x112>
    {
        if (!ft5206_init())             /* ICFTft5206_initft5206_scan */
 8007d54:	f7fe fc56 	bl	8006604 <ft5206_init>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d103      	bne.n	8007d66 <tp_init+0xf2>
        {
            tp_dev.scan = ft5206_scan;  /* FT5206 */
 8007d5e:	4b56      	ldr	r3, [pc, #344]	; (8007eb8 <tp_init+0x244>)
 8007d60:	4a58      	ldr	r2, [pc, #352]	; (8007ec4 <tp_init+0x250>)
 8007d62:	605a      	str	r2, [r3, #4]
 8007d64:	e004      	b.n	8007d70 <tp_init+0xfc>
        }
        else                            /* ICGTgt9xxx_initgt9xxx_scan */
        {
            gt9xxx_init();
 8007d66:	f7fe fe8f 	bl	8006a88 <gt9xxx_init>
            tp_dev.scan = gt9xxx_scan;  /* GT9147 */
 8007d6a:	4b53      	ldr	r3, [pc, #332]	; (8007eb8 <tp_init+0x244>)
 8007d6c:	4a54      	ldr	r2, [pc, #336]	; (8007ec0 <tp_init+0x24c>)
 8007d6e:	605a      	str	r2, [r3, #4]
        }
        tp_dev.touchtype |= 0X80;       /*  */
 8007d70:	4b51      	ldr	r3, [pc, #324]	; (8007eb8 <tp_init+0x244>)
 8007d72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	4b4e      	ldr	r3, [pc, #312]	; (8007eb8 <tp_init+0x244>)
 8007d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        return 0;
 8007d82:	2300      	movs	r3, #0
 8007d84:	e093      	b.n	8007eae <tp_init+0x23a>
    }
    else
    {
        T_PEN_GPIO_CLK_ENABLE();    /* T_PEN */
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	4b4f      	ldr	r3, [pc, #316]	; (8007ec8 <tp_init+0x254>)
 8007d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d8e:	4a4e      	ldr	r2, [pc, #312]	; (8007ec8 <tp_init+0x254>)
 8007d90:	f043 0302 	orr.w	r3, r3, #2
 8007d94:	6313      	str	r3, [r2, #48]	; 0x30
 8007d96:	4b4c      	ldr	r3, [pc, #304]	; (8007ec8 <tp_init+0x254>)
 8007d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	613b      	str	r3, [r7, #16]
 8007da0:	693b      	ldr	r3, [r7, #16]
        T_CS_GPIO_CLK_ENABLE();     /* T_CS */
 8007da2:	2300      	movs	r3, #0
 8007da4:	60fb      	str	r3, [r7, #12]
 8007da6:	4b48      	ldr	r3, [pc, #288]	; (8007ec8 <tp_init+0x254>)
 8007da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007daa:	4a47      	ldr	r2, [pc, #284]	; (8007ec8 <tp_init+0x254>)
 8007dac:	f043 0304 	orr.w	r3, r3, #4
 8007db0:	6313      	str	r3, [r2, #48]	; 0x30
 8007db2:	4b45      	ldr	r3, [pc, #276]	; (8007ec8 <tp_init+0x254>)
 8007db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db6:	f003 0304 	and.w	r3, r3, #4
 8007dba:	60fb      	str	r3, [r7, #12]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
        T_MISO_GPIO_CLK_ENABLE();   /* T_MISO */
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60bb      	str	r3, [r7, #8]
 8007dc2:	4b41      	ldr	r3, [pc, #260]	; (8007ec8 <tp_init+0x254>)
 8007dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc6:	4a40      	ldr	r2, [pc, #256]	; (8007ec8 <tp_init+0x254>)
 8007dc8:	f043 0302 	orr.w	r3, r3, #2
 8007dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8007dce:	4b3e      	ldr	r3, [pc, #248]	; (8007ec8 <tp_init+0x254>)
 8007dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	60bb      	str	r3, [r7, #8]
 8007dd8:	68bb      	ldr	r3, [r7, #8]
        T_MOSI_GPIO_CLK_ENABLE();   /* T_MOSI */
 8007dda:	2300      	movs	r3, #0
 8007ddc:	607b      	str	r3, [r7, #4]
 8007dde:	4b3a      	ldr	r3, [pc, #232]	; (8007ec8 <tp_init+0x254>)
 8007de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007de2:	4a39      	ldr	r2, [pc, #228]	; (8007ec8 <tp_init+0x254>)
 8007de4:	f043 0320 	orr.w	r3, r3, #32
 8007de8:	6313      	str	r3, [r2, #48]	; 0x30
 8007dea:	4b37      	ldr	r3, [pc, #220]	; (8007ec8 <tp_init+0x254>)
 8007dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dee:	f003 0320 	and.w	r3, r3, #32
 8007df2:	607b      	str	r3, [r7, #4]
 8007df4:	687b      	ldr	r3, [r7, #4]
        T_CLK_GPIO_CLK_ENABLE();    /* T_CLK */
 8007df6:	2300      	movs	r3, #0
 8007df8:	603b      	str	r3, [r7, #0]
 8007dfa:	4b33      	ldr	r3, [pc, #204]	; (8007ec8 <tp_init+0x254>)
 8007dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dfe:	4a32      	ldr	r2, [pc, #200]	; (8007ec8 <tp_init+0x254>)
 8007e00:	f043 0302 	orr.w	r3, r3, #2
 8007e04:	6313      	str	r3, [r2, #48]	; 0x30
 8007e06:	4b30      	ldr	r3, [pc, #192]	; (8007ec8 <tp_init+0x254>)
 8007e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	603b      	str	r3, [r7, #0]
 8007e10:	683b      	ldr	r3, [r7, #0]

        gpio_init_struct.Pin = T_PEN_GPIO_PIN;
 8007e12:	2302      	movs	r3, #2
 8007e14:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_INPUT;                 /*  */
 8007e16:	2300      	movs	r3, #0
 8007e18:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;      /*  */
 8007e1e:	2303      	movs	r3, #3
 8007e20:	623b      	str	r3, [r7, #32]
        HAL_GPIO_Init(T_PEN_GPIO_PORT, &gpio_init_struct);       /* T_PEN */
 8007e22:	f107 0314 	add.w	r3, r7, #20
 8007e26:	4619      	mov	r1, r3
 8007e28:	4828      	ldr	r0, [pc, #160]	; (8007ecc <tp_init+0x258>)
 8007e2a:	f000 fa43 	bl	80082b4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_MISO_GPIO_PIN;
 8007e2e:	2304      	movs	r3, #4
 8007e30:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(T_MISO_GPIO_PORT, &gpio_init_struct);      /* T_MISO */
 8007e32:	f107 0314 	add.w	r3, r7, #20
 8007e36:	4619      	mov	r1, r3
 8007e38:	4824      	ldr	r0, [pc, #144]	; (8007ecc <tp_init+0x258>)
 8007e3a:	f000 fa3b 	bl	80082b4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_MOSI_GPIO_PIN;
 8007e3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e42:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;             /*  */
 8007e44:	2301      	movs	r3, #1
 8007e46:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 8007e48:	2301      	movs	r3, #1
 8007e4a:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;      /*  */
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	623b      	str	r3, [r7, #32]
        HAL_GPIO_Init(T_MOSI_GPIO_PORT, &gpio_init_struct);      /* T_MOSI */
 8007e50:	f107 0314 	add.w	r3, r7, #20
 8007e54:	4619      	mov	r1, r3
 8007e56:	481e      	ldr	r0, [pc, #120]	; (8007ed0 <tp_init+0x25c>)
 8007e58:	f000 fa2c 	bl	80082b4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_CLK_GPIO_PIN;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(T_CLK_GPIO_PORT, &gpio_init_struct);       /* T_CLK */
 8007e60:	f107 0314 	add.w	r3, r7, #20
 8007e64:	4619      	mov	r1, r3
 8007e66:	4819      	ldr	r0, [pc, #100]	; (8007ecc <tp_init+0x258>)
 8007e68:	f000 fa24 	bl	80082b4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_CS_GPIO_PIN;
 8007e6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007e70:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(T_CS_GPIO_PORT, &gpio_init_struct);        /* T_CS */
 8007e72:	f107 0314 	add.w	r3, r7, #20
 8007e76:	4619      	mov	r1, r3
 8007e78:	4816      	ldr	r0, [pc, #88]	; (8007ed4 <tp_init+0x260>)
 8007e7a:	f000 fa1b 	bl	80082b4 <HAL_GPIO_Init>

        tp_read_xy(&tp_dev.x[0], &tp_dev.y[0]); /*  */
 8007e7e:	4916      	ldr	r1, [pc, #88]	; (8007ed8 <tp_init+0x264>)
 8007e80:	4816      	ldr	r0, [pc, #88]	; (8007edc <tp_init+0x268>)
 8007e82:	f7ff f9b5 	bl	80071f0 <tp_read_xy>
        at24cxx_init();         /* 24CXX */
 8007e86:	f7fa fcc0 	bl	800280a <at24cxx_init>

        if (tp_get_adjust_data())
 8007e8a:	f7ff fbdf 	bl	800764c <tp_get_adjust_data>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d001      	beq.n	8007e98 <tp_init+0x224>
        {
            return 0;           /*  */
 8007e94:	2300      	movs	r3, #0
 8007e96:	e00a      	b.n	8007eae <tp_init+0x23a>
        }
        else                    /* ? */
        {
            lcd_clear(WHITE);   /*  */
 8007e98:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007e9c:	f7fd feb2 	bl	8005c04 <lcd_clear>
            tp_adjust();        /*  */
 8007ea0:	f7ff fcc2 	bl	8007828 <tp_adjust>
            tp_save_adjust_data();
 8007ea4:	f7ff fbbe 	bl	8007624 <tp_save_adjust_data>
        }

        tp_get_adjust_data();
 8007ea8:	f7ff fbd0 	bl	800764c <tp_get_adjust_data>
    }

    return 1;
 8007eac:	2301      	movs	r3, #1
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3728      	adds	r7, #40	; 0x28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	200037f8 	.word	0x200037f8
 8007ebc:	20004484 	.word	0x20004484
 8007ec0:	08006c2d 	.word	0x08006c2d
 8007ec4:	08006749 	.word	0x08006749
 8007ec8:	40023800 	.word	0x40023800
 8007ecc:	40020400 	.word	0x40020400
 8007ed0:	40021400 	.word	0x40021400
 8007ed4:	40020800 	.word	0x40020800
 8007ed8:	20003818 	.word	0x20003818
 8007edc:	20003804 	.word	0x20003804

08007ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007ee4:	4b0e      	ldr	r3, [pc, #56]	; (8007f20 <HAL_Init+0x40>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a0d      	ldr	r2, [pc, #52]	; (8007f20 <HAL_Init+0x40>)
 8007eea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007ef0:	4b0b      	ldr	r3, [pc, #44]	; (8007f20 <HAL_Init+0x40>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a0a      	ldr	r2, [pc, #40]	; (8007f20 <HAL_Init+0x40>)
 8007ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007efc:	4b08      	ldr	r3, [pc, #32]	; (8007f20 <HAL_Init+0x40>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a07      	ldr	r2, [pc, #28]	; (8007f20 <HAL_Init+0x40>)
 8007f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007f08:	2003      	movs	r0, #3
 8007f0a:	f000 f90d 	bl	8008128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007f0e:	200f      	movs	r0, #15
 8007f10:	f000 f808 	bl	8007f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007f14:	f7fa fb26 	bl	8002564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	40023c00 	.word	0x40023c00

08007f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007f2c:	4b12      	ldr	r3, [pc, #72]	; (8007f78 <HAL_InitTick+0x54>)
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	4b12      	ldr	r3, [pc, #72]	; (8007f7c <HAL_InitTick+0x58>)
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	4619      	mov	r1, r3
 8007f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f42:	4618      	mov	r0, r3
 8007f44:	f000 f917 	bl	8008176 <HAL_SYSTICK_Config>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d001      	beq.n	8007f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e00e      	b.n	8007f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b0f      	cmp	r3, #15
 8007f56:	d80a      	bhi.n	8007f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007f58:	2200      	movs	r2, #0
 8007f5a:	6879      	ldr	r1, [r7, #4]
 8007f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f60:	f000 f8ed 	bl	800813e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007f64:	4a06      	ldr	r2, [pc, #24]	; (8007f80 <HAL_InitTick+0x5c>)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e000      	b.n	8007f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	200037e8 	.word	0x200037e8
 8007f7c:	20003844 	.word	0x20003844
 8007f80:	20003840 	.word	0x20003840

08007f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007f84:	b480      	push	{r7}
 8007f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007f88:	4b06      	ldr	r3, [pc, #24]	; (8007fa4 <HAL_IncTick+0x20>)
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	4b06      	ldr	r3, [pc, #24]	; (8007fa8 <HAL_IncTick+0x24>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4413      	add	r3, r2
 8007f94:	4a04      	ldr	r2, [pc, #16]	; (8007fa8 <HAL_IncTick+0x24>)
 8007f96:	6013      	str	r3, [r2, #0]
}
 8007f98:	bf00      	nop
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20003844 	.word	0x20003844
 8007fa8:	20004494 	.word	0x20004494

08007fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007fac:	b480      	push	{r7}
 8007fae:	af00      	add	r7, sp, #0
  return uwTick;
 8007fb0:	4b03      	ldr	r3, [pc, #12]	; (8007fc0 <HAL_GetTick+0x14>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	20004494 	.word	0x20004494

08007fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f003 0307 	and.w	r3, r3, #7
 8007fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007fd4:	4b0c      	ldr	r3, [pc, #48]	; (8008008 <__NVIC_SetPriorityGrouping+0x44>)
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007fec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ff6:	4a04      	ldr	r2, [pc, #16]	; (8008008 <__NVIC_SetPriorityGrouping+0x44>)
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	60d3      	str	r3, [r2, #12]
}
 8007ffc:	bf00      	nop
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr
 8008008:	e000ed00 	.word	0xe000ed00

0800800c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800800c:	b480      	push	{r7}
 800800e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008010:	4b04      	ldr	r3, [pc, #16]	; (8008024 <__NVIC_GetPriorityGrouping+0x18>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	0a1b      	lsrs	r3, r3, #8
 8008016:	f003 0307 	and.w	r3, r3, #7
}
 800801a:	4618      	mov	r0, r3
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr
 8008024:	e000ed00 	.word	0xe000ed00

08008028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	4603      	mov	r3, r0
 8008030:	6039      	str	r1, [r7, #0]
 8008032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008038:	2b00      	cmp	r3, #0
 800803a:	db0a      	blt.n	8008052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	b2da      	uxtb	r2, r3
 8008040:	490c      	ldr	r1, [pc, #48]	; (8008074 <__NVIC_SetPriority+0x4c>)
 8008042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008046:	0112      	lsls	r2, r2, #4
 8008048:	b2d2      	uxtb	r2, r2
 800804a:	440b      	add	r3, r1
 800804c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008050:	e00a      	b.n	8008068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	b2da      	uxtb	r2, r3
 8008056:	4908      	ldr	r1, [pc, #32]	; (8008078 <__NVIC_SetPriority+0x50>)
 8008058:	79fb      	ldrb	r3, [r7, #7]
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	3b04      	subs	r3, #4
 8008060:	0112      	lsls	r2, r2, #4
 8008062:	b2d2      	uxtb	r2, r2
 8008064:	440b      	add	r3, r1
 8008066:	761a      	strb	r2, [r3, #24]
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr
 8008074:	e000e100 	.word	0xe000e100
 8008078:	e000ed00 	.word	0xe000ed00

0800807c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800807c:	b480      	push	{r7}
 800807e:	b089      	sub	sp, #36	; 0x24
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f003 0307 	and.w	r3, r3, #7
 800808e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	f1c3 0307 	rsb	r3, r3, #7
 8008096:	2b04      	cmp	r3, #4
 8008098:	bf28      	it	cs
 800809a:	2304      	movcs	r3, #4
 800809c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	3304      	adds	r3, #4
 80080a2:	2b06      	cmp	r3, #6
 80080a4:	d902      	bls.n	80080ac <NVIC_EncodePriority+0x30>
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	3b03      	subs	r3, #3
 80080aa:	e000      	b.n	80080ae <NVIC_EncodePriority+0x32>
 80080ac:	2300      	movs	r3, #0
 80080ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80080b0:	f04f 32ff 	mov.w	r2, #4294967295
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ba:	43da      	mvns	r2, r3
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	401a      	ands	r2, r3
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80080c4:	f04f 31ff 	mov.w	r1, #4294967295
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	fa01 f303 	lsl.w	r3, r1, r3
 80080ce:	43d9      	mvns	r1, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80080d4:	4313      	orrs	r3, r2
         );
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3724      	adds	r7, #36	; 0x24
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
	...

080080e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b082      	sub	sp, #8
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80080f4:	d301      	bcc.n	80080fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80080f6:	2301      	movs	r3, #1
 80080f8:	e00f      	b.n	800811a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80080fa:	4a0a      	ldr	r2, [pc, #40]	; (8008124 <SysTick_Config+0x40>)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	3b01      	subs	r3, #1
 8008100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008102:	210f      	movs	r1, #15
 8008104:	f04f 30ff 	mov.w	r0, #4294967295
 8008108:	f7ff ff8e 	bl	8008028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800810c:	4b05      	ldr	r3, [pc, #20]	; (8008124 <SysTick_Config+0x40>)
 800810e:	2200      	movs	r2, #0
 8008110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008112:	4b04      	ldr	r3, [pc, #16]	; (8008124 <SysTick_Config+0x40>)
 8008114:	2207      	movs	r2, #7
 8008116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3708      	adds	r7, #8
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	e000e010 	.word	0xe000e010

08008128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f7ff ff47 	bl	8007fc4 <__NVIC_SetPriorityGrouping>
}
 8008136:	bf00      	nop
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800813e:	b580      	push	{r7, lr}
 8008140:	b086      	sub	sp, #24
 8008142:	af00      	add	r7, sp, #0
 8008144:	4603      	mov	r3, r0
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	607a      	str	r2, [r7, #4]
 800814a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800814c:	2300      	movs	r3, #0
 800814e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008150:	f7ff ff5c 	bl	800800c <__NVIC_GetPriorityGrouping>
 8008154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	68b9      	ldr	r1, [r7, #8]
 800815a:	6978      	ldr	r0, [r7, #20]
 800815c:	f7ff ff8e 	bl	800807c <NVIC_EncodePriority>
 8008160:	4602      	mov	r2, r0
 8008162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008166:	4611      	mov	r1, r2
 8008168:	4618      	mov	r0, r3
 800816a:	f7ff ff5d 	bl	8008028 <__NVIC_SetPriority>
}
 800816e:	bf00      	nop
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b082      	sub	sp, #8
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f7ff ffb0 	bl	80080e4 <SysTick_Config>
 8008184:	4603      	mov	r3, r0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3708      	adds	r7, #8
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}

0800818e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800818e:	b580      	push	{r7, lr}
 8008190:	b084      	sub	sp, #16
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800819a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800819c:	f7ff ff06 	bl	8007fac <HAL_GetTick>
 80081a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d008      	beq.n	80081c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2280      	movs	r2, #128	; 0x80
 80081b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	e052      	b.n	8008266 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f022 0216 	bic.w	r2, r2, #22
 80081ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	695a      	ldr	r2, [r3, #20]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d103      	bne.n	80081f0 <HAL_DMA_Abort+0x62>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d007      	beq.n	8008200 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 0208 	bic.w	r2, r2, #8
 80081fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 0201 	bic.w	r2, r2, #1
 800820e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008210:	e013      	b.n	800823a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008212:	f7ff fecb 	bl	8007fac <HAL_GetTick>
 8008216:	4602      	mov	r2, r0
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	2b05      	cmp	r3, #5
 800821e:	d90c      	bls.n	800823a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2220      	movs	r2, #32
 8008224:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2203      	movs	r2, #3
 800822a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008236:	2303      	movs	r3, #3
 8008238:	e015      	b.n	8008266 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 0301 	and.w	r3, r3, #1
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e4      	bne.n	8008212 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800824c:	223f      	movs	r2, #63	; 0x3f
 800824e:	409a      	lsls	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800826e:	b480      	push	{r7}
 8008270:	b083      	sub	sp, #12
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b02      	cmp	r3, #2
 8008280:	d004      	beq.n	800828c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2280      	movs	r2, #128	; 0x80
 8008286:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	e00c      	b.n	80082a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2205      	movs	r2, #5
 8008290:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f022 0201 	bic.w	r2, r2, #1
 80082a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
	...

080082b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b089      	sub	sp, #36	; 0x24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80082be:	2300      	movs	r3, #0
 80082c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80082c2:	2300      	movs	r3, #0
 80082c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80082c6:	2300      	movs	r3, #0
 80082c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80082ca:	2300      	movs	r3, #0
 80082cc:	61fb      	str	r3, [r7, #28]
 80082ce:	e16b      	b.n	80085a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80082d0:	2201      	movs	r2, #1
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	fa02 f303 	lsl.w	r3, r2, r3
 80082d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	697a      	ldr	r2, [r7, #20]
 80082e0:	4013      	ands	r3, r2
 80082e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80082e4:	693a      	ldr	r2, [r7, #16]
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	f040 815a 	bne.w	80085a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	f003 0303 	and.w	r3, r3, #3
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d005      	beq.n	8008306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008302:	2b02      	cmp	r3, #2
 8008304:	d130      	bne.n	8008368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	2203      	movs	r2, #3
 8008312:	fa02 f303 	lsl.w	r3, r2, r3
 8008316:	43db      	mvns	r3, r3
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	4013      	ands	r3, r2
 800831c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	005b      	lsls	r3, r3, #1
 8008326:	fa02 f303 	lsl.w	r3, r2, r3
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	4313      	orrs	r3, r2
 800832e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	69ba      	ldr	r2, [r7, #24]
 8008334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800833c:	2201      	movs	r2, #1
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	fa02 f303 	lsl.w	r3, r2, r3
 8008344:	43db      	mvns	r3, r3
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	4013      	ands	r3, r2
 800834a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	091b      	lsrs	r3, r3, #4
 8008352:	f003 0201 	and.w	r2, r3, #1
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	fa02 f303 	lsl.w	r3, r2, r3
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	4313      	orrs	r3, r2
 8008360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	69ba      	ldr	r2, [r7, #24]
 8008366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	f003 0303 	and.w	r3, r3, #3
 8008370:	2b03      	cmp	r3, #3
 8008372:	d017      	beq.n	80083a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	005b      	lsls	r3, r3, #1
 800837e:	2203      	movs	r2, #3
 8008380:	fa02 f303 	lsl.w	r3, r2, r3
 8008384:	43db      	mvns	r3, r3
 8008386:	69ba      	ldr	r2, [r7, #24]
 8008388:	4013      	ands	r3, r2
 800838a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	689a      	ldr	r2, [r3, #8]
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	005b      	lsls	r3, r3, #1
 8008394:	fa02 f303 	lsl.w	r3, r2, r3
 8008398:	69ba      	ldr	r2, [r7, #24]
 800839a:	4313      	orrs	r3, r2
 800839c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69ba      	ldr	r2, [r7, #24]
 80083a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	f003 0303 	and.w	r3, r3, #3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d123      	bne.n	80083f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	08da      	lsrs	r2, r3, #3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	3208      	adds	r2, #8
 80083b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	f003 0307 	and.w	r3, r3, #7
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	220f      	movs	r2, #15
 80083c8:	fa02 f303 	lsl.w	r3, r2, r3
 80083cc:	43db      	mvns	r3, r3
 80083ce:	69ba      	ldr	r2, [r7, #24]
 80083d0:	4013      	ands	r3, r2
 80083d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	691a      	ldr	r2, [r3, #16]
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	fa02 f303 	lsl.w	r3, r2, r3
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	08da      	lsrs	r2, r3, #3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	3208      	adds	r2, #8
 80083f2:	69b9      	ldr	r1, [r7, #24]
 80083f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	005b      	lsls	r3, r3, #1
 8008402:	2203      	movs	r2, #3
 8008404:	fa02 f303 	lsl.w	r3, r2, r3
 8008408:	43db      	mvns	r3, r3
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	4013      	ands	r3, r2
 800840e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f003 0203 	and.w	r2, r3, #3
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	005b      	lsls	r3, r3, #1
 800841c:	fa02 f303 	lsl.w	r3, r2, r3
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	4313      	orrs	r3, r2
 8008424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69ba      	ldr	r2, [r7, #24]
 800842a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 80b4 	beq.w	80085a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800843a:	2300      	movs	r3, #0
 800843c:	60fb      	str	r3, [r7, #12]
 800843e:	4b60      	ldr	r3, [pc, #384]	; (80085c0 <HAL_GPIO_Init+0x30c>)
 8008440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008442:	4a5f      	ldr	r2, [pc, #380]	; (80085c0 <HAL_GPIO_Init+0x30c>)
 8008444:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008448:	6453      	str	r3, [r2, #68]	; 0x44
 800844a:	4b5d      	ldr	r3, [pc, #372]	; (80085c0 <HAL_GPIO_Init+0x30c>)
 800844c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800844e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008452:	60fb      	str	r3, [r7, #12]
 8008454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008456:	4a5b      	ldr	r2, [pc, #364]	; (80085c4 <HAL_GPIO_Init+0x310>)
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	089b      	lsrs	r3, r3, #2
 800845c:	3302      	adds	r3, #2
 800845e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	f003 0303 	and.w	r3, r3, #3
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	220f      	movs	r2, #15
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	43db      	mvns	r3, r3
 8008474:	69ba      	ldr	r2, [r7, #24]
 8008476:	4013      	ands	r3, r2
 8008478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a52      	ldr	r2, [pc, #328]	; (80085c8 <HAL_GPIO_Init+0x314>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d02b      	beq.n	80084da <HAL_GPIO_Init+0x226>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a51      	ldr	r2, [pc, #324]	; (80085cc <HAL_GPIO_Init+0x318>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d025      	beq.n	80084d6 <HAL_GPIO_Init+0x222>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a50      	ldr	r2, [pc, #320]	; (80085d0 <HAL_GPIO_Init+0x31c>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d01f      	beq.n	80084d2 <HAL_GPIO_Init+0x21e>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a4f      	ldr	r2, [pc, #316]	; (80085d4 <HAL_GPIO_Init+0x320>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d019      	beq.n	80084ce <HAL_GPIO_Init+0x21a>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a4e      	ldr	r2, [pc, #312]	; (80085d8 <HAL_GPIO_Init+0x324>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d013      	beq.n	80084ca <HAL_GPIO_Init+0x216>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a4d      	ldr	r2, [pc, #308]	; (80085dc <HAL_GPIO_Init+0x328>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d00d      	beq.n	80084c6 <HAL_GPIO_Init+0x212>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a4c      	ldr	r2, [pc, #304]	; (80085e0 <HAL_GPIO_Init+0x32c>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d007      	beq.n	80084c2 <HAL_GPIO_Init+0x20e>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a4b      	ldr	r2, [pc, #300]	; (80085e4 <HAL_GPIO_Init+0x330>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d101      	bne.n	80084be <HAL_GPIO_Init+0x20a>
 80084ba:	2307      	movs	r3, #7
 80084bc:	e00e      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084be:	2308      	movs	r3, #8
 80084c0:	e00c      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084c2:	2306      	movs	r3, #6
 80084c4:	e00a      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084c6:	2305      	movs	r3, #5
 80084c8:	e008      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084ca:	2304      	movs	r3, #4
 80084cc:	e006      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084ce:	2303      	movs	r3, #3
 80084d0:	e004      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084d2:	2302      	movs	r3, #2
 80084d4:	e002      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084d6:	2301      	movs	r3, #1
 80084d8:	e000      	b.n	80084dc <HAL_GPIO_Init+0x228>
 80084da:	2300      	movs	r3, #0
 80084dc:	69fa      	ldr	r2, [r7, #28]
 80084de:	f002 0203 	and.w	r2, r2, #3
 80084e2:	0092      	lsls	r2, r2, #2
 80084e4:	4093      	lsls	r3, r2
 80084e6:	69ba      	ldr	r2, [r7, #24]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80084ec:	4935      	ldr	r1, [pc, #212]	; (80085c4 <HAL_GPIO_Init+0x310>)
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	089b      	lsrs	r3, r3, #2
 80084f2:	3302      	adds	r3, #2
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80084fa:	4b3b      	ldr	r3, [pc, #236]	; (80085e8 <HAL_GPIO_Init+0x334>)
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	43db      	mvns	r3, r3
 8008504:	69ba      	ldr	r2, [r7, #24]
 8008506:	4013      	ands	r3, r2
 8008508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d003      	beq.n	800851e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008516:	69ba      	ldr	r2, [r7, #24]
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	4313      	orrs	r3, r2
 800851c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800851e:	4a32      	ldr	r2, [pc, #200]	; (80085e8 <HAL_GPIO_Init+0x334>)
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008524:	4b30      	ldr	r3, [pc, #192]	; (80085e8 <HAL_GPIO_Init+0x334>)
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	43db      	mvns	r3, r3
 800852e:	69ba      	ldr	r2, [r7, #24]
 8008530:	4013      	ands	r3, r2
 8008532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800853c:	2b00      	cmp	r3, #0
 800853e:	d003      	beq.n	8008548 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008540:	69ba      	ldr	r2, [r7, #24]
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	4313      	orrs	r3, r2
 8008546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008548:	4a27      	ldr	r2, [pc, #156]	; (80085e8 <HAL_GPIO_Init+0x334>)
 800854a:	69bb      	ldr	r3, [r7, #24]
 800854c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800854e:	4b26      	ldr	r3, [pc, #152]	; (80085e8 <HAL_GPIO_Init+0x334>)
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	43db      	mvns	r3, r3
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	4013      	ands	r3, r2
 800855c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800856a:	69ba      	ldr	r2, [r7, #24]
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	4313      	orrs	r3, r2
 8008570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008572:	4a1d      	ldr	r2, [pc, #116]	; (80085e8 <HAL_GPIO_Init+0x334>)
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008578:	4b1b      	ldr	r3, [pc, #108]	; (80085e8 <HAL_GPIO_Init+0x334>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	43db      	mvns	r3, r3
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	4013      	ands	r3, r2
 8008586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008594:	69ba      	ldr	r2, [r7, #24]
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	4313      	orrs	r3, r2
 800859a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800859c:	4a12      	ldr	r2, [pc, #72]	; (80085e8 <HAL_GPIO_Init+0x334>)
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	3301      	adds	r3, #1
 80085a6:	61fb      	str	r3, [r7, #28]
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	2b0f      	cmp	r3, #15
 80085ac:	f67f ae90 	bls.w	80082d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80085b0:	bf00      	nop
 80085b2:	bf00      	nop
 80085b4:	3724      	adds	r7, #36	; 0x24
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	40023800 	.word	0x40023800
 80085c4:	40013800 	.word	0x40013800
 80085c8:	40020000 	.word	0x40020000
 80085cc:	40020400 	.word	0x40020400
 80085d0:	40020800 	.word	0x40020800
 80085d4:	40020c00 	.word	0x40020c00
 80085d8:	40021000 	.word	0x40021000
 80085dc:	40021400 	.word	0x40021400
 80085e0:	40021800 	.word	0x40021800
 80085e4:	40021c00 	.word	0x40021c00
 80085e8:	40013c00 	.word	0x40013c00

080085ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	460b      	mov	r3, r1
 80085f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	691a      	ldr	r2, [r3, #16]
 80085fc:	887b      	ldrh	r3, [r7, #2]
 80085fe:	4013      	ands	r3, r2
 8008600:	2b00      	cmp	r3, #0
 8008602:	d002      	beq.n	800860a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008604:	2301      	movs	r3, #1
 8008606:	73fb      	strb	r3, [r7, #15]
 8008608:	e001      	b.n	800860e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800860a:	2300      	movs	r3, #0
 800860c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800860e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3714      	adds	r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	807b      	strh	r3, [r7, #2]
 8008628:	4613      	mov	r3, r2
 800862a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800862c:	787b      	ldrb	r3, [r7, #1]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d003      	beq.n	800863a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008632:	887a      	ldrh	r2, [r7, #2]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008638:	e003      	b.n	8008642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800863a:	887b      	ldrh	r3, [r7, #2]
 800863c:	041a      	lsls	r2, r3, #16
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	619a      	str	r2, [r3, #24]
}
 8008642:	bf00      	nop
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800864e:	b480      	push	{r7}
 8008650:	b085      	sub	sp, #20
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	460b      	mov	r3, r1
 8008658:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	695b      	ldr	r3, [r3, #20]
 800865e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008660:	887a      	ldrh	r2, [r7, #2]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	4013      	ands	r3, r2
 8008666:	041a      	lsls	r2, r3, #16
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	43d9      	mvns	r1, r3
 800866c:	887b      	ldrh	r3, [r7, #2]
 800866e:	400b      	ands	r3, r1
 8008670:	431a      	orrs	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	619a      	str	r2, [r3, #24]
}
 8008676:	bf00      	nop
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
	...

08008684 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e12b      	b.n	80088ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800869c:	b2db      	uxtb	r3, r3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d106      	bne.n	80086b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7f8 fe26 	bl	80012fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2224      	movs	r2, #36	; 0x24
 80086b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f022 0201 	bic.w	r2, r2, #1
 80086c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80086e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80086e8:	f000 fd80 	bl	80091ec <HAL_RCC_GetPCLK1Freq>
 80086ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	4a81      	ldr	r2, [pc, #516]	; (80088f8 <HAL_I2C_Init+0x274>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d807      	bhi.n	8008708 <HAL_I2C_Init+0x84>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	4a80      	ldr	r2, [pc, #512]	; (80088fc <HAL_I2C_Init+0x278>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	bf94      	ite	ls
 8008700:	2301      	movls	r3, #1
 8008702:	2300      	movhi	r3, #0
 8008704:	b2db      	uxtb	r3, r3
 8008706:	e006      	b.n	8008716 <HAL_I2C_Init+0x92>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	4a7d      	ldr	r2, [pc, #500]	; (8008900 <HAL_I2C_Init+0x27c>)
 800870c:	4293      	cmp	r3, r2
 800870e:	bf94      	ite	ls
 8008710:	2301      	movls	r3, #1
 8008712:	2300      	movhi	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b00      	cmp	r3, #0
 8008718:	d001      	beq.n	800871e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e0e7      	b.n	80088ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	4a78      	ldr	r2, [pc, #480]	; (8008904 <HAL_I2C_Init+0x280>)
 8008722:	fba2 2303 	umull	r2, r3, r2, r3
 8008726:	0c9b      	lsrs	r3, r3, #18
 8008728:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	430a      	orrs	r2, r1
 800873c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6a1b      	ldr	r3, [r3, #32]
 8008744:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	4a6a      	ldr	r2, [pc, #424]	; (80088f8 <HAL_I2C_Init+0x274>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d802      	bhi.n	8008758 <HAL_I2C_Init+0xd4>
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	3301      	adds	r3, #1
 8008756:	e009      	b.n	800876c <HAL_I2C_Init+0xe8>
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800875e:	fb02 f303 	mul.w	r3, r2, r3
 8008762:	4a69      	ldr	r2, [pc, #420]	; (8008908 <HAL_I2C_Init+0x284>)
 8008764:	fba2 2303 	umull	r2, r3, r2, r3
 8008768:	099b      	lsrs	r3, r3, #6
 800876a:	3301      	adds	r3, #1
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	6812      	ldr	r2, [r2, #0]
 8008770:	430b      	orrs	r3, r1
 8008772:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800877e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	495c      	ldr	r1, [pc, #368]	; (80088f8 <HAL_I2C_Init+0x274>)
 8008788:	428b      	cmp	r3, r1
 800878a:	d819      	bhi.n	80087c0 <HAL_I2C_Init+0x13c>
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	1e59      	subs	r1, r3, #1
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	005b      	lsls	r3, r3, #1
 8008796:	fbb1 f3f3 	udiv	r3, r1, r3
 800879a:	1c59      	adds	r1, r3, #1
 800879c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80087a0:	400b      	ands	r3, r1
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00a      	beq.n	80087bc <HAL_I2C_Init+0x138>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	1e59      	subs	r1, r3, #1
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	005b      	lsls	r3, r3, #1
 80087b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80087b4:	3301      	adds	r3, #1
 80087b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087ba:	e051      	b.n	8008860 <HAL_I2C_Init+0x1dc>
 80087bc:	2304      	movs	r3, #4
 80087be:	e04f      	b.n	8008860 <HAL_I2C_Init+0x1dc>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d111      	bne.n	80087ec <HAL_I2C_Init+0x168>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	1e58      	subs	r0, r3, #1
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6859      	ldr	r1, [r3, #4]
 80087d0:	460b      	mov	r3, r1
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	440b      	add	r3, r1
 80087d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80087da:	3301      	adds	r3, #1
 80087dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	bf0c      	ite	eq
 80087e4:	2301      	moveq	r3, #1
 80087e6:	2300      	movne	r3, #0
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	e012      	b.n	8008812 <HAL_I2C_Init+0x18e>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	1e58      	subs	r0, r3, #1
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6859      	ldr	r1, [r3, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	440b      	add	r3, r1
 80087fa:	0099      	lsls	r1, r3, #2
 80087fc:	440b      	add	r3, r1
 80087fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008802:	3301      	adds	r3, #1
 8008804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008808:	2b00      	cmp	r3, #0
 800880a:	bf0c      	ite	eq
 800880c:	2301      	moveq	r3, #1
 800880e:	2300      	movne	r3, #0
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <HAL_I2C_Init+0x196>
 8008816:	2301      	movs	r3, #1
 8008818:	e022      	b.n	8008860 <HAL_I2C_Init+0x1dc>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d10e      	bne.n	8008840 <HAL_I2C_Init+0x1bc>
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	1e58      	subs	r0, r3, #1
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6859      	ldr	r1, [r3, #4]
 800882a:	460b      	mov	r3, r1
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	440b      	add	r3, r1
 8008830:	fbb0 f3f3 	udiv	r3, r0, r3
 8008834:	3301      	adds	r3, #1
 8008836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800883a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800883e:	e00f      	b.n	8008860 <HAL_I2C_Init+0x1dc>
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	1e58      	subs	r0, r3, #1
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6859      	ldr	r1, [r3, #4]
 8008848:	460b      	mov	r3, r1
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	0099      	lsls	r1, r3, #2
 8008850:	440b      	add	r3, r1
 8008852:	fbb0 f3f3 	udiv	r3, r0, r3
 8008856:	3301      	adds	r3, #1
 8008858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800885c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008860:	6879      	ldr	r1, [r7, #4]
 8008862:	6809      	ldr	r1, [r1, #0]
 8008864:	4313      	orrs	r3, r2
 8008866:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	69da      	ldr	r2, [r3, #28]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a1b      	ldr	r3, [r3, #32]
 800887a:	431a      	orrs	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	430a      	orrs	r2, r1
 8008882:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800888e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008892:	687a      	ldr	r2, [r7, #4]
 8008894:	6911      	ldr	r1, [r2, #16]
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	68d2      	ldr	r2, [r2, #12]
 800889a:	4311      	orrs	r1, r2
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	6812      	ldr	r2, [r2, #0]
 80088a0:	430b      	orrs	r3, r1
 80088a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	695a      	ldr	r2, [r3, #20]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	431a      	orrs	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0201 	orr.w	r2, r2, #1
 80088ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2220      	movs	r2, #32
 80088da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	000186a0 	.word	0x000186a0
 80088fc:	001e847f 	.word	0x001e847f
 8008900:	003d08ff 	.word	0x003d08ff
 8008904:	431bde83 	.word	0x431bde83
 8008908:	10624dd3 	.word	0x10624dd3

0800890c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	e267      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d075      	beq.n	8008a16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800892a:	4b88      	ldr	r3, [pc, #544]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f003 030c 	and.w	r3, r3, #12
 8008932:	2b04      	cmp	r3, #4
 8008934:	d00c      	beq.n	8008950 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008936:	4b85      	ldr	r3, [pc, #532]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800893e:	2b08      	cmp	r3, #8
 8008940:	d112      	bne.n	8008968 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008942:	4b82      	ldr	r3, [pc, #520]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800894a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800894e:	d10b      	bne.n	8008968 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008950:	4b7e      	ldr	r3, [pc, #504]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008958:	2b00      	cmp	r3, #0
 800895a:	d05b      	beq.n	8008a14 <HAL_RCC_OscConfig+0x108>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d157      	bne.n	8008a14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	e242      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008970:	d106      	bne.n	8008980 <HAL_RCC_OscConfig+0x74>
 8008972:	4b76      	ldr	r3, [pc, #472]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a75      	ldr	r2, [pc, #468]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800897c:	6013      	str	r3, [r2, #0]
 800897e:	e01d      	b.n	80089bc <HAL_RCC_OscConfig+0xb0>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008988:	d10c      	bne.n	80089a4 <HAL_RCC_OscConfig+0x98>
 800898a:	4b70      	ldr	r3, [pc, #448]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a6f      	ldr	r2, [pc, #444]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008990:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008994:	6013      	str	r3, [r2, #0]
 8008996:	4b6d      	ldr	r3, [pc, #436]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a6c      	ldr	r2, [pc, #432]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 800899c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089a0:	6013      	str	r3, [r2, #0]
 80089a2:	e00b      	b.n	80089bc <HAL_RCC_OscConfig+0xb0>
 80089a4:	4b69      	ldr	r3, [pc, #420]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a68      	ldr	r2, [pc, #416]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 80089aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80089ae:	6013      	str	r3, [r2, #0]
 80089b0:	4b66      	ldr	r3, [pc, #408]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a65      	ldr	r2, [pc, #404]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 80089b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80089ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d013      	beq.n	80089ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089c4:	f7ff faf2 	bl	8007fac <HAL_GetTick>
 80089c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089ca:	e008      	b.n	80089de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80089cc:	f7ff faee 	bl	8007fac <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	2b64      	cmp	r3, #100	; 0x64
 80089d8:	d901      	bls.n	80089de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80089da:	2303      	movs	r3, #3
 80089dc:	e207      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089de:	4b5b      	ldr	r3, [pc, #364]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0f0      	beq.n	80089cc <HAL_RCC_OscConfig+0xc0>
 80089ea:	e014      	b.n	8008a16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089ec:	f7ff fade 	bl	8007fac <HAL_GetTick>
 80089f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80089f2:	e008      	b.n	8008a06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80089f4:	f7ff fada 	bl	8007fac <HAL_GetTick>
 80089f8:	4602      	mov	r2, r0
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	2b64      	cmp	r3, #100	; 0x64
 8008a00:	d901      	bls.n	8008a06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008a02:	2303      	movs	r3, #3
 8008a04:	e1f3      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a06:	4b51      	ldr	r3, [pc, #324]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f0      	bne.n	80089f4 <HAL_RCC_OscConfig+0xe8>
 8008a12:	e000      	b.n	8008a16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0302 	and.w	r3, r3, #2
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d063      	beq.n	8008aea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008a22:	4b4a      	ldr	r3, [pc, #296]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	f003 030c 	and.w	r3, r3, #12
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00b      	beq.n	8008a46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008a2e:	4b47      	ldr	r3, [pc, #284]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008a36:	2b08      	cmp	r3, #8
 8008a38:	d11c      	bne.n	8008a74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008a3a:	4b44      	ldr	r3, [pc, #272]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d116      	bne.n	8008a74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a46:	4b41      	ldr	r3, [pc, #260]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0302 	and.w	r3, r3, #2
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d005      	beq.n	8008a5e <HAL_RCC_OscConfig+0x152>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d001      	beq.n	8008a5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e1c7      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a5e:	4b3b      	ldr	r3, [pc, #236]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	00db      	lsls	r3, r3, #3
 8008a6c:	4937      	ldr	r1, [pc, #220]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a72:	e03a      	b.n	8008aea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d020      	beq.n	8008abe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a7c:	4b34      	ldr	r3, [pc, #208]	; (8008b50 <HAL_RCC_OscConfig+0x244>)
 8008a7e:	2201      	movs	r2, #1
 8008a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a82:	f7ff fa93 	bl	8007fac <HAL_GetTick>
 8008a86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a88:	e008      	b.n	8008a9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a8a:	f7ff fa8f 	bl	8007fac <HAL_GetTick>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	1ad3      	subs	r3, r2, r3
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d901      	bls.n	8008a9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	e1a8      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a9c:	4b2b      	ldr	r3, [pc, #172]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 0302 	and.w	r3, r3, #2
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d0f0      	beq.n	8008a8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008aa8:	4b28      	ldr	r3, [pc, #160]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	00db      	lsls	r3, r3, #3
 8008ab6:	4925      	ldr	r1, [pc, #148]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	600b      	str	r3, [r1, #0]
 8008abc:	e015      	b.n	8008aea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008abe:	4b24      	ldr	r3, [pc, #144]	; (8008b50 <HAL_RCC_OscConfig+0x244>)
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ac4:	f7ff fa72 	bl	8007fac <HAL_GetTick>
 8008ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008aca:	e008      	b.n	8008ade <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008acc:	f7ff fa6e 	bl	8007fac <HAL_GetTick>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d901      	bls.n	8008ade <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e187      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ade:	4b1b      	ldr	r3, [pc, #108]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f003 0302 	and.w	r3, r3, #2
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1f0      	bne.n	8008acc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 0308 	and.w	r3, r3, #8
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d036      	beq.n	8008b64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d016      	beq.n	8008b2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008afe:	4b15      	ldr	r3, [pc, #84]	; (8008b54 <HAL_RCC_OscConfig+0x248>)
 8008b00:	2201      	movs	r2, #1
 8008b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b04:	f7ff fa52 	bl	8007fac <HAL_GetTick>
 8008b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b0a:	e008      	b.n	8008b1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008b0c:	f7ff fa4e 	bl	8007fac <HAL_GetTick>
 8008b10:	4602      	mov	r2, r0
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	1ad3      	subs	r3, r2, r3
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d901      	bls.n	8008b1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e167      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b1e:	4b0b      	ldr	r3, [pc, #44]	; (8008b4c <HAL_RCC_OscConfig+0x240>)
 8008b20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b22:	f003 0302 	and.w	r3, r3, #2
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d0f0      	beq.n	8008b0c <HAL_RCC_OscConfig+0x200>
 8008b2a:	e01b      	b.n	8008b64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008b2c:	4b09      	ldr	r3, [pc, #36]	; (8008b54 <HAL_RCC_OscConfig+0x248>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b32:	f7ff fa3b 	bl	8007fac <HAL_GetTick>
 8008b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008b38:	e00e      	b.n	8008b58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008b3a:	f7ff fa37 	bl	8007fac <HAL_GetTick>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	2b02      	cmp	r3, #2
 8008b46:	d907      	bls.n	8008b58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008b48:	2303      	movs	r3, #3
 8008b4a:	e150      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
 8008b4c:	40023800 	.word	0x40023800
 8008b50:	42470000 	.word	0x42470000
 8008b54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008b58:	4b88      	ldr	r3, [pc, #544]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b5c:	f003 0302 	and.w	r3, r3, #2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1ea      	bne.n	8008b3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 0304 	and.w	r3, r3, #4
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f000 8097 	beq.w	8008ca0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b72:	2300      	movs	r3, #0
 8008b74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b76:	4b81      	ldr	r3, [pc, #516]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d10f      	bne.n	8008ba2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b82:	2300      	movs	r3, #0
 8008b84:	60bb      	str	r3, [r7, #8]
 8008b86:	4b7d      	ldr	r3, [pc, #500]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b8a:	4a7c      	ldr	r2, [pc, #496]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b90:	6413      	str	r3, [r2, #64]	; 0x40
 8008b92:	4b7a      	ldr	r3, [pc, #488]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b9a:	60bb      	str	r3, [r7, #8]
 8008b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ba2:	4b77      	ldr	r3, [pc, #476]	; (8008d80 <HAL_RCC_OscConfig+0x474>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d118      	bne.n	8008be0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008bae:	4b74      	ldr	r3, [pc, #464]	; (8008d80 <HAL_RCC_OscConfig+0x474>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a73      	ldr	r2, [pc, #460]	; (8008d80 <HAL_RCC_OscConfig+0x474>)
 8008bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008bba:	f7ff f9f7 	bl	8007fac <HAL_GetTick>
 8008bbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bc0:	e008      	b.n	8008bd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bc2:	f7ff f9f3 	bl	8007fac <HAL_GetTick>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d901      	bls.n	8008bd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008bd0:	2303      	movs	r3, #3
 8008bd2:	e10c      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bd4:	4b6a      	ldr	r3, [pc, #424]	; (8008d80 <HAL_RCC_OscConfig+0x474>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d0f0      	beq.n	8008bc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d106      	bne.n	8008bf6 <HAL_RCC_OscConfig+0x2ea>
 8008be8:	4b64      	ldr	r3, [pc, #400]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bec:	4a63      	ldr	r2, [pc, #396]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008bee:	f043 0301 	orr.w	r3, r3, #1
 8008bf2:	6713      	str	r3, [r2, #112]	; 0x70
 8008bf4:	e01c      	b.n	8008c30 <HAL_RCC_OscConfig+0x324>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	2b05      	cmp	r3, #5
 8008bfc:	d10c      	bne.n	8008c18 <HAL_RCC_OscConfig+0x30c>
 8008bfe:	4b5f      	ldr	r3, [pc, #380]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c02:	4a5e      	ldr	r2, [pc, #376]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c04:	f043 0304 	orr.w	r3, r3, #4
 8008c08:	6713      	str	r3, [r2, #112]	; 0x70
 8008c0a:	4b5c      	ldr	r3, [pc, #368]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c0e:	4a5b      	ldr	r2, [pc, #364]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c10:	f043 0301 	orr.w	r3, r3, #1
 8008c14:	6713      	str	r3, [r2, #112]	; 0x70
 8008c16:	e00b      	b.n	8008c30 <HAL_RCC_OscConfig+0x324>
 8008c18:	4b58      	ldr	r3, [pc, #352]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c1c:	4a57      	ldr	r2, [pc, #348]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c1e:	f023 0301 	bic.w	r3, r3, #1
 8008c22:	6713      	str	r3, [r2, #112]	; 0x70
 8008c24:	4b55      	ldr	r3, [pc, #340]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c28:	4a54      	ldr	r2, [pc, #336]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c2a:	f023 0304 	bic.w	r3, r3, #4
 8008c2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d015      	beq.n	8008c64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c38:	f7ff f9b8 	bl	8007fac <HAL_GetTick>
 8008c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c3e:	e00a      	b.n	8008c56 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c40:	f7ff f9b4 	bl	8007fac <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d901      	bls.n	8008c56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008c52:	2303      	movs	r3, #3
 8008c54:	e0cb      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c56:	4b49      	ldr	r3, [pc, #292]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c5a:	f003 0302 	and.w	r3, r3, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0ee      	beq.n	8008c40 <HAL_RCC_OscConfig+0x334>
 8008c62:	e014      	b.n	8008c8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c64:	f7ff f9a2 	bl	8007fac <HAL_GetTick>
 8008c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c6a:	e00a      	b.n	8008c82 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c6c:	f7ff f99e 	bl	8007fac <HAL_GetTick>
 8008c70:	4602      	mov	r2, r0
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	1ad3      	subs	r3, r2, r3
 8008c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d901      	bls.n	8008c82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e0b5      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c82:	4b3e      	ldr	r3, [pc, #248]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c86:	f003 0302 	and.w	r3, r3, #2
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d1ee      	bne.n	8008c6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c8e:	7dfb      	ldrb	r3, [r7, #23]
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d105      	bne.n	8008ca0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c94:	4b39      	ldr	r3, [pc, #228]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c98:	4a38      	ldr	r2, [pc, #224]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008c9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f000 80a1 	beq.w	8008dec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008caa:	4b34      	ldr	r3, [pc, #208]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f003 030c 	and.w	r3, r3, #12
 8008cb2:	2b08      	cmp	r3, #8
 8008cb4:	d05c      	beq.n	8008d70 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	699b      	ldr	r3, [r3, #24]
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d141      	bne.n	8008d42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cbe:	4b31      	ldr	r3, [pc, #196]	; (8008d84 <HAL_RCC_OscConfig+0x478>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cc4:	f7ff f972 	bl	8007fac <HAL_GetTick>
 8008cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cca:	e008      	b.n	8008cde <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ccc:	f7ff f96e 	bl	8007fac <HAL_GetTick>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	1ad3      	subs	r3, r2, r3
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d901      	bls.n	8008cde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e087      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cde:	4b27      	ldr	r3, [pc, #156]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1f0      	bne.n	8008ccc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	69da      	ldr	r2, [r3, #28]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a1b      	ldr	r3, [r3, #32]
 8008cf2:	431a      	orrs	r2, r3
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf8:	019b      	lsls	r3, r3, #6
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d00:	085b      	lsrs	r3, r3, #1
 8008d02:	3b01      	subs	r3, #1
 8008d04:	041b      	lsls	r3, r3, #16
 8008d06:	431a      	orrs	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d0c:	061b      	lsls	r3, r3, #24
 8008d0e:	491b      	ldr	r1, [pc, #108]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008d10:	4313      	orrs	r3, r2
 8008d12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d14:	4b1b      	ldr	r3, [pc, #108]	; (8008d84 <HAL_RCC_OscConfig+0x478>)
 8008d16:	2201      	movs	r2, #1
 8008d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d1a:	f7ff f947 	bl	8007fac <HAL_GetTick>
 8008d1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d20:	e008      	b.n	8008d34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d22:	f7ff f943 	bl	8007fac <HAL_GetTick>
 8008d26:	4602      	mov	r2, r0
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	2b02      	cmp	r3, #2
 8008d2e:	d901      	bls.n	8008d34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008d30:	2303      	movs	r3, #3
 8008d32:	e05c      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d34:	4b11      	ldr	r3, [pc, #68]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d0f0      	beq.n	8008d22 <HAL_RCC_OscConfig+0x416>
 8008d40:	e054      	b.n	8008dec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d42:	4b10      	ldr	r3, [pc, #64]	; (8008d84 <HAL_RCC_OscConfig+0x478>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d48:	f7ff f930 	bl	8007fac <HAL_GetTick>
 8008d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d4e:	e008      	b.n	8008d62 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d50:	f7ff f92c 	bl	8007fac <HAL_GetTick>
 8008d54:	4602      	mov	r2, r0
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	1ad3      	subs	r3, r2, r3
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d901      	bls.n	8008d62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008d5e:	2303      	movs	r3, #3
 8008d60:	e045      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d62:	4b06      	ldr	r3, [pc, #24]	; (8008d7c <HAL_RCC_OscConfig+0x470>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1f0      	bne.n	8008d50 <HAL_RCC_OscConfig+0x444>
 8008d6e:	e03d      	b.n	8008dec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	699b      	ldr	r3, [r3, #24]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d107      	bne.n	8008d88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e038      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
 8008d7c:	40023800 	.word	0x40023800
 8008d80:	40007000 	.word	0x40007000
 8008d84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008d88:	4b1b      	ldr	r3, [pc, #108]	; (8008df8 <HAL_RCC_OscConfig+0x4ec>)
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	699b      	ldr	r3, [r3, #24]
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d028      	beq.n	8008de8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d121      	bne.n	8008de8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d11a      	bne.n	8008de8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008db8:	4013      	ands	r3, r2
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008dbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d111      	bne.n	8008de8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dce:	085b      	lsrs	r3, r3, #1
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d107      	bne.n	8008de8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d001      	beq.n	8008dec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	e000      	b.n	8008dee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	40023800 	.word	0x40023800

08008dfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e0cc      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008e10:	4b68      	ldr	r3, [pc, #416]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 0307 	and.w	r3, r3, #7
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d90c      	bls.n	8008e38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e1e:	4b65      	ldr	r3, [pc, #404]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	b2d2      	uxtb	r2, r2
 8008e24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e26:	4b63      	ldr	r3, [pc, #396]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f003 0307 	and.w	r3, r3, #7
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d001      	beq.n	8008e38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e0b8      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 0302 	and.w	r3, r3, #2
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d020      	beq.n	8008e86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f003 0304 	and.w	r3, r3, #4
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d005      	beq.n	8008e5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008e50:	4b59      	ldr	r3, [pc, #356]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	4a58      	ldr	r2, [pc, #352]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008e5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f003 0308 	and.w	r3, r3, #8
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d005      	beq.n	8008e74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008e68:	4b53      	ldr	r3, [pc, #332]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	4a52      	ldr	r2, [pc, #328]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008e72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e74:	4b50      	ldr	r3, [pc, #320]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	494d      	ldr	r1, [pc, #308]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e82:	4313      	orrs	r3, r2
 8008e84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d044      	beq.n	8008f1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d107      	bne.n	8008eaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e9a:	4b47      	ldr	r3, [pc, #284]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d119      	bne.n	8008eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e07f      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	2b02      	cmp	r3, #2
 8008eb0:	d003      	beq.n	8008eba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d107      	bne.n	8008eca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008eba:	4b3f      	ldr	r3, [pc, #252]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d109      	bne.n	8008eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e06f      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008eca:	4b3b      	ldr	r3, [pc, #236]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 0302 	and.w	r3, r3, #2
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e067      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008eda:	4b37      	ldr	r3, [pc, #220]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f023 0203 	bic.w	r2, r3, #3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	4934      	ldr	r1, [pc, #208]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008eec:	f7ff f85e 	bl	8007fac <HAL_GetTick>
 8008ef0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ef2:	e00a      	b.n	8008f0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ef4:	f7ff f85a 	bl	8007fac <HAL_GetTick>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e04f      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f0a:	4b2b      	ldr	r3, [pc, #172]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 020c 	and.w	r2, r3, #12
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d1eb      	bne.n	8008ef4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008f1c:	4b25      	ldr	r3, [pc, #148]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 0307 	and.w	r3, r3, #7
 8008f24:	683a      	ldr	r2, [r7, #0]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d20c      	bcs.n	8008f44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f2a:	4b22      	ldr	r3, [pc, #136]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	b2d2      	uxtb	r2, r2
 8008f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f32:	4b20      	ldr	r3, [pc, #128]	; (8008fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f003 0307 	and.w	r3, r3, #7
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d001      	beq.n	8008f44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e032      	b.n	8008faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0304 	and.w	r3, r3, #4
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d008      	beq.n	8008f62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008f50:	4b19      	ldr	r3, [pc, #100]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	4916      	ldr	r1, [pc, #88]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d009      	beq.n	8008f82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008f6e:	4b12      	ldr	r3, [pc, #72]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	490e      	ldr	r1, [pc, #56]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008f82:	f000 f821 	bl	8008fc8 <HAL_RCC_GetSysClockFreq>
 8008f86:	4602      	mov	r2, r0
 8008f88:	4b0b      	ldr	r3, [pc, #44]	; (8008fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	091b      	lsrs	r3, r3, #4
 8008f8e:	f003 030f 	and.w	r3, r3, #15
 8008f92:	490a      	ldr	r1, [pc, #40]	; (8008fbc <HAL_RCC_ClockConfig+0x1c0>)
 8008f94:	5ccb      	ldrb	r3, [r1, r3]
 8008f96:	fa22 f303 	lsr.w	r3, r2, r3
 8008f9a:	4a09      	ldr	r2, [pc, #36]	; (8008fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8008f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008f9e:	4b09      	ldr	r3, [pc, #36]	; (8008fc4 <HAL_RCC_ClockConfig+0x1c8>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7fe ffbe 	bl	8007f24 <HAL_InitTick>

  return HAL_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3710      	adds	r7, #16
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	40023c00 	.word	0x40023c00
 8008fb8:	40023800 	.word	0x40023800
 8008fbc:	0800cba4 	.word	0x0800cba4
 8008fc0:	200037e8 	.word	0x200037e8
 8008fc4:	20003840 	.word	0x20003840

08008fc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fcc:	b094      	sub	sp, #80	; 0x50
 8008fce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	647b      	str	r3, [r7, #68]	; 0x44
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fd8:	2300      	movs	r3, #0
 8008fda:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008fe0:	4b79      	ldr	r3, [pc, #484]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	f003 030c 	and.w	r3, r3, #12
 8008fe8:	2b08      	cmp	r3, #8
 8008fea:	d00d      	beq.n	8009008 <HAL_RCC_GetSysClockFreq+0x40>
 8008fec:	2b08      	cmp	r3, #8
 8008fee:	f200 80e1 	bhi.w	80091b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <HAL_RCC_GetSysClockFreq+0x34>
 8008ff6:	2b04      	cmp	r3, #4
 8008ff8:	d003      	beq.n	8009002 <HAL_RCC_GetSysClockFreq+0x3a>
 8008ffa:	e0db      	b.n	80091b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008ffc:	4b73      	ldr	r3, [pc, #460]	; (80091cc <HAL_RCC_GetSysClockFreq+0x204>)
 8008ffe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009000:	e0db      	b.n	80091ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009002:	4b73      	ldr	r3, [pc, #460]	; (80091d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8009004:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009006:	e0d8      	b.n	80091ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009008:	4b6f      	ldr	r3, [pc, #444]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009010:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009012:	4b6d      	ldr	r3, [pc, #436]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800901a:	2b00      	cmp	r3, #0
 800901c:	d063      	beq.n	80090e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800901e:	4b6a      	ldr	r3, [pc, #424]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	099b      	lsrs	r3, r3, #6
 8009024:	2200      	movs	r2, #0
 8009026:	63bb      	str	r3, [r7, #56]	; 0x38
 8009028:	63fa      	str	r2, [r7, #60]	; 0x3c
 800902a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800902c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009030:	633b      	str	r3, [r7, #48]	; 0x30
 8009032:	2300      	movs	r3, #0
 8009034:	637b      	str	r3, [r7, #52]	; 0x34
 8009036:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800903a:	4622      	mov	r2, r4
 800903c:	462b      	mov	r3, r5
 800903e:	f04f 0000 	mov.w	r0, #0
 8009042:	f04f 0100 	mov.w	r1, #0
 8009046:	0159      	lsls	r1, r3, #5
 8009048:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800904c:	0150      	lsls	r0, r2, #5
 800904e:	4602      	mov	r2, r0
 8009050:	460b      	mov	r3, r1
 8009052:	4621      	mov	r1, r4
 8009054:	1a51      	subs	r1, r2, r1
 8009056:	6139      	str	r1, [r7, #16]
 8009058:	4629      	mov	r1, r5
 800905a:	eb63 0301 	sbc.w	r3, r3, r1
 800905e:	617b      	str	r3, [r7, #20]
 8009060:	f04f 0200 	mov.w	r2, #0
 8009064:	f04f 0300 	mov.w	r3, #0
 8009068:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800906c:	4659      	mov	r1, fp
 800906e:	018b      	lsls	r3, r1, #6
 8009070:	4651      	mov	r1, sl
 8009072:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009076:	4651      	mov	r1, sl
 8009078:	018a      	lsls	r2, r1, #6
 800907a:	4651      	mov	r1, sl
 800907c:	ebb2 0801 	subs.w	r8, r2, r1
 8009080:	4659      	mov	r1, fp
 8009082:	eb63 0901 	sbc.w	r9, r3, r1
 8009086:	f04f 0200 	mov.w	r2, #0
 800908a:	f04f 0300 	mov.w	r3, #0
 800908e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009092:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009096:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800909a:	4690      	mov	r8, r2
 800909c:	4699      	mov	r9, r3
 800909e:	4623      	mov	r3, r4
 80090a0:	eb18 0303 	adds.w	r3, r8, r3
 80090a4:	60bb      	str	r3, [r7, #8]
 80090a6:	462b      	mov	r3, r5
 80090a8:	eb49 0303 	adc.w	r3, r9, r3
 80090ac:	60fb      	str	r3, [r7, #12]
 80090ae:	f04f 0200 	mov.w	r2, #0
 80090b2:	f04f 0300 	mov.w	r3, #0
 80090b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80090ba:	4629      	mov	r1, r5
 80090bc:	024b      	lsls	r3, r1, #9
 80090be:	4621      	mov	r1, r4
 80090c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80090c4:	4621      	mov	r1, r4
 80090c6:	024a      	lsls	r2, r1, #9
 80090c8:	4610      	mov	r0, r2
 80090ca:	4619      	mov	r1, r3
 80090cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090ce:	2200      	movs	r2, #0
 80090d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80090d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80090d8:	f7f7 fd96 	bl	8000c08 <__aeabi_uldivmod>
 80090dc:	4602      	mov	r2, r0
 80090de:	460b      	mov	r3, r1
 80090e0:	4613      	mov	r3, r2
 80090e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090e4:	e058      	b.n	8009198 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090e6:	4b38      	ldr	r3, [pc, #224]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	099b      	lsrs	r3, r3, #6
 80090ec:	2200      	movs	r2, #0
 80090ee:	4618      	mov	r0, r3
 80090f0:	4611      	mov	r1, r2
 80090f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80090f6:	623b      	str	r3, [r7, #32]
 80090f8:	2300      	movs	r3, #0
 80090fa:	627b      	str	r3, [r7, #36]	; 0x24
 80090fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009100:	4642      	mov	r2, r8
 8009102:	464b      	mov	r3, r9
 8009104:	f04f 0000 	mov.w	r0, #0
 8009108:	f04f 0100 	mov.w	r1, #0
 800910c:	0159      	lsls	r1, r3, #5
 800910e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009112:	0150      	lsls	r0, r2, #5
 8009114:	4602      	mov	r2, r0
 8009116:	460b      	mov	r3, r1
 8009118:	4641      	mov	r1, r8
 800911a:	ebb2 0a01 	subs.w	sl, r2, r1
 800911e:	4649      	mov	r1, r9
 8009120:	eb63 0b01 	sbc.w	fp, r3, r1
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009130:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009134:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009138:	ebb2 040a 	subs.w	r4, r2, sl
 800913c:	eb63 050b 	sbc.w	r5, r3, fp
 8009140:	f04f 0200 	mov.w	r2, #0
 8009144:	f04f 0300 	mov.w	r3, #0
 8009148:	00eb      	lsls	r3, r5, #3
 800914a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800914e:	00e2      	lsls	r2, r4, #3
 8009150:	4614      	mov	r4, r2
 8009152:	461d      	mov	r5, r3
 8009154:	4643      	mov	r3, r8
 8009156:	18e3      	adds	r3, r4, r3
 8009158:	603b      	str	r3, [r7, #0]
 800915a:	464b      	mov	r3, r9
 800915c:	eb45 0303 	adc.w	r3, r5, r3
 8009160:	607b      	str	r3, [r7, #4]
 8009162:	f04f 0200 	mov.w	r2, #0
 8009166:	f04f 0300 	mov.w	r3, #0
 800916a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800916e:	4629      	mov	r1, r5
 8009170:	028b      	lsls	r3, r1, #10
 8009172:	4621      	mov	r1, r4
 8009174:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009178:	4621      	mov	r1, r4
 800917a:	028a      	lsls	r2, r1, #10
 800917c:	4610      	mov	r0, r2
 800917e:	4619      	mov	r1, r3
 8009180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009182:	2200      	movs	r2, #0
 8009184:	61bb      	str	r3, [r7, #24]
 8009186:	61fa      	str	r2, [r7, #28]
 8009188:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800918c:	f7f7 fd3c 	bl	8000c08 <__aeabi_uldivmod>
 8009190:	4602      	mov	r2, r0
 8009192:	460b      	mov	r3, r1
 8009194:	4613      	mov	r3, r2
 8009196:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009198:	4b0b      	ldr	r3, [pc, #44]	; (80091c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	0c1b      	lsrs	r3, r3, #16
 800919e:	f003 0303 	and.w	r3, r3, #3
 80091a2:	3301      	adds	r3, #1
 80091a4:	005b      	lsls	r3, r3, #1
 80091a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80091a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80091b2:	e002      	b.n	80091ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80091b4:	4b05      	ldr	r3, [pc, #20]	; (80091cc <HAL_RCC_GetSysClockFreq+0x204>)
 80091b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80091b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80091ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3750      	adds	r7, #80	; 0x50
 80091c0:	46bd      	mov	sp, r7
 80091c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091c6:	bf00      	nop
 80091c8:	40023800 	.word	0x40023800
 80091cc:	00f42400 	.word	0x00f42400
 80091d0:	007a1200 	.word	0x007a1200

080091d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091d8:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80091da:	681b      	ldr	r3, [r3, #0]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	200037e8 	.word	0x200037e8

080091ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80091f0:	f7ff fff0 	bl	80091d4 <HAL_RCC_GetHCLKFreq>
 80091f4:	4602      	mov	r2, r0
 80091f6:	4b05      	ldr	r3, [pc, #20]	; (800920c <HAL_RCC_GetPCLK1Freq+0x20>)
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	0a9b      	lsrs	r3, r3, #10
 80091fc:	f003 0307 	and.w	r3, r3, #7
 8009200:	4903      	ldr	r1, [pc, #12]	; (8009210 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009202:	5ccb      	ldrb	r3, [r1, r3]
 8009204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009208:	4618      	mov	r0, r3
 800920a:	bd80      	pop	{r7, pc}
 800920c:	40023800 	.word	0x40023800
 8009210:	0800cbb4 	.word	0x0800cbb4

08009214 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	60f8      	str	r0, [r7, #12]
 800921c:	60b9      	str	r1, [r7, #8]
 800921e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d101      	bne.n	800922a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e038      	b.n	800929c <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b00      	cmp	r3, #0
 8009234:	d106      	bne.n	8009244 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f7f7 ff4a 	bl	80010d8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	3308      	adds	r3, #8
 800924c:	4619      	mov	r1, r3
 800924e:	4610      	mov	r0, r2
 8009250:	f000 fb9e 	bl	8009990 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6818      	ldr	r0, [r3, #0]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	461a      	mov	r2, r3
 800925e:	68b9      	ldr	r1, [r7, #8]
 8009260:	f000 fc00 	bl	8009a64 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	6858      	ldr	r0, [r3, #4]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	689a      	ldr	r2, [r3, #8]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	f000 fc2d 	bl	8009ad0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68fa      	ldr	r2, [r7, #12]
 800927c:	6892      	ldr	r2, [r2, #8]
 800927e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	6892      	ldr	r2, [r2, #8]
 800928a:	f041 0101 	orr.w	r1, r1, #1
 800928e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2201      	movs	r2, #1
 8009296:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 800929a:	2300      	movs	r3, #0
}
 800929c:	4618      	mov	r0, r3
 800929e:	3710      	adds	r7, #16
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	4613      	mov	r3, r2
 80092b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b20      	cmp	r3, #32
 80092bc:	d11d      	bne.n	80092fa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d002      	beq.n	80092ca <HAL_UART_Receive_IT+0x26>
 80092c4:	88fb      	ldrh	r3, [r7, #6]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e016      	b.n	80092fc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d101      	bne.n	80092dc <HAL_UART_Receive_IT+0x38>
 80092d8:	2302      	movs	r3, #2
 80092da:	e00f      	b.n	80092fc <HAL_UART_Receive_IT+0x58>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	461a      	mov	r2, r3
 80092ee:	68b9      	ldr	r1, [r7, #8]
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f000 f9d3 	bl	800969c <UART_Start_Receive_IT>
 80092f6:	4603      	mov	r3, r0
 80092f8:	e000      	b.n	80092fc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80092fa:	2302      	movs	r3, #2
  }
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3710      	adds	r7, #16
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b08a      	sub	sp, #40	; 0x28
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009324:	2300      	movs	r3, #0
 8009326:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8009328:	2300      	movs	r3, #0
 800932a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800932c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932e:	f003 030f 	and.w	r3, r3, #15
 8009332:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10d      	bne.n	8009356 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800933a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933c:	f003 0320 	and.w	r3, r3, #32
 8009340:	2b00      	cmp	r3, #0
 8009342:	d008      	beq.n	8009356 <HAL_UART_IRQHandler+0x52>
 8009344:	6a3b      	ldr	r3, [r7, #32]
 8009346:	f003 0320 	and.w	r3, r3, #32
 800934a:	2b00      	cmp	r3, #0
 800934c:	d003      	beq.n	8009356 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 fa87 	bl	8009862 <UART_Receive_IT>
      return;
 8009354:	e17c      	b.n	8009650 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	2b00      	cmp	r3, #0
 800935a:	f000 80b1 	beq.w	80094c0 <HAL_UART_IRQHandler+0x1bc>
 800935e:	69fb      	ldr	r3, [r7, #28]
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	d105      	bne.n	8009374 <HAL_UART_IRQHandler+0x70>
 8009368:	6a3b      	ldr	r3, [r7, #32]
 800936a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800936e:	2b00      	cmp	r3, #0
 8009370:	f000 80a6 	beq.w	80094c0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00a      	beq.n	8009394 <HAL_UART_IRQHandler+0x90>
 800937e:	6a3b      	ldr	r3, [r7, #32]
 8009380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009384:	2b00      	cmp	r3, #0
 8009386:	d005      	beq.n	8009394 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938c:	f043 0201 	orr.w	r2, r3, #1
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009396:	f003 0304 	and.w	r3, r3, #4
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00a      	beq.n	80093b4 <HAL_UART_IRQHandler+0xb0>
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	f003 0301 	and.w	r3, r3, #1
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d005      	beq.n	80093b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ac:	f043 0202 	orr.w	r2, r3, #2
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80093b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b6:	f003 0302 	and.w	r3, r3, #2
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00a      	beq.n	80093d4 <HAL_UART_IRQHandler+0xd0>
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	f003 0301 	and.w	r3, r3, #1
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d005      	beq.n	80093d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093cc:	f043 0204 	orr.w	r2, r3, #4
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80093d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d6:	f003 0308 	and.w	r3, r3, #8
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d00f      	beq.n	80093fe <HAL_UART_IRQHandler+0xfa>
 80093de:	6a3b      	ldr	r3, [r7, #32]
 80093e0:	f003 0320 	and.w	r3, r3, #32
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d104      	bne.n	80093f2 <HAL_UART_IRQHandler+0xee>
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d005      	beq.n	80093fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f6:	f043 0208 	orr.w	r2, r3, #8
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009402:	2b00      	cmp	r3, #0
 8009404:	f000 811f 	beq.w	8009646 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940a:	f003 0320 	and.w	r3, r3, #32
 800940e:	2b00      	cmp	r3, #0
 8009410:	d007      	beq.n	8009422 <HAL_UART_IRQHandler+0x11e>
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	f003 0320 	and.w	r3, r3, #32
 8009418:	2b00      	cmp	r3, #0
 800941a:	d002      	beq.n	8009422 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fa20 	bl	8009862 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800942c:	2b40      	cmp	r3, #64	; 0x40
 800942e:	bf0c      	ite	eq
 8009430:	2301      	moveq	r3, #1
 8009432:	2300      	movne	r3, #0
 8009434:	b2db      	uxtb	r3, r3
 8009436:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800943c:	f003 0308 	and.w	r3, r3, #8
 8009440:	2b00      	cmp	r3, #0
 8009442:	d102      	bne.n	800944a <HAL_UART_IRQHandler+0x146>
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d031      	beq.n	80094ae <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 f960 	bl	8009710 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	695b      	ldr	r3, [r3, #20]
 8009456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800945a:	2b40      	cmp	r3, #64	; 0x40
 800945c:	d123      	bne.n	80094a6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	695a      	ldr	r2, [r3, #20]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800946c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009472:	2b00      	cmp	r3, #0
 8009474:	d013      	beq.n	800949e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947a:	4a77      	ldr	r2, [pc, #476]	; (8009658 <HAL_UART_IRQHandler+0x354>)
 800947c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009482:	4618      	mov	r0, r3
 8009484:	f7fe fef3 	bl	800826e <HAL_DMA_Abort_IT>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d016      	beq.n	80094bc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009498:	4610      	mov	r0, r2
 800949a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800949c:	e00e      	b.n	80094bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f8e6 	bl	8009670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a4:	e00a      	b.n	80094bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 f8e2 	bl	8009670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094ac:	e006      	b.n	80094bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f8de 	bl	8009670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80094ba:	e0c4      	b.n	8009646 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094bc:	bf00      	nop
    return;
 80094be:	e0c2      	b.n	8009646 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	f040 80a2 	bne.w	800960e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80094ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094cc:	f003 0310 	and.w	r3, r3, #16
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	f000 809c 	beq.w	800960e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	f003 0310 	and.w	r3, r3, #16
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f000 8096 	beq.w	800960e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80094e2:	2300      	movs	r3, #0
 80094e4:	60fb      	str	r3, [r7, #12]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	60fb      	str	r3, [r7, #12]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	60fb      	str	r3, [r7, #12]
 80094f6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009502:	2b40      	cmp	r3, #64	; 0x40
 8009504:	d14f      	bne.n	80095a6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009510:	8a3b      	ldrh	r3, [r7, #16]
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 8099 	beq.w	800964a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800951c:	8a3a      	ldrh	r2, [r7, #16]
 800951e:	429a      	cmp	r2, r3
 8009520:	f080 8093 	bcs.w	800964a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	8a3a      	ldrh	r2, [r7, #16]
 8009528:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009534:	d02b      	beq.n	800958e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68da      	ldr	r2, [r3, #12]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009544:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	695a      	ldr	r2, [r3, #20]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f022 0201 	bic.w	r2, r2, #1
 8009554:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	695a      	ldr	r2, [r3, #20]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009564:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2220      	movs	r2, #32
 800956a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68da      	ldr	r2, [r3, #12]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f022 0210 	bic.w	r2, r2, #16
 8009582:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009588:	4618      	mov	r0, r3
 800958a:	f7fe fe00 	bl	800818e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009596:	b29b      	uxth	r3, r3
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	b29b      	uxth	r3, r3
 800959c:	4619      	mov	r1, r3
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 f870 	bl	8009684 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80095a4:	e051      	b.n	800964a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d047      	beq.n	800964e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80095be:	8a7b      	ldrh	r3, [r7, #18]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d044      	beq.n	800964e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68da      	ldr	r2, [r3, #12]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80095d2:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	695a      	ldr	r2, [r3, #20]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f022 0201 	bic.w	r2, r2, #1
 80095e2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2220      	movs	r2, #32
 80095e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f022 0210 	bic.w	r2, r2, #16
 8009600:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009602:	8a7b      	ldrh	r3, [r7, #18]
 8009604:	4619      	mov	r1, r3
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f83c 	bl	8009684 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800960c:	e01f      	b.n	800964e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800960e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009614:	2b00      	cmp	r3, #0
 8009616:	d008      	beq.n	800962a <HAL_UART_IRQHandler+0x326>
 8009618:	6a3b      	ldr	r3, [r7, #32]
 800961a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800961e:	2b00      	cmp	r3, #0
 8009620:	d003      	beq.n	800962a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 f8b5 	bl	8009792 <UART_Transmit_IT>
    return;
 8009628:	e012      	b.n	8009650 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800962a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800962c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009630:	2b00      	cmp	r3, #0
 8009632:	d00d      	beq.n	8009650 <HAL_UART_IRQHandler+0x34c>
 8009634:	6a3b      	ldr	r3, [r7, #32]
 8009636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800963a:	2b00      	cmp	r3, #0
 800963c:	d008      	beq.n	8009650 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 f8f7 	bl	8009832 <UART_EndTransmit_IT>
    return;
 8009644:	e004      	b.n	8009650 <HAL_UART_IRQHandler+0x34c>
    return;
 8009646:	bf00      	nop
 8009648:	e002      	b.n	8009650 <HAL_UART_IRQHandler+0x34c>
      return;
 800964a:	bf00      	nop
 800964c:	e000      	b.n	8009650 <HAL_UART_IRQHandler+0x34c>
      return;
 800964e:	bf00      	nop
  }
}
 8009650:	3728      	adds	r7, #40	; 0x28
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	0800976b 	.word	0x0800976b

0800965c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009678:	bf00      	nop
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009690:	bf00      	nop
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	4613      	mov	r3, r2
 80096a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	68ba      	ldr	r2, [r7, #8]
 80096ae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	88fa      	ldrh	r2, [r7, #6]
 80096b4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	88fa      	ldrh	r2, [r7, #6]
 80096ba:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2222      	movs	r2, #34	; 0x22
 80096c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68da      	ldr	r2, [r3, #12]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096e0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	695a      	ldr	r2, [r3, #20]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f042 0201 	orr.w	r2, r2, #1
 80096f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	68da      	ldr	r2, [r3, #12]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f042 0220 	orr.w	r2, r2, #32
 8009700:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009702:	2300      	movs	r3, #0
}
 8009704:	4618      	mov	r0, r3
 8009706:	3714      	adds	r7, #20
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	68da      	ldr	r2, [r3, #12]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009726:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	695a      	ldr	r2, [r3, #20]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 0201 	bic.w	r2, r2, #1
 8009736:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800973c:	2b01      	cmp	r3, #1
 800973e:	d107      	bne.n	8009750 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68da      	ldr	r2, [r3, #12]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f022 0210 	bic.w	r2, r2, #16
 800974e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2220      	movs	r2, #32
 8009754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr

0800976a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b084      	sub	sp, #16
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009776:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009784:	68f8      	ldr	r0, [r7, #12]
 8009786:	f7ff ff73 	bl	8009670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800978a:	bf00      	nop
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}

08009792 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009792:	b480      	push	{r7}
 8009794:	b085      	sub	sp, #20
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	2b21      	cmp	r3, #33	; 0x21
 80097a4:	d13e      	bne.n	8009824 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097ae:	d114      	bne.n	80097da <UART_Transmit_IT+0x48>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d110      	bne.n	80097da <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a1b      	ldr	r3, [r3, #32]
 80097bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	461a      	mov	r2, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	1c9a      	adds	r2, r3, #2
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	621a      	str	r2, [r3, #32]
 80097d8:	e008      	b.n	80097ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	1c59      	adds	r1, r3, #1
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	6211      	str	r1, [r2, #32]
 80097e4:	781a      	ldrb	r2, [r3, #0]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	3b01      	subs	r3, #1
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	4619      	mov	r1, r3
 80097fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10f      	bne.n	8009820 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68da      	ldr	r2, [r3, #12]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800980e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800981e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009820:	2300      	movs	r3, #0
 8009822:	e000      	b.n	8009826 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009824:	2302      	movs	r3, #2
  }
}
 8009826:	4618      	mov	r0, r3
 8009828:	3714      	adds	r7, #20
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr

08009832 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b082      	sub	sp, #8
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68da      	ldr	r2, [r3, #12]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009848:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2220      	movs	r2, #32
 800984e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f7ff ff02 	bl	800965c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3708      	adds	r7, #8
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b084      	sub	sp, #16
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009870:	b2db      	uxtb	r3, r3
 8009872:	2b22      	cmp	r3, #34	; 0x22
 8009874:	f040 8087 	bne.w	8009986 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009880:	d117      	bne.n	80098b2 <UART_Receive_IT+0x50>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d113      	bne.n	80098b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800988a:	2300      	movs	r3, #0
 800988c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009892:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	b29b      	uxth	r3, r3
 800989c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098a0:	b29a      	uxth	r2, r3
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098aa:	1c9a      	adds	r2, r3, #2
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	629a      	str	r2, [r3, #40]	; 0x28
 80098b0:	e026      	b.n	8009900 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80098b8:	2300      	movs	r3, #0
 80098ba:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098c4:	d007      	beq.n	80098d6 <UART_Receive_IT+0x74>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	689b      	ldr	r3, [r3, #8]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10a      	bne.n	80098e4 <UART_Receive_IT+0x82>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d106      	bne.n	80098e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	b2da      	uxtb	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	e008      	b.n	80098f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098f0:	b2da      	uxtb	r2, r3
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fa:	1c5a      	adds	r2, r3, #1
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009904:	b29b      	uxth	r3, r3
 8009906:	3b01      	subs	r3, #1
 8009908:	b29b      	uxth	r3, r3
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	4619      	mov	r1, r3
 800990e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009910:	2b00      	cmp	r3, #0
 8009912:	d136      	bne.n	8009982 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68da      	ldr	r2, [r3, #12]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f022 0220 	bic.w	r2, r2, #32
 8009922:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68da      	ldr	r2, [r3, #12]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009932:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	695a      	ldr	r2, [r3, #20]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f022 0201 	bic.w	r2, r2, #1
 8009942:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2220      	movs	r2, #32
 8009948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009950:	2b01      	cmp	r3, #1
 8009952:	d10e      	bne.n	8009972 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	68da      	ldr	r2, [r3, #12]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f022 0210 	bic.w	r2, r2, #16
 8009962:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7ff fe8a 	bl	8009684 <HAL_UARTEx_RxEventCallback>
 8009970:	e002      	b.n	8009978 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 f940 	bl	8009bf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	e002      	b.n	8009988 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8009982:	2300      	movs	r3, #0
 8009984:	e000      	b.n	8009988 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009986:	2302      	movs	r3, #2
  }
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8009990:	b480      	push	{r7}
 8009992:	b087      	sub	sp, #28
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099a4:	683a      	ldr	r2, [r7, #0]
 80099a6:	6812      	ldr	r2, [r2, #0]
 80099a8:	f023 0101 	bic.w	r1, r3, #1
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	2b08      	cmp	r3, #8
 80099b8:	d102      	bne.n	80099c0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80099ba:	2340      	movs	r3, #64	; 0x40
 80099bc:	617b      	str	r3, [r7, #20]
 80099be:	e001      	b.n	80099c4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80099c0:	2300      	movs	r3, #0
 80099c2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80099d0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80099d6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80099dc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80099e2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80099e8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80099ee:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80099f4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80099fa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8009a00:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8009a06:	4313      	orrs	r3, r2
 8009a08:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	699b      	ldr	r3, [r3, #24]
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a18:	693a      	ldr	r2, [r7, #16]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8009a1e:	4b10      	ldr	r3, [pc, #64]	; (8009a60 <FSMC_NORSRAM_Init+0xd0>)
 8009a20:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009a28:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8009a30:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	43db      	mvns	r3, r3
 8009a40:	ea02 0103 	and.w	r1, r2, r3
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	4319      	orrs	r1, r3
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	371c      	adds	r7, #28
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	0008fb7f 	.word	0x0008fb7f

08009a64 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	1c5a      	adds	r2, r3, #1
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a7a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	011b      	lsls	r3, r3, #4
 8009a88:	431a      	orrs	r2, r3
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	021b      	lsls	r3, r3, #8
 8009a90:	431a      	orrs	r2, r3
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	041b      	lsls	r3, r3, #16
 8009a98:	431a      	orrs	r2, r3
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	051b      	lsls	r3, r3, #20
 8009aa2:	431a      	orrs	r2, r3
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	3b02      	subs	r3, #2
 8009aaa:	061b      	lsls	r3, r3, #24
 8009aac:	431a      	orrs	r2, r3
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	3201      	adds	r2, #1
 8009ab8:	4319      	orrs	r1, r3
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
	...

08009ad0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	60f8      	str	r0, [r7, #12]
 8009ad8:	60b9      	str	r1, [r7, #8]
 8009ada:	607a      	str	r2, [r7, #4]
 8009adc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009ae4:	d11d      	bne.n	8009b22 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009aee:	4b13      	ldr	r3, [pc, #76]	; (8009b3c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8009af0:	4013      	ands	r3, r2
 8009af2:	68ba      	ldr	r2, [r7, #8]
 8009af4:	6811      	ldr	r1, [r2, #0]
 8009af6:	68ba      	ldr	r2, [r7, #8]
 8009af8:	6852      	ldr	r2, [r2, #4]
 8009afa:	0112      	lsls	r2, r2, #4
 8009afc:	4311      	orrs	r1, r2
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	6892      	ldr	r2, [r2, #8]
 8009b02:	0212      	lsls	r2, r2, #8
 8009b04:	4311      	orrs	r1, r2
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	6992      	ldr	r2, [r2, #24]
 8009b0a:	4311      	orrs	r1, r2
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	68d2      	ldr	r2, [r2, #12]
 8009b10:	0412      	lsls	r2, r2, #16
 8009b12:	430a      	orrs	r2, r1
 8009b14:	ea43 0102 	orr.w	r1, r3, r2
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009b20:	e005      	b.n	8009b2e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009b2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8009b2e:	2300      	movs	r3, #0
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3714      	adds	r7, #20
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	cff00000 	.word	0xcff00000

08009b40 <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b089      	sub	sp, #36	; 0x24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 8009b4c:	4b19      	ldr	r3, [pc, #100]	; (8009bb4 <delay_us+0x74>)
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 8009b52:	4b19      	ldr	r3, [pc, #100]	; (8009bb8 <delay_us+0x78>)
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	fb02 f303 	mul.w	r3, r2, r3
 8009b5c:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 8009b5e:	4b15      	ldr	r3, [pc, #84]	; (8009bb4 <delay_us+0x74>)
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8009b64:	4b13      	ldr	r3, [pc, #76]	; (8009bb4 <delay_us+0x74>)
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 8009b6a:	68fa      	ldr	r2, [r7, #12]
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d0f8      	beq.n	8009b64 <delay_us+0x24>
        {
            if (tnow < told)
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	429a      	cmp	r2, r3
 8009b78:	d206      	bcs.n	8009b88 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 8009b7a:	69fa      	ldr	r2, [r7, #28]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	69ba      	ldr	r2, [r7, #24]
 8009b82:	4413      	add	r3, r2
 8009b84:	61bb      	str	r3, [r7, #24]
 8009b86:	e007      	b.n	8009b98 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 8009b88:	697a      	ldr	r2, [r7, #20]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	1ad2      	subs	r2, r2, r3
 8009b8e:	69fb      	ldr	r3, [r7, #28]
 8009b90:	4413      	add	r3, r2
 8009b92:	69ba      	ldr	r2, [r7, #24]
 8009b94:	4413      	add	r3, r2
 8009b96:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 8009b9c:	69ba      	ldr	r2, [r7, #24]
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d200      	bcs.n	8009ba6 <delay_us+0x66>
        tnow = SysTick->VAL;
 8009ba4:	e7de      	b.n	8009b64 <delay_us+0x24>
            {
                break;                      /* /, */
 8009ba6:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 8009ba8:	bf00      	nop
 8009baa:	3724      	adds	r7, #36	; 0x24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	e000e010 	.word	0xe000e010
 8009bb8:	20004498 	.word	0x20004498

08009bbc <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 8009bc6:	88fb      	ldrh	r3, [r7, #6]
 8009bc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bcc:	fb02 f303 	mul.w	r3, r2, r3
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7ff ffb5 	bl	8009b40 <delay_us>
}
 8009bd6:	bf00      	nop
 8009bd8:	3708      	adds	r7, #8
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <HAL_Delay>:
 * @note        HALSystickSystick
 * @param       Delay : 
 * @retval      None
 */
void HAL_Delay(uint32_t Delay)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b082      	sub	sp, #8
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
     delay_ms(Delay);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7ff ffe6 	bl	8009bbc <delay_ms>
}
 8009bf0:	bf00      	nop
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <HAL_UART_RxCpltCallback>:
 * @brief       Rx
 * @param       huart: UART
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART_UX)             /* 1 */
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a24      	ldr	r2, [pc, #144]	; (8009c98 <HAL_UART_RxCpltCallback+0xa0>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d142      	bne.n	8009c90 <HAL_UART_RxCpltCallback+0x98>
    {
        if((g_usart_rx_sta & 0x8000) == 0)      /*  */
 8009c0a:	4b24      	ldr	r3, [pc, #144]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c0c:	881b      	ldrh	r3, [r3, #0]
 8009c0e:	b21b      	sxth	r3, r3
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	db38      	blt.n	8009c86 <HAL_UART_RxCpltCallback+0x8e>
        {
            if(g_usart_rx_sta & 0x4000)         /* 0x0d */
 8009c14:	4b21      	ldr	r3, [pc, #132]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c16:	881b      	ldrh	r3, [r3, #0]
 8009c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d011      	beq.n	8009c44 <HAL_UART_RxCpltCallback+0x4c>
            {
                if(g_rx_buffer[0] != 0x0a) 
 8009c20:	4b1f      	ldr	r3, [pc, #124]	; (8009ca0 <HAL_UART_RxCpltCallback+0xa8>)
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	2b0a      	cmp	r3, #10
 8009c26:	d003      	beq.n	8009c30 <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;         /* , */
 8009c28:	4b1c      	ldr	r3, [pc, #112]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	801a      	strh	r2, [r3, #0]
 8009c2e:	e02a      	b.n	8009c86 <HAL_UART_RxCpltCallback+0x8e>
                }
                else 
                {
                    g_usart_rx_sta |= 0x8000;   /*  */
 8009c30:	4b1a      	ldr	r3, [pc, #104]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c32:	881b      	ldrh	r3, [r3, #0]
 8009c34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	4b17      	ldr	r3, [pc, #92]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c40:	801a      	strh	r2, [r3, #0]
 8009c42:	e020      	b.n	8009c86 <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                /* 0X0D */
            {
                if(g_rx_buffer[0] == 0x0d)
 8009c44:	4b16      	ldr	r3, [pc, #88]	; (8009ca0 <HAL_UART_RxCpltCallback+0xa8>)
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	2b0d      	cmp	r3, #13
 8009c4a:	d107      	bne.n	8009c5c <HAL_UART_RxCpltCallback+0x64>
                {
                    g_usart_rx_sta |= 0x4000;
 8009c4c:	4b13      	ldr	r3, [pc, #76]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c4e:	881b      	ldrh	r3, [r3, #0]
 8009c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	4b11      	ldr	r3, [pc, #68]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c58:	801a      	strh	r2, [r3, #0]
 8009c5a:	e014      	b.n	8009c86 <HAL_UART_RxCpltCallback+0x8e>
                }
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0] ;
 8009c5c:	4b0f      	ldr	r3, [pc, #60]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c5e:	881b      	ldrh	r3, [r3, #0]
 8009c60:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009c64:	4a0e      	ldr	r2, [pc, #56]	; (8009ca0 <HAL_UART_RxCpltCallback+0xa8>)
 8009c66:	7811      	ldrb	r1, [r2, #0]
 8009c68:	4a0e      	ldr	r2, [pc, #56]	; (8009ca4 <HAL_UART_RxCpltCallback+0xac>)
 8009c6a:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 8009c6c:	4b0b      	ldr	r3, [pc, #44]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c6e:	881b      	ldrh	r3, [r3, #0]
 8009c70:	3301      	adds	r3, #1
 8009c72:	b29a      	uxth	r2, r3
 8009c74:	4b09      	ldr	r3, [pc, #36]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c76:	801a      	strh	r2, [r3, #0]
                    if(g_usart_rx_sta > (USART_REC_LEN - 1))
 8009c78:	4b08      	ldr	r3, [pc, #32]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c7a:	881b      	ldrh	r3, [r3, #0]
 8009c7c:	2bc7      	cmp	r3, #199	; 0xc7
 8009c7e:	d902      	bls.n	8009c86 <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;     /* , */
 8009c80:	4b06      	ldr	r3, [pc, #24]	; (8009c9c <HAL_UART_RxCpltCallback+0xa4>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }
        
        HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8009c86:	2201      	movs	r2, #1
 8009c88:	4905      	ldr	r1, [pc, #20]	; (8009ca0 <HAL_UART_RxCpltCallback+0xa8>)
 8009c8a:	4807      	ldr	r0, [pc, #28]	; (8009ca8 <HAL_UART_RxCpltCallback+0xb0>)
 8009c8c:	f7ff fb0a 	bl	80092a4 <HAL_UART_Receive_IT>
    }
}
 8009c90:	bf00      	nop
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	40011000 	.word	0x40011000
 8009c9c:	20004564 	.word	0x20004564
 8009ca0:	20004568 	.word	0x20004568
 8009ca4:	2000449c 	.word	0x2000449c
 8009ca8:	2000456c 	.word	0x2000456c

08009cac <USART1_IRQHandler>:
 * @brief       1
 * @param       
 * @retval      
 */
void USART_UX_IRQHandler(void)
{ 
 8009cac:	b580      	push	{r7, lr}
 8009cae:	af00      	add	r7, sp, #0
#if SYS_SUPPORT_OS                              /* OS */
    OSIntEnter();    
#endif

    HAL_UART_IRQHandler(&g_uart1_handle);       /* HAL */
 8009cb0:	4802      	ldr	r0, [pc, #8]	; (8009cbc <USART1_IRQHandler+0x10>)
 8009cb2:	f7ff fb27 	bl	8009304 <HAL_UART_IRQHandler>

#if SYS_SUPPORT_OS                              /* OS */
    OSIntExit();
#endif
}
 8009cb6:	bf00      	nop
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	2000456c 	.word	0x2000456c

08009cc0 <malloc>:
 8009cc0:	4b02      	ldr	r3, [pc, #8]	; (8009ccc <malloc+0xc>)
 8009cc2:	4601      	mov	r1, r0
 8009cc4:	6818      	ldr	r0, [r3, #0]
 8009cc6:	f000 b82b 	b.w	8009d20 <_malloc_r>
 8009cca:	bf00      	nop
 8009ccc:	200038a0 	.word	0x200038a0

08009cd0 <free>:
 8009cd0:	4b02      	ldr	r3, [pc, #8]	; (8009cdc <free+0xc>)
 8009cd2:	4601      	mov	r1, r0
 8009cd4:	6818      	ldr	r0, [r3, #0]
 8009cd6:	f001 bd45 	b.w	800b764 <_free_r>
 8009cda:	bf00      	nop
 8009cdc:	200038a0 	.word	0x200038a0

08009ce0 <sbrk_aligned>:
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	4e0e      	ldr	r6, [pc, #56]	; (8009d1c <sbrk_aligned+0x3c>)
 8009ce4:	460c      	mov	r4, r1
 8009ce6:	6831      	ldr	r1, [r6, #0]
 8009ce8:	4605      	mov	r5, r0
 8009cea:	b911      	cbnz	r1, 8009cf2 <sbrk_aligned+0x12>
 8009cec:	f000 fe70 	bl	800a9d0 <_sbrk_r>
 8009cf0:	6030      	str	r0, [r6, #0]
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	f000 fe6b 	bl	800a9d0 <_sbrk_r>
 8009cfa:	1c43      	adds	r3, r0, #1
 8009cfc:	d00a      	beq.n	8009d14 <sbrk_aligned+0x34>
 8009cfe:	1cc4      	adds	r4, r0, #3
 8009d00:	f024 0403 	bic.w	r4, r4, #3
 8009d04:	42a0      	cmp	r0, r4
 8009d06:	d007      	beq.n	8009d18 <sbrk_aligned+0x38>
 8009d08:	1a21      	subs	r1, r4, r0
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 fe60 	bl	800a9d0 <_sbrk_r>
 8009d10:	3001      	adds	r0, #1
 8009d12:	d101      	bne.n	8009d18 <sbrk_aligned+0x38>
 8009d14:	f04f 34ff 	mov.w	r4, #4294967295
 8009d18:	4620      	mov	r0, r4
 8009d1a:	bd70      	pop	{r4, r5, r6, pc}
 8009d1c:	200045b4 	.word	0x200045b4

08009d20 <_malloc_r>:
 8009d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d24:	1ccd      	adds	r5, r1, #3
 8009d26:	f025 0503 	bic.w	r5, r5, #3
 8009d2a:	3508      	adds	r5, #8
 8009d2c:	2d0c      	cmp	r5, #12
 8009d2e:	bf38      	it	cc
 8009d30:	250c      	movcc	r5, #12
 8009d32:	2d00      	cmp	r5, #0
 8009d34:	4607      	mov	r7, r0
 8009d36:	db01      	blt.n	8009d3c <_malloc_r+0x1c>
 8009d38:	42a9      	cmp	r1, r5
 8009d3a:	d905      	bls.n	8009d48 <_malloc_r+0x28>
 8009d3c:	230c      	movs	r3, #12
 8009d3e:	603b      	str	r3, [r7, #0]
 8009d40:	2600      	movs	r6, #0
 8009d42:	4630      	mov	r0, r6
 8009d44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d48:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009e1c <_malloc_r+0xfc>
 8009d4c:	f000 f868 	bl	8009e20 <__malloc_lock>
 8009d50:	f8d8 3000 	ldr.w	r3, [r8]
 8009d54:	461c      	mov	r4, r3
 8009d56:	bb5c      	cbnz	r4, 8009db0 <_malloc_r+0x90>
 8009d58:	4629      	mov	r1, r5
 8009d5a:	4638      	mov	r0, r7
 8009d5c:	f7ff ffc0 	bl	8009ce0 <sbrk_aligned>
 8009d60:	1c43      	adds	r3, r0, #1
 8009d62:	4604      	mov	r4, r0
 8009d64:	d155      	bne.n	8009e12 <_malloc_r+0xf2>
 8009d66:	f8d8 4000 	ldr.w	r4, [r8]
 8009d6a:	4626      	mov	r6, r4
 8009d6c:	2e00      	cmp	r6, #0
 8009d6e:	d145      	bne.n	8009dfc <_malloc_r+0xdc>
 8009d70:	2c00      	cmp	r4, #0
 8009d72:	d048      	beq.n	8009e06 <_malloc_r+0xe6>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	4631      	mov	r1, r6
 8009d78:	4638      	mov	r0, r7
 8009d7a:	eb04 0903 	add.w	r9, r4, r3
 8009d7e:	f000 fe27 	bl	800a9d0 <_sbrk_r>
 8009d82:	4581      	cmp	r9, r0
 8009d84:	d13f      	bne.n	8009e06 <_malloc_r+0xe6>
 8009d86:	6821      	ldr	r1, [r4, #0]
 8009d88:	1a6d      	subs	r5, r5, r1
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	4638      	mov	r0, r7
 8009d8e:	f7ff ffa7 	bl	8009ce0 <sbrk_aligned>
 8009d92:	3001      	adds	r0, #1
 8009d94:	d037      	beq.n	8009e06 <_malloc_r+0xe6>
 8009d96:	6823      	ldr	r3, [r4, #0]
 8009d98:	442b      	add	r3, r5
 8009d9a:	6023      	str	r3, [r4, #0]
 8009d9c:	f8d8 3000 	ldr.w	r3, [r8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d038      	beq.n	8009e16 <_malloc_r+0xf6>
 8009da4:	685a      	ldr	r2, [r3, #4]
 8009da6:	42a2      	cmp	r2, r4
 8009da8:	d12b      	bne.n	8009e02 <_malloc_r+0xe2>
 8009daa:	2200      	movs	r2, #0
 8009dac:	605a      	str	r2, [r3, #4]
 8009dae:	e00f      	b.n	8009dd0 <_malloc_r+0xb0>
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	1b52      	subs	r2, r2, r5
 8009db4:	d41f      	bmi.n	8009df6 <_malloc_r+0xd6>
 8009db6:	2a0b      	cmp	r2, #11
 8009db8:	d917      	bls.n	8009dea <_malloc_r+0xca>
 8009dba:	1961      	adds	r1, r4, r5
 8009dbc:	42a3      	cmp	r3, r4
 8009dbe:	6025      	str	r5, [r4, #0]
 8009dc0:	bf18      	it	ne
 8009dc2:	6059      	strne	r1, [r3, #4]
 8009dc4:	6863      	ldr	r3, [r4, #4]
 8009dc6:	bf08      	it	eq
 8009dc8:	f8c8 1000 	streq.w	r1, [r8]
 8009dcc:	5162      	str	r2, [r4, r5]
 8009dce:	604b      	str	r3, [r1, #4]
 8009dd0:	4638      	mov	r0, r7
 8009dd2:	f104 060b 	add.w	r6, r4, #11
 8009dd6:	f000 f829 	bl	8009e2c <__malloc_unlock>
 8009dda:	f026 0607 	bic.w	r6, r6, #7
 8009dde:	1d23      	adds	r3, r4, #4
 8009de0:	1af2      	subs	r2, r6, r3
 8009de2:	d0ae      	beq.n	8009d42 <_malloc_r+0x22>
 8009de4:	1b9b      	subs	r3, r3, r6
 8009de6:	50a3      	str	r3, [r4, r2]
 8009de8:	e7ab      	b.n	8009d42 <_malloc_r+0x22>
 8009dea:	42a3      	cmp	r3, r4
 8009dec:	6862      	ldr	r2, [r4, #4]
 8009dee:	d1dd      	bne.n	8009dac <_malloc_r+0x8c>
 8009df0:	f8c8 2000 	str.w	r2, [r8]
 8009df4:	e7ec      	b.n	8009dd0 <_malloc_r+0xb0>
 8009df6:	4623      	mov	r3, r4
 8009df8:	6864      	ldr	r4, [r4, #4]
 8009dfa:	e7ac      	b.n	8009d56 <_malloc_r+0x36>
 8009dfc:	4634      	mov	r4, r6
 8009dfe:	6876      	ldr	r6, [r6, #4]
 8009e00:	e7b4      	b.n	8009d6c <_malloc_r+0x4c>
 8009e02:	4613      	mov	r3, r2
 8009e04:	e7cc      	b.n	8009da0 <_malloc_r+0x80>
 8009e06:	230c      	movs	r3, #12
 8009e08:	603b      	str	r3, [r7, #0]
 8009e0a:	4638      	mov	r0, r7
 8009e0c:	f000 f80e 	bl	8009e2c <__malloc_unlock>
 8009e10:	e797      	b.n	8009d42 <_malloc_r+0x22>
 8009e12:	6025      	str	r5, [r4, #0]
 8009e14:	e7dc      	b.n	8009dd0 <_malloc_r+0xb0>
 8009e16:	605b      	str	r3, [r3, #4]
 8009e18:	deff      	udf	#255	; 0xff
 8009e1a:	bf00      	nop
 8009e1c:	200045b0 	.word	0x200045b0

08009e20 <__malloc_lock>:
 8009e20:	4801      	ldr	r0, [pc, #4]	; (8009e28 <__malloc_lock+0x8>)
 8009e22:	f000 be21 	b.w	800aa68 <__retarget_lock_acquire_recursive>
 8009e26:	bf00      	nop
 8009e28:	200046f8 	.word	0x200046f8

08009e2c <__malloc_unlock>:
 8009e2c:	4801      	ldr	r0, [pc, #4]	; (8009e34 <__malloc_unlock+0x8>)
 8009e2e:	f000 be1c 	b.w	800aa6a <__retarget_lock_release_recursive>
 8009e32:	bf00      	nop
 8009e34:	200046f8 	.word	0x200046f8

08009e38 <__cvt>:
 8009e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e3c:	ec55 4b10 	vmov	r4, r5, d0
 8009e40:	2d00      	cmp	r5, #0
 8009e42:	460e      	mov	r6, r1
 8009e44:	4619      	mov	r1, r3
 8009e46:	462b      	mov	r3, r5
 8009e48:	bfbb      	ittet	lt
 8009e4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009e4e:	461d      	movlt	r5, r3
 8009e50:	2300      	movge	r3, #0
 8009e52:	232d      	movlt	r3, #45	; 0x2d
 8009e54:	700b      	strb	r3, [r1, #0]
 8009e56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009e5c:	4691      	mov	r9, r2
 8009e5e:	f023 0820 	bic.w	r8, r3, #32
 8009e62:	bfbc      	itt	lt
 8009e64:	4622      	movlt	r2, r4
 8009e66:	4614      	movlt	r4, r2
 8009e68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e6c:	d005      	beq.n	8009e7a <__cvt+0x42>
 8009e6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009e72:	d100      	bne.n	8009e76 <__cvt+0x3e>
 8009e74:	3601      	adds	r6, #1
 8009e76:	2102      	movs	r1, #2
 8009e78:	e000      	b.n	8009e7c <__cvt+0x44>
 8009e7a:	2103      	movs	r1, #3
 8009e7c:	ab03      	add	r3, sp, #12
 8009e7e:	9301      	str	r3, [sp, #4]
 8009e80:	ab02      	add	r3, sp, #8
 8009e82:	9300      	str	r3, [sp, #0]
 8009e84:	ec45 4b10 	vmov	d0, r4, r5
 8009e88:	4653      	mov	r3, sl
 8009e8a:	4632      	mov	r2, r6
 8009e8c:	f000 fe78 	bl	800ab80 <_dtoa_r>
 8009e90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009e94:	4607      	mov	r7, r0
 8009e96:	d102      	bne.n	8009e9e <__cvt+0x66>
 8009e98:	f019 0f01 	tst.w	r9, #1
 8009e9c:	d022      	beq.n	8009ee4 <__cvt+0xac>
 8009e9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009ea2:	eb07 0906 	add.w	r9, r7, r6
 8009ea6:	d110      	bne.n	8009eca <__cvt+0x92>
 8009ea8:	783b      	ldrb	r3, [r7, #0]
 8009eaa:	2b30      	cmp	r3, #48	; 0x30
 8009eac:	d10a      	bne.n	8009ec4 <__cvt+0x8c>
 8009eae:	2200      	movs	r2, #0
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f7f6 fe17 	bl	8000ae8 <__aeabi_dcmpeq>
 8009eba:	b918      	cbnz	r0, 8009ec4 <__cvt+0x8c>
 8009ebc:	f1c6 0601 	rsb	r6, r6, #1
 8009ec0:	f8ca 6000 	str.w	r6, [sl]
 8009ec4:	f8da 3000 	ldr.w	r3, [sl]
 8009ec8:	4499      	add	r9, r3
 8009eca:	2200      	movs	r2, #0
 8009ecc:	2300      	movs	r3, #0
 8009ece:	4620      	mov	r0, r4
 8009ed0:	4629      	mov	r1, r5
 8009ed2:	f7f6 fe09 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ed6:	b108      	cbz	r0, 8009edc <__cvt+0xa4>
 8009ed8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009edc:	2230      	movs	r2, #48	; 0x30
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	454b      	cmp	r3, r9
 8009ee2:	d307      	bcc.n	8009ef4 <__cvt+0xbc>
 8009ee4:	9b03      	ldr	r3, [sp, #12]
 8009ee6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ee8:	1bdb      	subs	r3, r3, r7
 8009eea:	4638      	mov	r0, r7
 8009eec:	6013      	str	r3, [r2, #0]
 8009eee:	b004      	add	sp, #16
 8009ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef4:	1c59      	adds	r1, r3, #1
 8009ef6:	9103      	str	r1, [sp, #12]
 8009ef8:	701a      	strb	r2, [r3, #0]
 8009efa:	e7f0      	b.n	8009ede <__cvt+0xa6>

08009efc <__exponent>:
 8009efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009efe:	4603      	mov	r3, r0
 8009f00:	2900      	cmp	r1, #0
 8009f02:	bfb8      	it	lt
 8009f04:	4249      	neglt	r1, r1
 8009f06:	f803 2b02 	strb.w	r2, [r3], #2
 8009f0a:	bfb4      	ite	lt
 8009f0c:	222d      	movlt	r2, #45	; 0x2d
 8009f0e:	222b      	movge	r2, #43	; 0x2b
 8009f10:	2909      	cmp	r1, #9
 8009f12:	7042      	strb	r2, [r0, #1]
 8009f14:	dd2a      	ble.n	8009f6c <__exponent+0x70>
 8009f16:	f10d 0207 	add.w	r2, sp, #7
 8009f1a:	4617      	mov	r7, r2
 8009f1c:	260a      	movs	r6, #10
 8009f1e:	4694      	mov	ip, r2
 8009f20:	fb91 f5f6 	sdiv	r5, r1, r6
 8009f24:	fb06 1415 	mls	r4, r6, r5, r1
 8009f28:	3430      	adds	r4, #48	; 0x30
 8009f2a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009f2e:	460c      	mov	r4, r1
 8009f30:	2c63      	cmp	r4, #99	; 0x63
 8009f32:	f102 32ff 	add.w	r2, r2, #4294967295
 8009f36:	4629      	mov	r1, r5
 8009f38:	dcf1      	bgt.n	8009f1e <__exponent+0x22>
 8009f3a:	3130      	adds	r1, #48	; 0x30
 8009f3c:	f1ac 0402 	sub.w	r4, ip, #2
 8009f40:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009f44:	1c41      	adds	r1, r0, #1
 8009f46:	4622      	mov	r2, r4
 8009f48:	42ba      	cmp	r2, r7
 8009f4a:	d30a      	bcc.n	8009f62 <__exponent+0x66>
 8009f4c:	f10d 0209 	add.w	r2, sp, #9
 8009f50:	eba2 020c 	sub.w	r2, r2, ip
 8009f54:	42bc      	cmp	r4, r7
 8009f56:	bf88      	it	hi
 8009f58:	2200      	movhi	r2, #0
 8009f5a:	4413      	add	r3, r2
 8009f5c:	1a18      	subs	r0, r3, r0
 8009f5e:	b003      	add	sp, #12
 8009f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f62:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009f66:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009f6a:	e7ed      	b.n	8009f48 <__exponent+0x4c>
 8009f6c:	2330      	movs	r3, #48	; 0x30
 8009f6e:	3130      	adds	r1, #48	; 0x30
 8009f70:	7083      	strb	r3, [r0, #2]
 8009f72:	70c1      	strb	r1, [r0, #3]
 8009f74:	1d03      	adds	r3, r0, #4
 8009f76:	e7f1      	b.n	8009f5c <__exponent+0x60>

08009f78 <_printf_float>:
 8009f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7c:	ed2d 8b02 	vpush	{d8}
 8009f80:	b08d      	sub	sp, #52	; 0x34
 8009f82:	460c      	mov	r4, r1
 8009f84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009f88:	4616      	mov	r6, r2
 8009f8a:	461f      	mov	r7, r3
 8009f8c:	4605      	mov	r5, r0
 8009f8e:	f000 fce7 	bl	800a960 <_localeconv_r>
 8009f92:	f8d0 a000 	ldr.w	sl, [r0]
 8009f96:	4650      	mov	r0, sl
 8009f98:	f7f6 f97a 	bl	8000290 <strlen>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	930a      	str	r3, [sp, #40]	; 0x28
 8009fa0:	6823      	ldr	r3, [r4, #0]
 8009fa2:	9305      	str	r3, [sp, #20]
 8009fa4:	f8d8 3000 	ldr.w	r3, [r8]
 8009fa8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009fac:	3307      	adds	r3, #7
 8009fae:	f023 0307 	bic.w	r3, r3, #7
 8009fb2:	f103 0208 	add.w	r2, r3, #8
 8009fb6:	f8c8 2000 	str.w	r2, [r8]
 8009fba:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fbe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009fc2:	9307      	str	r3, [sp, #28]
 8009fc4:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fc8:	ee08 0a10 	vmov	s16, r0
 8009fcc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009fd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fd4:	4b9e      	ldr	r3, [pc, #632]	; (800a250 <_printf_float+0x2d8>)
 8009fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8009fda:	f7f6 fdb7 	bl	8000b4c <__aeabi_dcmpun>
 8009fde:	bb88      	cbnz	r0, 800a044 <_printf_float+0xcc>
 8009fe0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fe4:	4b9a      	ldr	r3, [pc, #616]	; (800a250 <_printf_float+0x2d8>)
 8009fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8009fea:	f7f6 fd91 	bl	8000b10 <__aeabi_dcmple>
 8009fee:	bb48      	cbnz	r0, 800a044 <_printf_float+0xcc>
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	4640      	mov	r0, r8
 8009ff6:	4649      	mov	r1, r9
 8009ff8:	f7f6 fd80 	bl	8000afc <__aeabi_dcmplt>
 8009ffc:	b110      	cbz	r0, 800a004 <_printf_float+0x8c>
 8009ffe:	232d      	movs	r3, #45	; 0x2d
 800a000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a004:	4a93      	ldr	r2, [pc, #588]	; (800a254 <_printf_float+0x2dc>)
 800a006:	4b94      	ldr	r3, [pc, #592]	; (800a258 <_printf_float+0x2e0>)
 800a008:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a00c:	bf94      	ite	ls
 800a00e:	4690      	movls	r8, r2
 800a010:	4698      	movhi	r8, r3
 800a012:	2303      	movs	r3, #3
 800a014:	6123      	str	r3, [r4, #16]
 800a016:	9b05      	ldr	r3, [sp, #20]
 800a018:	f023 0304 	bic.w	r3, r3, #4
 800a01c:	6023      	str	r3, [r4, #0]
 800a01e:	f04f 0900 	mov.w	r9, #0
 800a022:	9700      	str	r7, [sp, #0]
 800a024:	4633      	mov	r3, r6
 800a026:	aa0b      	add	r2, sp, #44	; 0x2c
 800a028:	4621      	mov	r1, r4
 800a02a:	4628      	mov	r0, r5
 800a02c:	f000 f9da 	bl	800a3e4 <_printf_common>
 800a030:	3001      	adds	r0, #1
 800a032:	f040 8090 	bne.w	800a156 <_printf_float+0x1de>
 800a036:	f04f 30ff 	mov.w	r0, #4294967295
 800a03a:	b00d      	add	sp, #52	; 0x34
 800a03c:	ecbd 8b02 	vpop	{d8}
 800a040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a044:	4642      	mov	r2, r8
 800a046:	464b      	mov	r3, r9
 800a048:	4640      	mov	r0, r8
 800a04a:	4649      	mov	r1, r9
 800a04c:	f7f6 fd7e 	bl	8000b4c <__aeabi_dcmpun>
 800a050:	b140      	cbz	r0, 800a064 <_printf_float+0xec>
 800a052:	464b      	mov	r3, r9
 800a054:	2b00      	cmp	r3, #0
 800a056:	bfbc      	itt	lt
 800a058:	232d      	movlt	r3, #45	; 0x2d
 800a05a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a05e:	4a7f      	ldr	r2, [pc, #508]	; (800a25c <_printf_float+0x2e4>)
 800a060:	4b7f      	ldr	r3, [pc, #508]	; (800a260 <_printf_float+0x2e8>)
 800a062:	e7d1      	b.n	800a008 <_printf_float+0x90>
 800a064:	6863      	ldr	r3, [r4, #4]
 800a066:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a06a:	9206      	str	r2, [sp, #24]
 800a06c:	1c5a      	adds	r2, r3, #1
 800a06e:	d13f      	bne.n	800a0f0 <_printf_float+0x178>
 800a070:	2306      	movs	r3, #6
 800a072:	6063      	str	r3, [r4, #4]
 800a074:	9b05      	ldr	r3, [sp, #20]
 800a076:	6861      	ldr	r1, [r4, #4]
 800a078:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a07c:	2300      	movs	r3, #0
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	ab0a      	add	r3, sp, #40	; 0x28
 800a082:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a086:	ab09      	add	r3, sp, #36	; 0x24
 800a088:	ec49 8b10 	vmov	d0, r8, r9
 800a08c:	9300      	str	r3, [sp, #0]
 800a08e:	6022      	str	r2, [r4, #0]
 800a090:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a094:	4628      	mov	r0, r5
 800a096:	f7ff fecf 	bl	8009e38 <__cvt>
 800a09a:	9b06      	ldr	r3, [sp, #24]
 800a09c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a09e:	2b47      	cmp	r3, #71	; 0x47
 800a0a0:	4680      	mov	r8, r0
 800a0a2:	d108      	bne.n	800a0b6 <_printf_float+0x13e>
 800a0a4:	1cc8      	adds	r0, r1, #3
 800a0a6:	db02      	blt.n	800a0ae <_printf_float+0x136>
 800a0a8:	6863      	ldr	r3, [r4, #4]
 800a0aa:	4299      	cmp	r1, r3
 800a0ac:	dd41      	ble.n	800a132 <_printf_float+0x1ba>
 800a0ae:	f1ab 0302 	sub.w	r3, fp, #2
 800a0b2:	fa5f fb83 	uxtb.w	fp, r3
 800a0b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a0ba:	d820      	bhi.n	800a0fe <_printf_float+0x186>
 800a0bc:	3901      	subs	r1, #1
 800a0be:	465a      	mov	r2, fp
 800a0c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a0c4:	9109      	str	r1, [sp, #36]	; 0x24
 800a0c6:	f7ff ff19 	bl	8009efc <__exponent>
 800a0ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0cc:	1813      	adds	r3, r2, r0
 800a0ce:	2a01      	cmp	r2, #1
 800a0d0:	4681      	mov	r9, r0
 800a0d2:	6123      	str	r3, [r4, #16]
 800a0d4:	dc02      	bgt.n	800a0dc <_printf_float+0x164>
 800a0d6:	6822      	ldr	r2, [r4, #0]
 800a0d8:	07d2      	lsls	r2, r2, #31
 800a0da:	d501      	bpl.n	800a0e0 <_printf_float+0x168>
 800a0dc:	3301      	adds	r3, #1
 800a0de:	6123      	str	r3, [r4, #16]
 800a0e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d09c      	beq.n	800a022 <_printf_float+0xaa>
 800a0e8:	232d      	movs	r3, #45	; 0x2d
 800a0ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0ee:	e798      	b.n	800a022 <_printf_float+0xaa>
 800a0f0:	9a06      	ldr	r2, [sp, #24]
 800a0f2:	2a47      	cmp	r2, #71	; 0x47
 800a0f4:	d1be      	bne.n	800a074 <_printf_float+0xfc>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1bc      	bne.n	800a074 <_printf_float+0xfc>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e7b9      	b.n	800a072 <_printf_float+0xfa>
 800a0fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a102:	d118      	bne.n	800a136 <_printf_float+0x1be>
 800a104:	2900      	cmp	r1, #0
 800a106:	6863      	ldr	r3, [r4, #4]
 800a108:	dd0b      	ble.n	800a122 <_printf_float+0x1aa>
 800a10a:	6121      	str	r1, [r4, #16]
 800a10c:	b913      	cbnz	r3, 800a114 <_printf_float+0x19c>
 800a10e:	6822      	ldr	r2, [r4, #0]
 800a110:	07d0      	lsls	r0, r2, #31
 800a112:	d502      	bpl.n	800a11a <_printf_float+0x1a2>
 800a114:	3301      	adds	r3, #1
 800a116:	440b      	add	r3, r1
 800a118:	6123      	str	r3, [r4, #16]
 800a11a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a11c:	f04f 0900 	mov.w	r9, #0
 800a120:	e7de      	b.n	800a0e0 <_printf_float+0x168>
 800a122:	b913      	cbnz	r3, 800a12a <_printf_float+0x1b2>
 800a124:	6822      	ldr	r2, [r4, #0]
 800a126:	07d2      	lsls	r2, r2, #31
 800a128:	d501      	bpl.n	800a12e <_printf_float+0x1b6>
 800a12a:	3302      	adds	r3, #2
 800a12c:	e7f4      	b.n	800a118 <_printf_float+0x1a0>
 800a12e:	2301      	movs	r3, #1
 800a130:	e7f2      	b.n	800a118 <_printf_float+0x1a0>
 800a132:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a138:	4299      	cmp	r1, r3
 800a13a:	db05      	blt.n	800a148 <_printf_float+0x1d0>
 800a13c:	6823      	ldr	r3, [r4, #0]
 800a13e:	6121      	str	r1, [r4, #16]
 800a140:	07d8      	lsls	r0, r3, #31
 800a142:	d5ea      	bpl.n	800a11a <_printf_float+0x1a2>
 800a144:	1c4b      	adds	r3, r1, #1
 800a146:	e7e7      	b.n	800a118 <_printf_float+0x1a0>
 800a148:	2900      	cmp	r1, #0
 800a14a:	bfd4      	ite	le
 800a14c:	f1c1 0202 	rsble	r2, r1, #2
 800a150:	2201      	movgt	r2, #1
 800a152:	4413      	add	r3, r2
 800a154:	e7e0      	b.n	800a118 <_printf_float+0x1a0>
 800a156:	6823      	ldr	r3, [r4, #0]
 800a158:	055a      	lsls	r2, r3, #21
 800a15a:	d407      	bmi.n	800a16c <_printf_float+0x1f4>
 800a15c:	6923      	ldr	r3, [r4, #16]
 800a15e:	4642      	mov	r2, r8
 800a160:	4631      	mov	r1, r6
 800a162:	4628      	mov	r0, r5
 800a164:	47b8      	blx	r7
 800a166:	3001      	adds	r0, #1
 800a168:	d12c      	bne.n	800a1c4 <_printf_float+0x24c>
 800a16a:	e764      	b.n	800a036 <_printf_float+0xbe>
 800a16c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a170:	f240 80e0 	bls.w	800a334 <_printf_float+0x3bc>
 800a174:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a178:	2200      	movs	r2, #0
 800a17a:	2300      	movs	r3, #0
 800a17c:	f7f6 fcb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a180:	2800      	cmp	r0, #0
 800a182:	d034      	beq.n	800a1ee <_printf_float+0x276>
 800a184:	4a37      	ldr	r2, [pc, #220]	; (800a264 <_printf_float+0x2ec>)
 800a186:	2301      	movs	r3, #1
 800a188:	4631      	mov	r1, r6
 800a18a:	4628      	mov	r0, r5
 800a18c:	47b8      	blx	r7
 800a18e:	3001      	adds	r0, #1
 800a190:	f43f af51 	beq.w	800a036 <_printf_float+0xbe>
 800a194:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a198:	429a      	cmp	r2, r3
 800a19a:	db02      	blt.n	800a1a2 <_printf_float+0x22a>
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	07d8      	lsls	r0, r3, #31
 800a1a0:	d510      	bpl.n	800a1c4 <_printf_float+0x24c>
 800a1a2:	ee18 3a10 	vmov	r3, s16
 800a1a6:	4652      	mov	r2, sl
 800a1a8:	4631      	mov	r1, r6
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	47b8      	blx	r7
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	f43f af41 	beq.w	800a036 <_printf_float+0xbe>
 800a1b4:	f04f 0800 	mov.w	r8, #0
 800a1b8:	f104 091a 	add.w	r9, r4, #26
 800a1bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	4543      	cmp	r3, r8
 800a1c2:	dc09      	bgt.n	800a1d8 <_printf_float+0x260>
 800a1c4:	6823      	ldr	r3, [r4, #0]
 800a1c6:	079b      	lsls	r3, r3, #30
 800a1c8:	f100 8107 	bmi.w	800a3da <_printf_float+0x462>
 800a1cc:	68e0      	ldr	r0, [r4, #12]
 800a1ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1d0:	4298      	cmp	r0, r3
 800a1d2:	bfb8      	it	lt
 800a1d4:	4618      	movlt	r0, r3
 800a1d6:	e730      	b.n	800a03a <_printf_float+0xc2>
 800a1d8:	2301      	movs	r3, #1
 800a1da:	464a      	mov	r2, r9
 800a1dc:	4631      	mov	r1, r6
 800a1de:	4628      	mov	r0, r5
 800a1e0:	47b8      	blx	r7
 800a1e2:	3001      	adds	r0, #1
 800a1e4:	f43f af27 	beq.w	800a036 <_printf_float+0xbe>
 800a1e8:	f108 0801 	add.w	r8, r8, #1
 800a1ec:	e7e6      	b.n	800a1bc <_printf_float+0x244>
 800a1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	dc39      	bgt.n	800a268 <_printf_float+0x2f0>
 800a1f4:	4a1b      	ldr	r2, [pc, #108]	; (800a264 <_printf_float+0x2ec>)
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	4631      	mov	r1, r6
 800a1fa:	4628      	mov	r0, r5
 800a1fc:	47b8      	blx	r7
 800a1fe:	3001      	adds	r0, #1
 800a200:	f43f af19 	beq.w	800a036 <_printf_float+0xbe>
 800a204:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a208:	4313      	orrs	r3, r2
 800a20a:	d102      	bne.n	800a212 <_printf_float+0x29a>
 800a20c:	6823      	ldr	r3, [r4, #0]
 800a20e:	07d9      	lsls	r1, r3, #31
 800a210:	d5d8      	bpl.n	800a1c4 <_printf_float+0x24c>
 800a212:	ee18 3a10 	vmov	r3, s16
 800a216:	4652      	mov	r2, sl
 800a218:	4631      	mov	r1, r6
 800a21a:	4628      	mov	r0, r5
 800a21c:	47b8      	blx	r7
 800a21e:	3001      	adds	r0, #1
 800a220:	f43f af09 	beq.w	800a036 <_printf_float+0xbe>
 800a224:	f04f 0900 	mov.w	r9, #0
 800a228:	f104 0a1a 	add.w	sl, r4, #26
 800a22c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a22e:	425b      	negs	r3, r3
 800a230:	454b      	cmp	r3, r9
 800a232:	dc01      	bgt.n	800a238 <_printf_float+0x2c0>
 800a234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a236:	e792      	b.n	800a15e <_printf_float+0x1e6>
 800a238:	2301      	movs	r3, #1
 800a23a:	4652      	mov	r2, sl
 800a23c:	4631      	mov	r1, r6
 800a23e:	4628      	mov	r0, r5
 800a240:	47b8      	blx	r7
 800a242:	3001      	adds	r0, #1
 800a244:	f43f aef7 	beq.w	800a036 <_printf_float+0xbe>
 800a248:	f109 0901 	add.w	r9, r9, #1
 800a24c:	e7ee      	b.n	800a22c <_printf_float+0x2b4>
 800a24e:	bf00      	nop
 800a250:	7fefffff 	.word	0x7fefffff
 800a254:	0800fb5c 	.word	0x0800fb5c
 800a258:	0800fb60 	.word	0x0800fb60
 800a25c:	0800fb64 	.word	0x0800fb64
 800a260:	0800fb68 	.word	0x0800fb68
 800a264:	0800fb6c 	.word	0x0800fb6c
 800a268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a26a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a26c:	429a      	cmp	r2, r3
 800a26e:	bfa8      	it	ge
 800a270:	461a      	movge	r2, r3
 800a272:	2a00      	cmp	r2, #0
 800a274:	4691      	mov	r9, r2
 800a276:	dc37      	bgt.n	800a2e8 <_printf_float+0x370>
 800a278:	f04f 0b00 	mov.w	fp, #0
 800a27c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a280:	f104 021a 	add.w	r2, r4, #26
 800a284:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a286:	9305      	str	r3, [sp, #20]
 800a288:	eba3 0309 	sub.w	r3, r3, r9
 800a28c:	455b      	cmp	r3, fp
 800a28e:	dc33      	bgt.n	800a2f8 <_printf_float+0x380>
 800a290:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a294:	429a      	cmp	r2, r3
 800a296:	db3b      	blt.n	800a310 <_printf_float+0x398>
 800a298:	6823      	ldr	r3, [r4, #0]
 800a29a:	07da      	lsls	r2, r3, #31
 800a29c:	d438      	bmi.n	800a310 <_printf_float+0x398>
 800a29e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a2a2:	eba2 0903 	sub.w	r9, r2, r3
 800a2a6:	9b05      	ldr	r3, [sp, #20]
 800a2a8:	1ad2      	subs	r2, r2, r3
 800a2aa:	4591      	cmp	r9, r2
 800a2ac:	bfa8      	it	ge
 800a2ae:	4691      	movge	r9, r2
 800a2b0:	f1b9 0f00 	cmp.w	r9, #0
 800a2b4:	dc35      	bgt.n	800a322 <_printf_float+0x3aa>
 800a2b6:	f04f 0800 	mov.w	r8, #0
 800a2ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2be:	f104 0a1a 	add.w	sl, r4, #26
 800a2c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2c6:	1a9b      	subs	r3, r3, r2
 800a2c8:	eba3 0309 	sub.w	r3, r3, r9
 800a2cc:	4543      	cmp	r3, r8
 800a2ce:	f77f af79 	ble.w	800a1c4 <_printf_float+0x24c>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	4652      	mov	r2, sl
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	4628      	mov	r0, r5
 800a2da:	47b8      	blx	r7
 800a2dc:	3001      	adds	r0, #1
 800a2de:	f43f aeaa 	beq.w	800a036 <_printf_float+0xbe>
 800a2e2:	f108 0801 	add.w	r8, r8, #1
 800a2e6:	e7ec      	b.n	800a2c2 <_printf_float+0x34a>
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	4631      	mov	r1, r6
 800a2ec:	4642      	mov	r2, r8
 800a2ee:	4628      	mov	r0, r5
 800a2f0:	47b8      	blx	r7
 800a2f2:	3001      	adds	r0, #1
 800a2f4:	d1c0      	bne.n	800a278 <_printf_float+0x300>
 800a2f6:	e69e      	b.n	800a036 <_printf_float+0xbe>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	4631      	mov	r1, r6
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	9205      	str	r2, [sp, #20]
 800a300:	47b8      	blx	r7
 800a302:	3001      	adds	r0, #1
 800a304:	f43f ae97 	beq.w	800a036 <_printf_float+0xbe>
 800a308:	9a05      	ldr	r2, [sp, #20]
 800a30a:	f10b 0b01 	add.w	fp, fp, #1
 800a30e:	e7b9      	b.n	800a284 <_printf_float+0x30c>
 800a310:	ee18 3a10 	vmov	r3, s16
 800a314:	4652      	mov	r2, sl
 800a316:	4631      	mov	r1, r6
 800a318:	4628      	mov	r0, r5
 800a31a:	47b8      	blx	r7
 800a31c:	3001      	adds	r0, #1
 800a31e:	d1be      	bne.n	800a29e <_printf_float+0x326>
 800a320:	e689      	b.n	800a036 <_printf_float+0xbe>
 800a322:	9a05      	ldr	r2, [sp, #20]
 800a324:	464b      	mov	r3, r9
 800a326:	4442      	add	r2, r8
 800a328:	4631      	mov	r1, r6
 800a32a:	4628      	mov	r0, r5
 800a32c:	47b8      	blx	r7
 800a32e:	3001      	adds	r0, #1
 800a330:	d1c1      	bne.n	800a2b6 <_printf_float+0x33e>
 800a332:	e680      	b.n	800a036 <_printf_float+0xbe>
 800a334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a336:	2a01      	cmp	r2, #1
 800a338:	dc01      	bgt.n	800a33e <_printf_float+0x3c6>
 800a33a:	07db      	lsls	r3, r3, #31
 800a33c:	d53a      	bpl.n	800a3b4 <_printf_float+0x43c>
 800a33e:	2301      	movs	r3, #1
 800a340:	4642      	mov	r2, r8
 800a342:	4631      	mov	r1, r6
 800a344:	4628      	mov	r0, r5
 800a346:	47b8      	blx	r7
 800a348:	3001      	adds	r0, #1
 800a34a:	f43f ae74 	beq.w	800a036 <_printf_float+0xbe>
 800a34e:	ee18 3a10 	vmov	r3, s16
 800a352:	4652      	mov	r2, sl
 800a354:	4631      	mov	r1, r6
 800a356:	4628      	mov	r0, r5
 800a358:	47b8      	blx	r7
 800a35a:	3001      	adds	r0, #1
 800a35c:	f43f ae6b 	beq.w	800a036 <_printf_float+0xbe>
 800a360:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a364:	2200      	movs	r2, #0
 800a366:	2300      	movs	r3, #0
 800a368:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a36c:	f7f6 fbbc 	bl	8000ae8 <__aeabi_dcmpeq>
 800a370:	b9d8      	cbnz	r0, 800a3aa <_printf_float+0x432>
 800a372:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a376:	f108 0201 	add.w	r2, r8, #1
 800a37a:	4631      	mov	r1, r6
 800a37c:	4628      	mov	r0, r5
 800a37e:	47b8      	blx	r7
 800a380:	3001      	adds	r0, #1
 800a382:	d10e      	bne.n	800a3a2 <_printf_float+0x42a>
 800a384:	e657      	b.n	800a036 <_printf_float+0xbe>
 800a386:	2301      	movs	r3, #1
 800a388:	4652      	mov	r2, sl
 800a38a:	4631      	mov	r1, r6
 800a38c:	4628      	mov	r0, r5
 800a38e:	47b8      	blx	r7
 800a390:	3001      	adds	r0, #1
 800a392:	f43f ae50 	beq.w	800a036 <_printf_float+0xbe>
 800a396:	f108 0801 	add.w	r8, r8, #1
 800a39a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a39c:	3b01      	subs	r3, #1
 800a39e:	4543      	cmp	r3, r8
 800a3a0:	dcf1      	bgt.n	800a386 <_printf_float+0x40e>
 800a3a2:	464b      	mov	r3, r9
 800a3a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a3a8:	e6da      	b.n	800a160 <_printf_float+0x1e8>
 800a3aa:	f04f 0800 	mov.w	r8, #0
 800a3ae:	f104 0a1a 	add.w	sl, r4, #26
 800a3b2:	e7f2      	b.n	800a39a <_printf_float+0x422>
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	4642      	mov	r2, r8
 800a3b8:	e7df      	b.n	800a37a <_printf_float+0x402>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	464a      	mov	r2, r9
 800a3be:	4631      	mov	r1, r6
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	47b8      	blx	r7
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	f43f ae36 	beq.w	800a036 <_printf_float+0xbe>
 800a3ca:	f108 0801 	add.w	r8, r8, #1
 800a3ce:	68e3      	ldr	r3, [r4, #12]
 800a3d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3d2:	1a5b      	subs	r3, r3, r1
 800a3d4:	4543      	cmp	r3, r8
 800a3d6:	dcf0      	bgt.n	800a3ba <_printf_float+0x442>
 800a3d8:	e6f8      	b.n	800a1cc <_printf_float+0x254>
 800a3da:	f04f 0800 	mov.w	r8, #0
 800a3de:	f104 0919 	add.w	r9, r4, #25
 800a3e2:	e7f4      	b.n	800a3ce <_printf_float+0x456>

0800a3e4 <_printf_common>:
 800a3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e8:	4616      	mov	r6, r2
 800a3ea:	4699      	mov	r9, r3
 800a3ec:	688a      	ldr	r2, [r1, #8]
 800a3ee:	690b      	ldr	r3, [r1, #16]
 800a3f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	bfb8      	it	lt
 800a3f8:	4613      	movlt	r3, r2
 800a3fa:	6033      	str	r3, [r6, #0]
 800a3fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a400:	4607      	mov	r7, r0
 800a402:	460c      	mov	r4, r1
 800a404:	b10a      	cbz	r2, 800a40a <_printf_common+0x26>
 800a406:	3301      	adds	r3, #1
 800a408:	6033      	str	r3, [r6, #0]
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	0699      	lsls	r1, r3, #26
 800a40e:	bf42      	ittt	mi
 800a410:	6833      	ldrmi	r3, [r6, #0]
 800a412:	3302      	addmi	r3, #2
 800a414:	6033      	strmi	r3, [r6, #0]
 800a416:	6825      	ldr	r5, [r4, #0]
 800a418:	f015 0506 	ands.w	r5, r5, #6
 800a41c:	d106      	bne.n	800a42c <_printf_common+0x48>
 800a41e:	f104 0a19 	add.w	sl, r4, #25
 800a422:	68e3      	ldr	r3, [r4, #12]
 800a424:	6832      	ldr	r2, [r6, #0]
 800a426:	1a9b      	subs	r3, r3, r2
 800a428:	42ab      	cmp	r3, r5
 800a42a:	dc26      	bgt.n	800a47a <_printf_common+0x96>
 800a42c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a430:	1e13      	subs	r3, r2, #0
 800a432:	6822      	ldr	r2, [r4, #0]
 800a434:	bf18      	it	ne
 800a436:	2301      	movne	r3, #1
 800a438:	0692      	lsls	r2, r2, #26
 800a43a:	d42b      	bmi.n	800a494 <_printf_common+0xb0>
 800a43c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a440:	4649      	mov	r1, r9
 800a442:	4638      	mov	r0, r7
 800a444:	47c0      	blx	r8
 800a446:	3001      	adds	r0, #1
 800a448:	d01e      	beq.n	800a488 <_printf_common+0xa4>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	6922      	ldr	r2, [r4, #16]
 800a44e:	f003 0306 	and.w	r3, r3, #6
 800a452:	2b04      	cmp	r3, #4
 800a454:	bf02      	ittt	eq
 800a456:	68e5      	ldreq	r5, [r4, #12]
 800a458:	6833      	ldreq	r3, [r6, #0]
 800a45a:	1aed      	subeq	r5, r5, r3
 800a45c:	68a3      	ldr	r3, [r4, #8]
 800a45e:	bf0c      	ite	eq
 800a460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a464:	2500      	movne	r5, #0
 800a466:	4293      	cmp	r3, r2
 800a468:	bfc4      	itt	gt
 800a46a:	1a9b      	subgt	r3, r3, r2
 800a46c:	18ed      	addgt	r5, r5, r3
 800a46e:	2600      	movs	r6, #0
 800a470:	341a      	adds	r4, #26
 800a472:	42b5      	cmp	r5, r6
 800a474:	d11a      	bne.n	800a4ac <_printf_common+0xc8>
 800a476:	2000      	movs	r0, #0
 800a478:	e008      	b.n	800a48c <_printf_common+0xa8>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4652      	mov	r2, sl
 800a47e:	4649      	mov	r1, r9
 800a480:	4638      	mov	r0, r7
 800a482:	47c0      	blx	r8
 800a484:	3001      	adds	r0, #1
 800a486:	d103      	bne.n	800a490 <_printf_common+0xac>
 800a488:	f04f 30ff 	mov.w	r0, #4294967295
 800a48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a490:	3501      	adds	r5, #1
 800a492:	e7c6      	b.n	800a422 <_printf_common+0x3e>
 800a494:	18e1      	adds	r1, r4, r3
 800a496:	1c5a      	adds	r2, r3, #1
 800a498:	2030      	movs	r0, #48	; 0x30
 800a49a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a49e:	4422      	add	r2, r4
 800a4a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a4a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a4a8:	3302      	adds	r3, #2
 800a4aa:	e7c7      	b.n	800a43c <_printf_common+0x58>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	4622      	mov	r2, r4
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	4638      	mov	r0, r7
 800a4b4:	47c0      	blx	r8
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	d0e6      	beq.n	800a488 <_printf_common+0xa4>
 800a4ba:	3601      	adds	r6, #1
 800a4bc:	e7d9      	b.n	800a472 <_printf_common+0x8e>
	...

0800a4c0 <_printf_i>:
 800a4c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c4:	7e0f      	ldrb	r7, [r1, #24]
 800a4c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4c8:	2f78      	cmp	r7, #120	; 0x78
 800a4ca:	4691      	mov	r9, r2
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	460c      	mov	r4, r1
 800a4d0:	469a      	mov	sl, r3
 800a4d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4d6:	d807      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4d8:	2f62      	cmp	r7, #98	; 0x62
 800a4da:	d80a      	bhi.n	800a4f2 <_printf_i+0x32>
 800a4dc:	2f00      	cmp	r7, #0
 800a4de:	f000 80d4 	beq.w	800a68a <_printf_i+0x1ca>
 800a4e2:	2f58      	cmp	r7, #88	; 0x58
 800a4e4:	f000 80c0 	beq.w	800a668 <_printf_i+0x1a8>
 800a4e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4f0:	e03a      	b.n	800a568 <_printf_i+0xa8>
 800a4f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4f6:	2b15      	cmp	r3, #21
 800a4f8:	d8f6      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4fa:	a101      	add	r1, pc, #4	; (adr r1, 800a500 <_printf_i+0x40>)
 800a4fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a500:	0800a559 	.word	0x0800a559
 800a504:	0800a56d 	.word	0x0800a56d
 800a508:	0800a4e9 	.word	0x0800a4e9
 800a50c:	0800a4e9 	.word	0x0800a4e9
 800a510:	0800a4e9 	.word	0x0800a4e9
 800a514:	0800a4e9 	.word	0x0800a4e9
 800a518:	0800a56d 	.word	0x0800a56d
 800a51c:	0800a4e9 	.word	0x0800a4e9
 800a520:	0800a4e9 	.word	0x0800a4e9
 800a524:	0800a4e9 	.word	0x0800a4e9
 800a528:	0800a4e9 	.word	0x0800a4e9
 800a52c:	0800a671 	.word	0x0800a671
 800a530:	0800a599 	.word	0x0800a599
 800a534:	0800a62b 	.word	0x0800a62b
 800a538:	0800a4e9 	.word	0x0800a4e9
 800a53c:	0800a4e9 	.word	0x0800a4e9
 800a540:	0800a693 	.word	0x0800a693
 800a544:	0800a4e9 	.word	0x0800a4e9
 800a548:	0800a599 	.word	0x0800a599
 800a54c:	0800a4e9 	.word	0x0800a4e9
 800a550:	0800a4e9 	.word	0x0800a4e9
 800a554:	0800a633 	.word	0x0800a633
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	1d1a      	adds	r2, r3, #4
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	602a      	str	r2, [r5, #0]
 800a560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a568:	2301      	movs	r3, #1
 800a56a:	e09f      	b.n	800a6ac <_printf_i+0x1ec>
 800a56c:	6820      	ldr	r0, [r4, #0]
 800a56e:	682b      	ldr	r3, [r5, #0]
 800a570:	0607      	lsls	r7, r0, #24
 800a572:	f103 0104 	add.w	r1, r3, #4
 800a576:	6029      	str	r1, [r5, #0]
 800a578:	d501      	bpl.n	800a57e <_printf_i+0xbe>
 800a57a:	681e      	ldr	r6, [r3, #0]
 800a57c:	e003      	b.n	800a586 <_printf_i+0xc6>
 800a57e:	0646      	lsls	r6, r0, #25
 800a580:	d5fb      	bpl.n	800a57a <_printf_i+0xba>
 800a582:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a586:	2e00      	cmp	r6, #0
 800a588:	da03      	bge.n	800a592 <_printf_i+0xd2>
 800a58a:	232d      	movs	r3, #45	; 0x2d
 800a58c:	4276      	negs	r6, r6
 800a58e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a592:	485a      	ldr	r0, [pc, #360]	; (800a6fc <_printf_i+0x23c>)
 800a594:	230a      	movs	r3, #10
 800a596:	e012      	b.n	800a5be <_printf_i+0xfe>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	6820      	ldr	r0, [r4, #0]
 800a59c:	1d19      	adds	r1, r3, #4
 800a59e:	6029      	str	r1, [r5, #0]
 800a5a0:	0605      	lsls	r5, r0, #24
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_i+0xe8>
 800a5a4:	681e      	ldr	r6, [r3, #0]
 800a5a6:	e002      	b.n	800a5ae <_printf_i+0xee>
 800a5a8:	0641      	lsls	r1, r0, #25
 800a5aa:	d5fb      	bpl.n	800a5a4 <_printf_i+0xe4>
 800a5ac:	881e      	ldrh	r6, [r3, #0]
 800a5ae:	4853      	ldr	r0, [pc, #332]	; (800a6fc <_printf_i+0x23c>)
 800a5b0:	2f6f      	cmp	r7, #111	; 0x6f
 800a5b2:	bf0c      	ite	eq
 800a5b4:	2308      	moveq	r3, #8
 800a5b6:	230a      	movne	r3, #10
 800a5b8:	2100      	movs	r1, #0
 800a5ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5be:	6865      	ldr	r5, [r4, #4]
 800a5c0:	60a5      	str	r5, [r4, #8]
 800a5c2:	2d00      	cmp	r5, #0
 800a5c4:	bfa2      	ittt	ge
 800a5c6:	6821      	ldrge	r1, [r4, #0]
 800a5c8:	f021 0104 	bicge.w	r1, r1, #4
 800a5cc:	6021      	strge	r1, [r4, #0]
 800a5ce:	b90e      	cbnz	r6, 800a5d4 <_printf_i+0x114>
 800a5d0:	2d00      	cmp	r5, #0
 800a5d2:	d04b      	beq.n	800a66c <_printf_i+0x1ac>
 800a5d4:	4615      	mov	r5, r2
 800a5d6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5da:	fb03 6711 	mls	r7, r3, r1, r6
 800a5de:	5dc7      	ldrb	r7, [r0, r7]
 800a5e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5e4:	4637      	mov	r7, r6
 800a5e6:	42bb      	cmp	r3, r7
 800a5e8:	460e      	mov	r6, r1
 800a5ea:	d9f4      	bls.n	800a5d6 <_printf_i+0x116>
 800a5ec:	2b08      	cmp	r3, #8
 800a5ee:	d10b      	bne.n	800a608 <_printf_i+0x148>
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	07de      	lsls	r6, r3, #31
 800a5f4:	d508      	bpl.n	800a608 <_printf_i+0x148>
 800a5f6:	6923      	ldr	r3, [r4, #16]
 800a5f8:	6861      	ldr	r1, [r4, #4]
 800a5fa:	4299      	cmp	r1, r3
 800a5fc:	bfde      	ittt	le
 800a5fe:	2330      	movle	r3, #48	; 0x30
 800a600:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a604:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a608:	1b52      	subs	r2, r2, r5
 800a60a:	6122      	str	r2, [r4, #16]
 800a60c:	f8cd a000 	str.w	sl, [sp]
 800a610:	464b      	mov	r3, r9
 800a612:	aa03      	add	r2, sp, #12
 800a614:	4621      	mov	r1, r4
 800a616:	4640      	mov	r0, r8
 800a618:	f7ff fee4 	bl	800a3e4 <_printf_common>
 800a61c:	3001      	adds	r0, #1
 800a61e:	d14a      	bne.n	800a6b6 <_printf_i+0x1f6>
 800a620:	f04f 30ff 	mov.w	r0, #4294967295
 800a624:	b004      	add	sp, #16
 800a626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	f043 0320 	orr.w	r3, r3, #32
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	4833      	ldr	r0, [pc, #204]	; (800a700 <_printf_i+0x240>)
 800a634:	2778      	movs	r7, #120	; 0x78
 800a636:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a63a:	6823      	ldr	r3, [r4, #0]
 800a63c:	6829      	ldr	r1, [r5, #0]
 800a63e:	061f      	lsls	r7, r3, #24
 800a640:	f851 6b04 	ldr.w	r6, [r1], #4
 800a644:	d402      	bmi.n	800a64c <_printf_i+0x18c>
 800a646:	065f      	lsls	r7, r3, #25
 800a648:	bf48      	it	mi
 800a64a:	b2b6      	uxthmi	r6, r6
 800a64c:	07df      	lsls	r7, r3, #31
 800a64e:	bf48      	it	mi
 800a650:	f043 0320 	orrmi.w	r3, r3, #32
 800a654:	6029      	str	r1, [r5, #0]
 800a656:	bf48      	it	mi
 800a658:	6023      	strmi	r3, [r4, #0]
 800a65a:	b91e      	cbnz	r6, 800a664 <_printf_i+0x1a4>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	f023 0320 	bic.w	r3, r3, #32
 800a662:	6023      	str	r3, [r4, #0]
 800a664:	2310      	movs	r3, #16
 800a666:	e7a7      	b.n	800a5b8 <_printf_i+0xf8>
 800a668:	4824      	ldr	r0, [pc, #144]	; (800a6fc <_printf_i+0x23c>)
 800a66a:	e7e4      	b.n	800a636 <_printf_i+0x176>
 800a66c:	4615      	mov	r5, r2
 800a66e:	e7bd      	b.n	800a5ec <_printf_i+0x12c>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	6826      	ldr	r6, [r4, #0]
 800a674:	6961      	ldr	r1, [r4, #20]
 800a676:	1d18      	adds	r0, r3, #4
 800a678:	6028      	str	r0, [r5, #0]
 800a67a:	0635      	lsls	r5, r6, #24
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	d501      	bpl.n	800a684 <_printf_i+0x1c4>
 800a680:	6019      	str	r1, [r3, #0]
 800a682:	e002      	b.n	800a68a <_printf_i+0x1ca>
 800a684:	0670      	lsls	r0, r6, #25
 800a686:	d5fb      	bpl.n	800a680 <_printf_i+0x1c0>
 800a688:	8019      	strh	r1, [r3, #0]
 800a68a:	2300      	movs	r3, #0
 800a68c:	6123      	str	r3, [r4, #16]
 800a68e:	4615      	mov	r5, r2
 800a690:	e7bc      	b.n	800a60c <_printf_i+0x14c>
 800a692:	682b      	ldr	r3, [r5, #0]
 800a694:	1d1a      	adds	r2, r3, #4
 800a696:	602a      	str	r2, [r5, #0]
 800a698:	681d      	ldr	r5, [r3, #0]
 800a69a:	6862      	ldr	r2, [r4, #4]
 800a69c:	2100      	movs	r1, #0
 800a69e:	4628      	mov	r0, r5
 800a6a0:	f7f5 fda6 	bl	80001f0 <memchr>
 800a6a4:	b108      	cbz	r0, 800a6aa <_printf_i+0x1ea>
 800a6a6:	1b40      	subs	r0, r0, r5
 800a6a8:	6060      	str	r0, [r4, #4]
 800a6aa:	6863      	ldr	r3, [r4, #4]
 800a6ac:	6123      	str	r3, [r4, #16]
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6b4:	e7aa      	b.n	800a60c <_printf_i+0x14c>
 800a6b6:	6923      	ldr	r3, [r4, #16]
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	4649      	mov	r1, r9
 800a6bc:	4640      	mov	r0, r8
 800a6be:	47d0      	blx	sl
 800a6c0:	3001      	adds	r0, #1
 800a6c2:	d0ad      	beq.n	800a620 <_printf_i+0x160>
 800a6c4:	6823      	ldr	r3, [r4, #0]
 800a6c6:	079b      	lsls	r3, r3, #30
 800a6c8:	d413      	bmi.n	800a6f2 <_printf_i+0x232>
 800a6ca:	68e0      	ldr	r0, [r4, #12]
 800a6cc:	9b03      	ldr	r3, [sp, #12]
 800a6ce:	4298      	cmp	r0, r3
 800a6d0:	bfb8      	it	lt
 800a6d2:	4618      	movlt	r0, r3
 800a6d4:	e7a6      	b.n	800a624 <_printf_i+0x164>
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4632      	mov	r2, r6
 800a6da:	4649      	mov	r1, r9
 800a6dc:	4640      	mov	r0, r8
 800a6de:	47d0      	blx	sl
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	d09d      	beq.n	800a620 <_printf_i+0x160>
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	68e3      	ldr	r3, [r4, #12]
 800a6e8:	9903      	ldr	r1, [sp, #12]
 800a6ea:	1a5b      	subs	r3, r3, r1
 800a6ec:	42ab      	cmp	r3, r5
 800a6ee:	dcf2      	bgt.n	800a6d6 <_printf_i+0x216>
 800a6f0:	e7eb      	b.n	800a6ca <_printf_i+0x20a>
 800a6f2:	2500      	movs	r5, #0
 800a6f4:	f104 0619 	add.w	r6, r4, #25
 800a6f8:	e7f5      	b.n	800a6e6 <_printf_i+0x226>
 800a6fa:	bf00      	nop
 800a6fc:	0800fb6e 	.word	0x0800fb6e
 800a700:	0800fb7f 	.word	0x0800fb7f

0800a704 <std>:
 800a704:	2300      	movs	r3, #0
 800a706:	b510      	push	{r4, lr}
 800a708:	4604      	mov	r4, r0
 800a70a:	e9c0 3300 	strd	r3, r3, [r0]
 800a70e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a712:	6083      	str	r3, [r0, #8]
 800a714:	8181      	strh	r1, [r0, #12]
 800a716:	6643      	str	r3, [r0, #100]	; 0x64
 800a718:	81c2      	strh	r2, [r0, #14]
 800a71a:	6183      	str	r3, [r0, #24]
 800a71c:	4619      	mov	r1, r3
 800a71e:	2208      	movs	r2, #8
 800a720:	305c      	adds	r0, #92	; 0x5c
 800a722:	f000 f914 	bl	800a94e <memset>
 800a726:	4b05      	ldr	r3, [pc, #20]	; (800a73c <std+0x38>)
 800a728:	6263      	str	r3, [r4, #36]	; 0x24
 800a72a:	4b05      	ldr	r3, [pc, #20]	; (800a740 <std+0x3c>)
 800a72c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a72e:	4b05      	ldr	r3, [pc, #20]	; (800a744 <std+0x40>)
 800a730:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a732:	4b05      	ldr	r3, [pc, #20]	; (800a748 <std+0x44>)
 800a734:	6224      	str	r4, [r4, #32]
 800a736:	6323      	str	r3, [r4, #48]	; 0x30
 800a738:	bd10      	pop	{r4, pc}
 800a73a:	bf00      	nop
 800a73c:	0800a8c9 	.word	0x0800a8c9
 800a740:	0800a8eb 	.word	0x0800a8eb
 800a744:	0800a923 	.word	0x0800a923
 800a748:	0800a947 	.word	0x0800a947

0800a74c <stdio_exit_handler>:
 800a74c:	4a02      	ldr	r2, [pc, #8]	; (800a758 <stdio_exit_handler+0xc>)
 800a74e:	4903      	ldr	r1, [pc, #12]	; (800a75c <stdio_exit_handler+0x10>)
 800a750:	4803      	ldr	r0, [pc, #12]	; (800a760 <stdio_exit_handler+0x14>)
 800a752:	f000 b869 	b.w	800a828 <_fwalk_sglue>
 800a756:	bf00      	nop
 800a758:	20003848 	.word	0x20003848
 800a75c:	0800c539 	.word	0x0800c539
 800a760:	20003854 	.word	0x20003854

0800a764 <cleanup_stdio>:
 800a764:	6841      	ldr	r1, [r0, #4]
 800a766:	4b0c      	ldr	r3, [pc, #48]	; (800a798 <cleanup_stdio+0x34>)
 800a768:	4299      	cmp	r1, r3
 800a76a:	b510      	push	{r4, lr}
 800a76c:	4604      	mov	r4, r0
 800a76e:	d001      	beq.n	800a774 <cleanup_stdio+0x10>
 800a770:	f001 fee2 	bl	800c538 <_fflush_r>
 800a774:	68a1      	ldr	r1, [r4, #8]
 800a776:	4b09      	ldr	r3, [pc, #36]	; (800a79c <cleanup_stdio+0x38>)
 800a778:	4299      	cmp	r1, r3
 800a77a:	d002      	beq.n	800a782 <cleanup_stdio+0x1e>
 800a77c:	4620      	mov	r0, r4
 800a77e:	f001 fedb 	bl	800c538 <_fflush_r>
 800a782:	68e1      	ldr	r1, [r4, #12]
 800a784:	4b06      	ldr	r3, [pc, #24]	; (800a7a0 <cleanup_stdio+0x3c>)
 800a786:	4299      	cmp	r1, r3
 800a788:	d004      	beq.n	800a794 <cleanup_stdio+0x30>
 800a78a:	4620      	mov	r0, r4
 800a78c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a790:	f001 bed2 	b.w	800c538 <_fflush_r>
 800a794:	bd10      	pop	{r4, pc}
 800a796:	bf00      	nop
 800a798:	200045b8 	.word	0x200045b8
 800a79c:	20004620 	.word	0x20004620
 800a7a0:	20004688 	.word	0x20004688

0800a7a4 <global_stdio_init.part.0>:
 800a7a4:	b510      	push	{r4, lr}
 800a7a6:	4b0b      	ldr	r3, [pc, #44]	; (800a7d4 <global_stdio_init.part.0+0x30>)
 800a7a8:	4c0b      	ldr	r4, [pc, #44]	; (800a7d8 <global_stdio_init.part.0+0x34>)
 800a7aa:	4a0c      	ldr	r2, [pc, #48]	; (800a7dc <global_stdio_init.part.0+0x38>)
 800a7ac:	601a      	str	r2, [r3, #0]
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	2104      	movs	r1, #4
 800a7b4:	f7ff ffa6 	bl	800a704 <std>
 800a7b8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a7bc:	2201      	movs	r2, #1
 800a7be:	2109      	movs	r1, #9
 800a7c0:	f7ff ffa0 	bl	800a704 <std>
 800a7c4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a7c8:	2202      	movs	r2, #2
 800a7ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7ce:	2112      	movs	r1, #18
 800a7d0:	f7ff bf98 	b.w	800a704 <std>
 800a7d4:	200046f0 	.word	0x200046f0
 800a7d8:	200045b8 	.word	0x200045b8
 800a7dc:	0800a74d 	.word	0x0800a74d

0800a7e0 <__sfp_lock_acquire>:
 800a7e0:	4801      	ldr	r0, [pc, #4]	; (800a7e8 <__sfp_lock_acquire+0x8>)
 800a7e2:	f000 b941 	b.w	800aa68 <__retarget_lock_acquire_recursive>
 800a7e6:	bf00      	nop
 800a7e8:	200046f9 	.word	0x200046f9

0800a7ec <__sfp_lock_release>:
 800a7ec:	4801      	ldr	r0, [pc, #4]	; (800a7f4 <__sfp_lock_release+0x8>)
 800a7ee:	f000 b93c 	b.w	800aa6a <__retarget_lock_release_recursive>
 800a7f2:	bf00      	nop
 800a7f4:	200046f9 	.word	0x200046f9

0800a7f8 <__sinit>:
 800a7f8:	b510      	push	{r4, lr}
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	f7ff fff0 	bl	800a7e0 <__sfp_lock_acquire>
 800a800:	6a23      	ldr	r3, [r4, #32]
 800a802:	b11b      	cbz	r3, 800a80c <__sinit+0x14>
 800a804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a808:	f7ff bff0 	b.w	800a7ec <__sfp_lock_release>
 800a80c:	4b04      	ldr	r3, [pc, #16]	; (800a820 <__sinit+0x28>)
 800a80e:	6223      	str	r3, [r4, #32]
 800a810:	4b04      	ldr	r3, [pc, #16]	; (800a824 <__sinit+0x2c>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1f5      	bne.n	800a804 <__sinit+0xc>
 800a818:	f7ff ffc4 	bl	800a7a4 <global_stdio_init.part.0>
 800a81c:	e7f2      	b.n	800a804 <__sinit+0xc>
 800a81e:	bf00      	nop
 800a820:	0800a765 	.word	0x0800a765
 800a824:	200046f0 	.word	0x200046f0

0800a828 <_fwalk_sglue>:
 800a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a82c:	4607      	mov	r7, r0
 800a82e:	4688      	mov	r8, r1
 800a830:	4614      	mov	r4, r2
 800a832:	2600      	movs	r6, #0
 800a834:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a838:	f1b9 0901 	subs.w	r9, r9, #1
 800a83c:	d505      	bpl.n	800a84a <_fwalk_sglue+0x22>
 800a83e:	6824      	ldr	r4, [r4, #0]
 800a840:	2c00      	cmp	r4, #0
 800a842:	d1f7      	bne.n	800a834 <_fwalk_sglue+0xc>
 800a844:	4630      	mov	r0, r6
 800a846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a84a:	89ab      	ldrh	r3, [r5, #12]
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d907      	bls.n	800a860 <_fwalk_sglue+0x38>
 800a850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a854:	3301      	adds	r3, #1
 800a856:	d003      	beq.n	800a860 <_fwalk_sglue+0x38>
 800a858:	4629      	mov	r1, r5
 800a85a:	4638      	mov	r0, r7
 800a85c:	47c0      	blx	r8
 800a85e:	4306      	orrs	r6, r0
 800a860:	3568      	adds	r5, #104	; 0x68
 800a862:	e7e9      	b.n	800a838 <_fwalk_sglue+0x10>

0800a864 <iprintf>:
 800a864:	b40f      	push	{r0, r1, r2, r3}
 800a866:	b507      	push	{r0, r1, r2, lr}
 800a868:	4906      	ldr	r1, [pc, #24]	; (800a884 <iprintf+0x20>)
 800a86a:	ab04      	add	r3, sp, #16
 800a86c:	6808      	ldr	r0, [r1, #0]
 800a86e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a872:	6881      	ldr	r1, [r0, #8]
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	f001 fcbf 	bl	800c1f8 <_vfiprintf_r>
 800a87a:	b003      	add	sp, #12
 800a87c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a880:	b004      	add	sp, #16
 800a882:	4770      	bx	lr
 800a884:	200038a0 	.word	0x200038a0

0800a888 <siprintf>:
 800a888:	b40e      	push	{r1, r2, r3}
 800a88a:	b500      	push	{lr}
 800a88c:	b09c      	sub	sp, #112	; 0x70
 800a88e:	ab1d      	add	r3, sp, #116	; 0x74
 800a890:	9002      	str	r0, [sp, #8]
 800a892:	9006      	str	r0, [sp, #24]
 800a894:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a898:	4809      	ldr	r0, [pc, #36]	; (800a8c0 <siprintf+0x38>)
 800a89a:	9107      	str	r1, [sp, #28]
 800a89c:	9104      	str	r1, [sp, #16]
 800a89e:	4909      	ldr	r1, [pc, #36]	; (800a8c4 <siprintf+0x3c>)
 800a8a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8a4:	9105      	str	r1, [sp, #20]
 800a8a6:	6800      	ldr	r0, [r0, #0]
 800a8a8:	9301      	str	r3, [sp, #4]
 800a8aa:	a902      	add	r1, sp, #8
 800a8ac:	f001 fb7c 	bl	800bfa8 <_svfiprintf_r>
 800a8b0:	9b02      	ldr	r3, [sp, #8]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	701a      	strb	r2, [r3, #0]
 800a8b6:	b01c      	add	sp, #112	; 0x70
 800a8b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8bc:	b003      	add	sp, #12
 800a8be:	4770      	bx	lr
 800a8c0:	200038a0 	.word	0x200038a0
 800a8c4:	ffff0208 	.word	0xffff0208

0800a8c8 <__sread>:
 800a8c8:	b510      	push	{r4, lr}
 800a8ca:	460c      	mov	r4, r1
 800a8cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8d0:	f000 f86c 	bl	800a9ac <_read_r>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	bfab      	itete	ge
 800a8d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a8da:	89a3      	ldrhlt	r3, [r4, #12]
 800a8dc:	181b      	addge	r3, r3, r0
 800a8de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a8e2:	bfac      	ite	ge
 800a8e4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a8e6:	81a3      	strhlt	r3, [r4, #12]
 800a8e8:	bd10      	pop	{r4, pc}

0800a8ea <__swrite>:
 800a8ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ee:	461f      	mov	r7, r3
 800a8f0:	898b      	ldrh	r3, [r1, #12]
 800a8f2:	05db      	lsls	r3, r3, #23
 800a8f4:	4605      	mov	r5, r0
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	4616      	mov	r6, r2
 800a8fa:	d505      	bpl.n	800a908 <__swrite+0x1e>
 800a8fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a900:	2302      	movs	r3, #2
 800a902:	2200      	movs	r2, #0
 800a904:	f000 f840 	bl	800a988 <_lseek_r>
 800a908:	89a3      	ldrh	r3, [r4, #12]
 800a90a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a90e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a912:	81a3      	strh	r3, [r4, #12]
 800a914:	4632      	mov	r2, r6
 800a916:	463b      	mov	r3, r7
 800a918:	4628      	mov	r0, r5
 800a91a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a91e:	f000 b867 	b.w	800a9f0 <_write_r>

0800a922 <__sseek>:
 800a922:	b510      	push	{r4, lr}
 800a924:	460c      	mov	r4, r1
 800a926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a92a:	f000 f82d 	bl	800a988 <_lseek_r>
 800a92e:	1c43      	adds	r3, r0, #1
 800a930:	89a3      	ldrh	r3, [r4, #12]
 800a932:	bf15      	itete	ne
 800a934:	6560      	strne	r0, [r4, #84]	; 0x54
 800a936:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a93a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a93e:	81a3      	strheq	r3, [r4, #12]
 800a940:	bf18      	it	ne
 800a942:	81a3      	strhne	r3, [r4, #12]
 800a944:	bd10      	pop	{r4, pc}

0800a946 <__sclose>:
 800a946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a94a:	f000 b80d 	b.w	800a968 <_close_r>

0800a94e <memset>:
 800a94e:	4402      	add	r2, r0
 800a950:	4603      	mov	r3, r0
 800a952:	4293      	cmp	r3, r2
 800a954:	d100      	bne.n	800a958 <memset+0xa>
 800a956:	4770      	bx	lr
 800a958:	f803 1b01 	strb.w	r1, [r3], #1
 800a95c:	e7f9      	b.n	800a952 <memset+0x4>
	...

0800a960 <_localeconv_r>:
 800a960:	4800      	ldr	r0, [pc, #0]	; (800a964 <_localeconv_r+0x4>)
 800a962:	4770      	bx	lr
 800a964:	20003994 	.word	0x20003994

0800a968 <_close_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	4d06      	ldr	r5, [pc, #24]	; (800a984 <_close_r+0x1c>)
 800a96c:	2300      	movs	r3, #0
 800a96e:	4604      	mov	r4, r0
 800a970:	4608      	mov	r0, r1
 800a972:	602b      	str	r3, [r5, #0]
 800a974:	f7f7 fea3 	bl	80026be <_close>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_close_r+0x1a>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_close_r+0x1a>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	200046f4 	.word	0x200046f4

0800a988 <_lseek_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	; (800a9a8 <_lseek_r+0x20>)
 800a98c:	4604      	mov	r4, r0
 800a98e:	4608      	mov	r0, r1
 800a990:	4611      	mov	r1, r2
 800a992:	2200      	movs	r2, #0
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7f7 feb8 	bl	800270c <_lseek>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_lseek_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_lseek_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	200046f4 	.word	0x200046f4

0800a9ac <_read_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4d07      	ldr	r5, [pc, #28]	; (800a9cc <_read_r+0x20>)
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	4608      	mov	r0, r1
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	602a      	str	r2, [r5, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f7f7 fe46 	bl	800264c <_read>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_read_r+0x1e>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_read_r+0x1e>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	200046f4 	.word	0x200046f4

0800a9d0 <_sbrk_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d06      	ldr	r5, [pc, #24]	; (800a9ec <_sbrk_r+0x1c>)
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	4608      	mov	r0, r1
 800a9da:	602b      	str	r3, [r5, #0]
 800a9dc:	f7f7 fea4 	bl	8002728 <_sbrk>
 800a9e0:	1c43      	adds	r3, r0, #1
 800a9e2:	d102      	bne.n	800a9ea <_sbrk_r+0x1a>
 800a9e4:	682b      	ldr	r3, [r5, #0]
 800a9e6:	b103      	cbz	r3, 800a9ea <_sbrk_r+0x1a>
 800a9e8:	6023      	str	r3, [r4, #0]
 800a9ea:	bd38      	pop	{r3, r4, r5, pc}
 800a9ec:	200046f4 	.word	0x200046f4

0800a9f0 <_write_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	4d07      	ldr	r5, [pc, #28]	; (800aa10 <_write_r+0x20>)
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	4608      	mov	r0, r1
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	602a      	str	r2, [r5, #0]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	f7f7 fe41 	bl	8002686 <_write>
 800aa04:	1c43      	adds	r3, r0, #1
 800aa06:	d102      	bne.n	800aa0e <_write_r+0x1e>
 800aa08:	682b      	ldr	r3, [r5, #0]
 800aa0a:	b103      	cbz	r3, 800aa0e <_write_r+0x1e>
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	bd38      	pop	{r3, r4, r5, pc}
 800aa10:	200046f4 	.word	0x200046f4

0800aa14 <__errno>:
 800aa14:	4b01      	ldr	r3, [pc, #4]	; (800aa1c <__errno+0x8>)
 800aa16:	6818      	ldr	r0, [r3, #0]
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	200038a0 	.word	0x200038a0

0800aa20 <__libc_init_array>:
 800aa20:	b570      	push	{r4, r5, r6, lr}
 800aa22:	4d0d      	ldr	r5, [pc, #52]	; (800aa58 <__libc_init_array+0x38>)
 800aa24:	4c0d      	ldr	r4, [pc, #52]	; (800aa5c <__libc_init_array+0x3c>)
 800aa26:	1b64      	subs	r4, r4, r5
 800aa28:	10a4      	asrs	r4, r4, #2
 800aa2a:	2600      	movs	r6, #0
 800aa2c:	42a6      	cmp	r6, r4
 800aa2e:	d109      	bne.n	800aa44 <__libc_init_array+0x24>
 800aa30:	4d0b      	ldr	r5, [pc, #44]	; (800aa60 <__libc_init_array+0x40>)
 800aa32:	4c0c      	ldr	r4, [pc, #48]	; (800aa64 <__libc_init_array+0x44>)
 800aa34:	f001 ffd2 	bl	800c9dc <_init>
 800aa38:	1b64      	subs	r4, r4, r5
 800aa3a:	10a4      	asrs	r4, r4, #2
 800aa3c:	2600      	movs	r6, #0
 800aa3e:	42a6      	cmp	r6, r4
 800aa40:	d105      	bne.n	800aa4e <__libc_init_array+0x2e>
 800aa42:	bd70      	pop	{r4, r5, r6, pc}
 800aa44:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa48:	4798      	blx	r3
 800aa4a:	3601      	adds	r6, #1
 800aa4c:	e7ee      	b.n	800aa2c <__libc_init_array+0xc>
 800aa4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa52:	4798      	blx	r3
 800aa54:	3601      	adds	r6, #1
 800aa56:	e7f2      	b.n	800aa3e <__libc_init_array+0x1e>
 800aa58:	0800fed4 	.word	0x0800fed4
 800aa5c:	0800fed4 	.word	0x0800fed4
 800aa60:	0800fed4 	.word	0x0800fed4
 800aa64:	0800fed8 	.word	0x0800fed8

0800aa68 <__retarget_lock_acquire_recursive>:
 800aa68:	4770      	bx	lr

0800aa6a <__retarget_lock_release_recursive>:
 800aa6a:	4770      	bx	lr

0800aa6c <quorem>:
 800aa6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa70:	6903      	ldr	r3, [r0, #16]
 800aa72:	690c      	ldr	r4, [r1, #16]
 800aa74:	42a3      	cmp	r3, r4
 800aa76:	4607      	mov	r7, r0
 800aa78:	db7e      	blt.n	800ab78 <quorem+0x10c>
 800aa7a:	3c01      	subs	r4, #1
 800aa7c:	f101 0814 	add.w	r8, r1, #20
 800aa80:	f100 0514 	add.w	r5, r0, #20
 800aa84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa88:	9301      	str	r3, [sp, #4]
 800aa8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa92:	3301      	adds	r3, #1
 800aa94:	429a      	cmp	r2, r3
 800aa96:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aa9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa9e:	fbb2 f6f3 	udiv	r6, r2, r3
 800aaa2:	d331      	bcc.n	800ab08 <quorem+0x9c>
 800aaa4:	f04f 0e00 	mov.w	lr, #0
 800aaa8:	4640      	mov	r0, r8
 800aaaa:	46ac      	mov	ip, r5
 800aaac:	46f2      	mov	sl, lr
 800aaae:	f850 2b04 	ldr.w	r2, [r0], #4
 800aab2:	b293      	uxth	r3, r2
 800aab4:	fb06 e303 	mla	r3, r6, r3, lr
 800aab8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aabc:	0c1a      	lsrs	r2, r3, #16
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	ebaa 0303 	sub.w	r3, sl, r3
 800aac4:	f8dc a000 	ldr.w	sl, [ip]
 800aac8:	fa13 f38a 	uxtah	r3, r3, sl
 800aacc:	fb06 220e 	mla	r2, r6, lr, r2
 800aad0:	9300      	str	r3, [sp, #0]
 800aad2:	9b00      	ldr	r3, [sp, #0]
 800aad4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aad8:	b292      	uxth	r2, r2
 800aada:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800aade:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aae2:	f8bd 3000 	ldrh.w	r3, [sp]
 800aae6:	4581      	cmp	r9, r0
 800aae8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aaec:	f84c 3b04 	str.w	r3, [ip], #4
 800aaf0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800aaf4:	d2db      	bcs.n	800aaae <quorem+0x42>
 800aaf6:	f855 300b 	ldr.w	r3, [r5, fp]
 800aafa:	b92b      	cbnz	r3, 800ab08 <quorem+0x9c>
 800aafc:	9b01      	ldr	r3, [sp, #4]
 800aafe:	3b04      	subs	r3, #4
 800ab00:	429d      	cmp	r5, r3
 800ab02:	461a      	mov	r2, r3
 800ab04:	d32c      	bcc.n	800ab60 <quorem+0xf4>
 800ab06:	613c      	str	r4, [r7, #16]
 800ab08:	4638      	mov	r0, r7
 800ab0a:	f001 f8f3 	bl	800bcf4 <__mcmp>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	db22      	blt.n	800ab58 <quorem+0xec>
 800ab12:	3601      	adds	r6, #1
 800ab14:	4629      	mov	r1, r5
 800ab16:	2000      	movs	r0, #0
 800ab18:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab1c:	f8d1 c000 	ldr.w	ip, [r1]
 800ab20:	b293      	uxth	r3, r2
 800ab22:	1ac3      	subs	r3, r0, r3
 800ab24:	0c12      	lsrs	r2, r2, #16
 800ab26:	fa13 f38c 	uxtah	r3, r3, ip
 800ab2a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ab2e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab38:	45c1      	cmp	r9, r8
 800ab3a:	f841 3b04 	str.w	r3, [r1], #4
 800ab3e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab42:	d2e9      	bcs.n	800ab18 <quorem+0xac>
 800ab44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab4c:	b922      	cbnz	r2, 800ab58 <quorem+0xec>
 800ab4e:	3b04      	subs	r3, #4
 800ab50:	429d      	cmp	r5, r3
 800ab52:	461a      	mov	r2, r3
 800ab54:	d30a      	bcc.n	800ab6c <quorem+0x100>
 800ab56:	613c      	str	r4, [r7, #16]
 800ab58:	4630      	mov	r0, r6
 800ab5a:	b003      	add	sp, #12
 800ab5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab60:	6812      	ldr	r2, [r2, #0]
 800ab62:	3b04      	subs	r3, #4
 800ab64:	2a00      	cmp	r2, #0
 800ab66:	d1ce      	bne.n	800ab06 <quorem+0x9a>
 800ab68:	3c01      	subs	r4, #1
 800ab6a:	e7c9      	b.n	800ab00 <quorem+0x94>
 800ab6c:	6812      	ldr	r2, [r2, #0]
 800ab6e:	3b04      	subs	r3, #4
 800ab70:	2a00      	cmp	r2, #0
 800ab72:	d1f0      	bne.n	800ab56 <quorem+0xea>
 800ab74:	3c01      	subs	r4, #1
 800ab76:	e7eb      	b.n	800ab50 <quorem+0xe4>
 800ab78:	2000      	movs	r0, #0
 800ab7a:	e7ee      	b.n	800ab5a <quorem+0xee>
 800ab7c:	0000      	movs	r0, r0
	...

0800ab80 <_dtoa_r>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	ed2d 8b04 	vpush	{d8-d9}
 800ab88:	69c5      	ldr	r5, [r0, #28]
 800ab8a:	b093      	sub	sp, #76	; 0x4c
 800ab8c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ab90:	ec57 6b10 	vmov	r6, r7, d0
 800ab94:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ab98:	9107      	str	r1, [sp, #28]
 800ab9a:	4604      	mov	r4, r0
 800ab9c:	920a      	str	r2, [sp, #40]	; 0x28
 800ab9e:	930d      	str	r3, [sp, #52]	; 0x34
 800aba0:	b975      	cbnz	r5, 800abc0 <_dtoa_r+0x40>
 800aba2:	2010      	movs	r0, #16
 800aba4:	f7ff f88c 	bl	8009cc0 <malloc>
 800aba8:	4602      	mov	r2, r0
 800abaa:	61e0      	str	r0, [r4, #28]
 800abac:	b920      	cbnz	r0, 800abb8 <_dtoa_r+0x38>
 800abae:	4bae      	ldr	r3, [pc, #696]	; (800ae68 <_dtoa_r+0x2e8>)
 800abb0:	21ef      	movs	r1, #239	; 0xef
 800abb2:	48ae      	ldr	r0, [pc, #696]	; (800ae6c <_dtoa_r+0x2ec>)
 800abb4:	f001 fda6 	bl	800c704 <__assert_func>
 800abb8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800abbc:	6005      	str	r5, [r0, #0]
 800abbe:	60c5      	str	r5, [r0, #12]
 800abc0:	69e3      	ldr	r3, [r4, #28]
 800abc2:	6819      	ldr	r1, [r3, #0]
 800abc4:	b151      	cbz	r1, 800abdc <_dtoa_r+0x5c>
 800abc6:	685a      	ldr	r2, [r3, #4]
 800abc8:	604a      	str	r2, [r1, #4]
 800abca:	2301      	movs	r3, #1
 800abcc:	4093      	lsls	r3, r2
 800abce:	608b      	str	r3, [r1, #8]
 800abd0:	4620      	mov	r0, r4
 800abd2:	f000 fe53 	bl	800b87c <_Bfree>
 800abd6:	69e3      	ldr	r3, [r4, #28]
 800abd8:	2200      	movs	r2, #0
 800abda:	601a      	str	r2, [r3, #0]
 800abdc:	1e3b      	subs	r3, r7, #0
 800abde:	bfbb      	ittet	lt
 800abe0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800abe4:	9303      	strlt	r3, [sp, #12]
 800abe6:	2300      	movge	r3, #0
 800abe8:	2201      	movlt	r2, #1
 800abea:	bfac      	ite	ge
 800abec:	f8c8 3000 	strge.w	r3, [r8]
 800abf0:	f8c8 2000 	strlt.w	r2, [r8]
 800abf4:	4b9e      	ldr	r3, [pc, #632]	; (800ae70 <_dtoa_r+0x2f0>)
 800abf6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800abfa:	ea33 0308 	bics.w	r3, r3, r8
 800abfe:	d11b      	bne.n	800ac38 <_dtoa_r+0xb8>
 800ac00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac02:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac06:	6013      	str	r3, [r2, #0]
 800ac08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ac0c:	4333      	orrs	r3, r6
 800ac0e:	f000 8593 	beq.w	800b738 <_dtoa_r+0xbb8>
 800ac12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac14:	b963      	cbnz	r3, 800ac30 <_dtoa_r+0xb0>
 800ac16:	4b97      	ldr	r3, [pc, #604]	; (800ae74 <_dtoa_r+0x2f4>)
 800ac18:	e027      	b.n	800ac6a <_dtoa_r+0xea>
 800ac1a:	4b97      	ldr	r3, [pc, #604]	; (800ae78 <_dtoa_r+0x2f8>)
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	3308      	adds	r3, #8
 800ac20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac22:	6013      	str	r3, [r2, #0]
 800ac24:	9800      	ldr	r0, [sp, #0]
 800ac26:	b013      	add	sp, #76	; 0x4c
 800ac28:	ecbd 8b04 	vpop	{d8-d9}
 800ac2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac30:	4b90      	ldr	r3, [pc, #576]	; (800ae74 <_dtoa_r+0x2f4>)
 800ac32:	9300      	str	r3, [sp, #0]
 800ac34:	3303      	adds	r3, #3
 800ac36:	e7f3      	b.n	800ac20 <_dtoa_r+0xa0>
 800ac38:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	ec51 0b17 	vmov	r0, r1, d7
 800ac42:	eeb0 8a47 	vmov.f32	s16, s14
 800ac46:	eef0 8a67 	vmov.f32	s17, s15
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	f7f5 ff4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ac50:	4681      	mov	r9, r0
 800ac52:	b160      	cbz	r0, 800ac6e <_dtoa_r+0xee>
 800ac54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac56:	2301      	movs	r3, #1
 800ac58:	6013      	str	r3, [r2, #0]
 800ac5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f000 8568 	beq.w	800b732 <_dtoa_r+0xbb2>
 800ac62:	4b86      	ldr	r3, [pc, #536]	; (800ae7c <_dtoa_r+0x2fc>)
 800ac64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac66:	6013      	str	r3, [r2, #0]
 800ac68:	3b01      	subs	r3, #1
 800ac6a:	9300      	str	r3, [sp, #0]
 800ac6c:	e7da      	b.n	800ac24 <_dtoa_r+0xa4>
 800ac6e:	aa10      	add	r2, sp, #64	; 0x40
 800ac70:	a911      	add	r1, sp, #68	; 0x44
 800ac72:	4620      	mov	r0, r4
 800ac74:	eeb0 0a48 	vmov.f32	s0, s16
 800ac78:	eef0 0a68 	vmov.f32	s1, s17
 800ac7c:	f001 f8e0 	bl	800be40 <__d2b>
 800ac80:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ac84:	4682      	mov	sl, r0
 800ac86:	2d00      	cmp	r5, #0
 800ac88:	d07f      	beq.n	800ad8a <_dtoa_r+0x20a>
 800ac8a:	ee18 3a90 	vmov	r3, s17
 800ac8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac92:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ac96:	ec51 0b18 	vmov	r0, r1, d8
 800ac9a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ac9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aca2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aca6:	4619      	mov	r1, r3
 800aca8:	2200      	movs	r2, #0
 800acaa:	4b75      	ldr	r3, [pc, #468]	; (800ae80 <_dtoa_r+0x300>)
 800acac:	f7f5 fafc 	bl	80002a8 <__aeabi_dsub>
 800acb0:	a367      	add	r3, pc, #412	; (adr r3, 800ae50 <_dtoa_r+0x2d0>)
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	f7f5 fcaf 	bl	8000618 <__aeabi_dmul>
 800acba:	a367      	add	r3, pc, #412	; (adr r3, 800ae58 <_dtoa_r+0x2d8>)
 800acbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc0:	f7f5 faf4 	bl	80002ac <__adddf3>
 800acc4:	4606      	mov	r6, r0
 800acc6:	4628      	mov	r0, r5
 800acc8:	460f      	mov	r7, r1
 800acca:	f7f5 fc3b 	bl	8000544 <__aeabi_i2d>
 800acce:	a364      	add	r3, pc, #400	; (adr r3, 800ae60 <_dtoa_r+0x2e0>)
 800acd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd4:	f7f5 fca0 	bl	8000618 <__aeabi_dmul>
 800acd8:	4602      	mov	r2, r0
 800acda:	460b      	mov	r3, r1
 800acdc:	4630      	mov	r0, r6
 800acde:	4639      	mov	r1, r7
 800ace0:	f7f5 fae4 	bl	80002ac <__adddf3>
 800ace4:	4606      	mov	r6, r0
 800ace6:	460f      	mov	r7, r1
 800ace8:	f7f5 ff46 	bl	8000b78 <__aeabi_d2iz>
 800acec:	2200      	movs	r2, #0
 800acee:	4683      	mov	fp, r0
 800acf0:	2300      	movs	r3, #0
 800acf2:	4630      	mov	r0, r6
 800acf4:	4639      	mov	r1, r7
 800acf6:	f7f5 ff01 	bl	8000afc <__aeabi_dcmplt>
 800acfa:	b148      	cbz	r0, 800ad10 <_dtoa_r+0x190>
 800acfc:	4658      	mov	r0, fp
 800acfe:	f7f5 fc21 	bl	8000544 <__aeabi_i2d>
 800ad02:	4632      	mov	r2, r6
 800ad04:	463b      	mov	r3, r7
 800ad06:	f7f5 feef 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad0a:	b908      	cbnz	r0, 800ad10 <_dtoa_r+0x190>
 800ad0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad10:	f1bb 0f16 	cmp.w	fp, #22
 800ad14:	d857      	bhi.n	800adc6 <_dtoa_r+0x246>
 800ad16:	4b5b      	ldr	r3, [pc, #364]	; (800ae84 <_dtoa_r+0x304>)
 800ad18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad20:	ec51 0b18 	vmov	r0, r1, d8
 800ad24:	f7f5 feea 	bl	8000afc <__aeabi_dcmplt>
 800ad28:	2800      	cmp	r0, #0
 800ad2a:	d04e      	beq.n	800adca <_dtoa_r+0x24a>
 800ad2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad30:	2300      	movs	r3, #0
 800ad32:	930c      	str	r3, [sp, #48]	; 0x30
 800ad34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad36:	1b5b      	subs	r3, r3, r5
 800ad38:	1e5a      	subs	r2, r3, #1
 800ad3a:	bf45      	ittet	mi
 800ad3c:	f1c3 0301 	rsbmi	r3, r3, #1
 800ad40:	9305      	strmi	r3, [sp, #20]
 800ad42:	2300      	movpl	r3, #0
 800ad44:	2300      	movmi	r3, #0
 800ad46:	9206      	str	r2, [sp, #24]
 800ad48:	bf54      	ite	pl
 800ad4a:	9305      	strpl	r3, [sp, #20]
 800ad4c:	9306      	strmi	r3, [sp, #24]
 800ad4e:	f1bb 0f00 	cmp.w	fp, #0
 800ad52:	db3c      	blt.n	800adce <_dtoa_r+0x24e>
 800ad54:	9b06      	ldr	r3, [sp, #24]
 800ad56:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ad5a:	445b      	add	r3, fp
 800ad5c:	9306      	str	r3, [sp, #24]
 800ad5e:	2300      	movs	r3, #0
 800ad60:	9308      	str	r3, [sp, #32]
 800ad62:	9b07      	ldr	r3, [sp, #28]
 800ad64:	2b09      	cmp	r3, #9
 800ad66:	d868      	bhi.n	800ae3a <_dtoa_r+0x2ba>
 800ad68:	2b05      	cmp	r3, #5
 800ad6a:	bfc4      	itt	gt
 800ad6c:	3b04      	subgt	r3, #4
 800ad6e:	9307      	strgt	r3, [sp, #28]
 800ad70:	9b07      	ldr	r3, [sp, #28]
 800ad72:	f1a3 0302 	sub.w	r3, r3, #2
 800ad76:	bfcc      	ite	gt
 800ad78:	2500      	movgt	r5, #0
 800ad7a:	2501      	movle	r5, #1
 800ad7c:	2b03      	cmp	r3, #3
 800ad7e:	f200 8085 	bhi.w	800ae8c <_dtoa_r+0x30c>
 800ad82:	e8df f003 	tbb	[pc, r3]
 800ad86:	3b2e      	.short	0x3b2e
 800ad88:	5839      	.short	0x5839
 800ad8a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ad8e:	441d      	add	r5, r3
 800ad90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ad94:	2b20      	cmp	r3, #32
 800ad96:	bfc1      	itttt	gt
 800ad98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ad9c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ada0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ada4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ada8:	bfd6      	itet	le
 800adaa:	f1c3 0320 	rsble	r3, r3, #32
 800adae:	ea48 0003 	orrgt.w	r0, r8, r3
 800adb2:	fa06 f003 	lslle.w	r0, r6, r3
 800adb6:	f7f5 fbb5 	bl	8000524 <__aeabi_ui2d>
 800adba:	2201      	movs	r2, #1
 800adbc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800adc0:	3d01      	subs	r5, #1
 800adc2:	920e      	str	r2, [sp, #56]	; 0x38
 800adc4:	e76f      	b.n	800aca6 <_dtoa_r+0x126>
 800adc6:	2301      	movs	r3, #1
 800adc8:	e7b3      	b.n	800ad32 <_dtoa_r+0x1b2>
 800adca:	900c      	str	r0, [sp, #48]	; 0x30
 800adcc:	e7b2      	b.n	800ad34 <_dtoa_r+0x1b4>
 800adce:	9b05      	ldr	r3, [sp, #20]
 800add0:	eba3 030b 	sub.w	r3, r3, fp
 800add4:	9305      	str	r3, [sp, #20]
 800add6:	f1cb 0300 	rsb	r3, fp, #0
 800adda:	9308      	str	r3, [sp, #32]
 800addc:	2300      	movs	r3, #0
 800adde:	930b      	str	r3, [sp, #44]	; 0x2c
 800ade0:	e7bf      	b.n	800ad62 <_dtoa_r+0x1e2>
 800ade2:	2300      	movs	r3, #0
 800ade4:	9309      	str	r3, [sp, #36]	; 0x24
 800ade6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ade8:	2b00      	cmp	r3, #0
 800adea:	dc52      	bgt.n	800ae92 <_dtoa_r+0x312>
 800adec:	2301      	movs	r3, #1
 800adee:	9301      	str	r3, [sp, #4]
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	461a      	mov	r2, r3
 800adf4:	920a      	str	r2, [sp, #40]	; 0x28
 800adf6:	e00b      	b.n	800ae10 <_dtoa_r+0x290>
 800adf8:	2301      	movs	r3, #1
 800adfa:	e7f3      	b.n	800ade4 <_dtoa_r+0x264>
 800adfc:	2300      	movs	r3, #0
 800adfe:	9309      	str	r3, [sp, #36]	; 0x24
 800ae00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae02:	445b      	add	r3, fp
 800ae04:	9301      	str	r3, [sp, #4]
 800ae06:	3301      	adds	r3, #1
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	9304      	str	r3, [sp, #16]
 800ae0c:	bfb8      	it	lt
 800ae0e:	2301      	movlt	r3, #1
 800ae10:	69e0      	ldr	r0, [r4, #28]
 800ae12:	2100      	movs	r1, #0
 800ae14:	2204      	movs	r2, #4
 800ae16:	f102 0614 	add.w	r6, r2, #20
 800ae1a:	429e      	cmp	r6, r3
 800ae1c:	d93d      	bls.n	800ae9a <_dtoa_r+0x31a>
 800ae1e:	6041      	str	r1, [r0, #4]
 800ae20:	4620      	mov	r0, r4
 800ae22:	f000 fceb 	bl	800b7fc <_Balloc>
 800ae26:	9000      	str	r0, [sp, #0]
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	d139      	bne.n	800aea0 <_dtoa_r+0x320>
 800ae2c:	4b16      	ldr	r3, [pc, #88]	; (800ae88 <_dtoa_r+0x308>)
 800ae2e:	4602      	mov	r2, r0
 800ae30:	f240 11af 	movw	r1, #431	; 0x1af
 800ae34:	e6bd      	b.n	800abb2 <_dtoa_r+0x32>
 800ae36:	2301      	movs	r3, #1
 800ae38:	e7e1      	b.n	800adfe <_dtoa_r+0x27e>
 800ae3a:	2501      	movs	r5, #1
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	9307      	str	r3, [sp, #28]
 800ae40:	9509      	str	r5, [sp, #36]	; 0x24
 800ae42:	f04f 33ff 	mov.w	r3, #4294967295
 800ae46:	9301      	str	r3, [sp, #4]
 800ae48:	9304      	str	r3, [sp, #16]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	2312      	movs	r3, #18
 800ae4e:	e7d1      	b.n	800adf4 <_dtoa_r+0x274>
 800ae50:	636f4361 	.word	0x636f4361
 800ae54:	3fd287a7 	.word	0x3fd287a7
 800ae58:	8b60c8b3 	.word	0x8b60c8b3
 800ae5c:	3fc68a28 	.word	0x3fc68a28
 800ae60:	509f79fb 	.word	0x509f79fb
 800ae64:	3fd34413 	.word	0x3fd34413
 800ae68:	0800fb9d 	.word	0x0800fb9d
 800ae6c:	0800fbb4 	.word	0x0800fbb4
 800ae70:	7ff00000 	.word	0x7ff00000
 800ae74:	0800fb99 	.word	0x0800fb99
 800ae78:	0800fb90 	.word	0x0800fb90
 800ae7c:	0800fb6d 	.word	0x0800fb6d
 800ae80:	3ff80000 	.word	0x3ff80000
 800ae84:	0800fca0 	.word	0x0800fca0
 800ae88:	0800fc0c 	.word	0x0800fc0c
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ae90:	e7d7      	b.n	800ae42 <_dtoa_r+0x2c2>
 800ae92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	9304      	str	r3, [sp, #16]
 800ae98:	e7ba      	b.n	800ae10 <_dtoa_r+0x290>
 800ae9a:	3101      	adds	r1, #1
 800ae9c:	0052      	lsls	r2, r2, #1
 800ae9e:	e7ba      	b.n	800ae16 <_dtoa_r+0x296>
 800aea0:	69e3      	ldr	r3, [r4, #28]
 800aea2:	9a00      	ldr	r2, [sp, #0]
 800aea4:	601a      	str	r2, [r3, #0]
 800aea6:	9b04      	ldr	r3, [sp, #16]
 800aea8:	2b0e      	cmp	r3, #14
 800aeaa:	f200 80a8 	bhi.w	800affe <_dtoa_r+0x47e>
 800aeae:	2d00      	cmp	r5, #0
 800aeb0:	f000 80a5 	beq.w	800affe <_dtoa_r+0x47e>
 800aeb4:	f1bb 0f00 	cmp.w	fp, #0
 800aeb8:	dd38      	ble.n	800af2c <_dtoa_r+0x3ac>
 800aeba:	4bc0      	ldr	r3, [pc, #768]	; (800b1bc <_dtoa_r+0x63c>)
 800aebc:	f00b 020f 	and.w	r2, fp, #15
 800aec0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aec4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aec8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800aecc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800aed0:	d019      	beq.n	800af06 <_dtoa_r+0x386>
 800aed2:	4bbb      	ldr	r3, [pc, #748]	; (800b1c0 <_dtoa_r+0x640>)
 800aed4:	ec51 0b18 	vmov	r0, r1, d8
 800aed8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aedc:	f7f5 fcc6 	bl	800086c <__aeabi_ddiv>
 800aee0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aee4:	f008 080f 	and.w	r8, r8, #15
 800aee8:	2503      	movs	r5, #3
 800aeea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b1c0 <_dtoa_r+0x640>
 800aeee:	f1b8 0f00 	cmp.w	r8, #0
 800aef2:	d10a      	bne.n	800af0a <_dtoa_r+0x38a>
 800aef4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aef8:	4632      	mov	r2, r6
 800aefa:	463b      	mov	r3, r7
 800aefc:	f7f5 fcb6 	bl	800086c <__aeabi_ddiv>
 800af00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af04:	e02b      	b.n	800af5e <_dtoa_r+0x3de>
 800af06:	2502      	movs	r5, #2
 800af08:	e7ef      	b.n	800aeea <_dtoa_r+0x36a>
 800af0a:	f018 0f01 	tst.w	r8, #1
 800af0e:	d008      	beq.n	800af22 <_dtoa_r+0x3a2>
 800af10:	4630      	mov	r0, r6
 800af12:	4639      	mov	r1, r7
 800af14:	e9d9 2300 	ldrd	r2, r3, [r9]
 800af18:	f7f5 fb7e 	bl	8000618 <__aeabi_dmul>
 800af1c:	3501      	adds	r5, #1
 800af1e:	4606      	mov	r6, r0
 800af20:	460f      	mov	r7, r1
 800af22:	ea4f 0868 	mov.w	r8, r8, asr #1
 800af26:	f109 0908 	add.w	r9, r9, #8
 800af2a:	e7e0      	b.n	800aeee <_dtoa_r+0x36e>
 800af2c:	f000 809f 	beq.w	800b06e <_dtoa_r+0x4ee>
 800af30:	f1cb 0600 	rsb	r6, fp, #0
 800af34:	4ba1      	ldr	r3, [pc, #644]	; (800b1bc <_dtoa_r+0x63c>)
 800af36:	4fa2      	ldr	r7, [pc, #648]	; (800b1c0 <_dtoa_r+0x640>)
 800af38:	f006 020f 	and.w	r2, r6, #15
 800af3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af44:	ec51 0b18 	vmov	r0, r1, d8
 800af48:	f7f5 fb66 	bl	8000618 <__aeabi_dmul>
 800af4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af50:	1136      	asrs	r6, r6, #4
 800af52:	2300      	movs	r3, #0
 800af54:	2502      	movs	r5, #2
 800af56:	2e00      	cmp	r6, #0
 800af58:	d17e      	bne.n	800b058 <_dtoa_r+0x4d8>
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1d0      	bne.n	800af00 <_dtoa_r+0x380>
 800af5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af60:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800af64:	2b00      	cmp	r3, #0
 800af66:	f000 8084 	beq.w	800b072 <_dtoa_r+0x4f2>
 800af6a:	4b96      	ldr	r3, [pc, #600]	; (800b1c4 <_dtoa_r+0x644>)
 800af6c:	2200      	movs	r2, #0
 800af6e:	4640      	mov	r0, r8
 800af70:	4649      	mov	r1, r9
 800af72:	f7f5 fdc3 	bl	8000afc <__aeabi_dcmplt>
 800af76:	2800      	cmp	r0, #0
 800af78:	d07b      	beq.n	800b072 <_dtoa_r+0x4f2>
 800af7a:	9b04      	ldr	r3, [sp, #16]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d078      	beq.n	800b072 <_dtoa_r+0x4f2>
 800af80:	9b01      	ldr	r3, [sp, #4]
 800af82:	2b00      	cmp	r3, #0
 800af84:	dd39      	ble.n	800affa <_dtoa_r+0x47a>
 800af86:	4b90      	ldr	r3, [pc, #576]	; (800b1c8 <_dtoa_r+0x648>)
 800af88:	2200      	movs	r2, #0
 800af8a:	4640      	mov	r0, r8
 800af8c:	4649      	mov	r1, r9
 800af8e:	f7f5 fb43 	bl	8000618 <__aeabi_dmul>
 800af92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af96:	9e01      	ldr	r6, [sp, #4]
 800af98:	f10b 37ff 	add.w	r7, fp, #4294967295
 800af9c:	3501      	adds	r5, #1
 800af9e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800afa2:	4628      	mov	r0, r5
 800afa4:	f7f5 face 	bl	8000544 <__aeabi_i2d>
 800afa8:	4642      	mov	r2, r8
 800afaa:	464b      	mov	r3, r9
 800afac:	f7f5 fb34 	bl	8000618 <__aeabi_dmul>
 800afb0:	4b86      	ldr	r3, [pc, #536]	; (800b1cc <_dtoa_r+0x64c>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	f7f5 f97a 	bl	80002ac <__adddf3>
 800afb8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800afbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afc0:	9303      	str	r3, [sp, #12]
 800afc2:	2e00      	cmp	r6, #0
 800afc4:	d158      	bne.n	800b078 <_dtoa_r+0x4f8>
 800afc6:	4b82      	ldr	r3, [pc, #520]	; (800b1d0 <_dtoa_r+0x650>)
 800afc8:	2200      	movs	r2, #0
 800afca:	4640      	mov	r0, r8
 800afcc:	4649      	mov	r1, r9
 800afce:	f7f5 f96b 	bl	80002a8 <__aeabi_dsub>
 800afd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afd6:	4680      	mov	r8, r0
 800afd8:	4689      	mov	r9, r1
 800afda:	f7f5 fdad 	bl	8000b38 <__aeabi_dcmpgt>
 800afde:	2800      	cmp	r0, #0
 800afe0:	f040 8296 	bne.w	800b510 <_dtoa_r+0x990>
 800afe4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800afe8:	4640      	mov	r0, r8
 800afea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afee:	4649      	mov	r1, r9
 800aff0:	f7f5 fd84 	bl	8000afc <__aeabi_dcmplt>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	f040 8289 	bne.w	800b50c <_dtoa_r+0x98c>
 800affa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800affe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b000:	2b00      	cmp	r3, #0
 800b002:	f2c0 814e 	blt.w	800b2a2 <_dtoa_r+0x722>
 800b006:	f1bb 0f0e 	cmp.w	fp, #14
 800b00a:	f300 814a 	bgt.w	800b2a2 <_dtoa_r+0x722>
 800b00e:	4b6b      	ldr	r3, [pc, #428]	; (800b1bc <_dtoa_r+0x63c>)
 800b010:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b014:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f280 80dc 	bge.w	800b1d8 <_dtoa_r+0x658>
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	2b00      	cmp	r3, #0
 800b024:	f300 80d8 	bgt.w	800b1d8 <_dtoa_r+0x658>
 800b028:	f040 826f 	bne.w	800b50a <_dtoa_r+0x98a>
 800b02c:	4b68      	ldr	r3, [pc, #416]	; (800b1d0 <_dtoa_r+0x650>)
 800b02e:	2200      	movs	r2, #0
 800b030:	4640      	mov	r0, r8
 800b032:	4649      	mov	r1, r9
 800b034:	f7f5 faf0 	bl	8000618 <__aeabi_dmul>
 800b038:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b03c:	f7f5 fd72 	bl	8000b24 <__aeabi_dcmpge>
 800b040:	9e04      	ldr	r6, [sp, #16]
 800b042:	4637      	mov	r7, r6
 800b044:	2800      	cmp	r0, #0
 800b046:	f040 8245 	bne.w	800b4d4 <_dtoa_r+0x954>
 800b04a:	9d00      	ldr	r5, [sp, #0]
 800b04c:	2331      	movs	r3, #49	; 0x31
 800b04e:	f805 3b01 	strb.w	r3, [r5], #1
 800b052:	f10b 0b01 	add.w	fp, fp, #1
 800b056:	e241      	b.n	800b4dc <_dtoa_r+0x95c>
 800b058:	07f2      	lsls	r2, r6, #31
 800b05a:	d505      	bpl.n	800b068 <_dtoa_r+0x4e8>
 800b05c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b060:	f7f5 fada 	bl	8000618 <__aeabi_dmul>
 800b064:	3501      	adds	r5, #1
 800b066:	2301      	movs	r3, #1
 800b068:	1076      	asrs	r6, r6, #1
 800b06a:	3708      	adds	r7, #8
 800b06c:	e773      	b.n	800af56 <_dtoa_r+0x3d6>
 800b06e:	2502      	movs	r5, #2
 800b070:	e775      	b.n	800af5e <_dtoa_r+0x3de>
 800b072:	9e04      	ldr	r6, [sp, #16]
 800b074:	465f      	mov	r7, fp
 800b076:	e792      	b.n	800af9e <_dtoa_r+0x41e>
 800b078:	9900      	ldr	r1, [sp, #0]
 800b07a:	4b50      	ldr	r3, [pc, #320]	; (800b1bc <_dtoa_r+0x63c>)
 800b07c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b080:	4431      	add	r1, r6
 800b082:	9102      	str	r1, [sp, #8]
 800b084:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b086:	eeb0 9a47 	vmov.f32	s18, s14
 800b08a:	eef0 9a67 	vmov.f32	s19, s15
 800b08e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b096:	2900      	cmp	r1, #0
 800b098:	d044      	beq.n	800b124 <_dtoa_r+0x5a4>
 800b09a:	494e      	ldr	r1, [pc, #312]	; (800b1d4 <_dtoa_r+0x654>)
 800b09c:	2000      	movs	r0, #0
 800b09e:	f7f5 fbe5 	bl	800086c <__aeabi_ddiv>
 800b0a2:	ec53 2b19 	vmov	r2, r3, d9
 800b0a6:	f7f5 f8ff 	bl	80002a8 <__aeabi_dsub>
 800b0aa:	9d00      	ldr	r5, [sp, #0]
 800b0ac:	ec41 0b19 	vmov	d9, r0, r1
 800b0b0:	4649      	mov	r1, r9
 800b0b2:	4640      	mov	r0, r8
 800b0b4:	f7f5 fd60 	bl	8000b78 <__aeabi_d2iz>
 800b0b8:	4606      	mov	r6, r0
 800b0ba:	f7f5 fa43 	bl	8000544 <__aeabi_i2d>
 800b0be:	4602      	mov	r2, r0
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	4640      	mov	r0, r8
 800b0c4:	4649      	mov	r1, r9
 800b0c6:	f7f5 f8ef 	bl	80002a8 <__aeabi_dsub>
 800b0ca:	3630      	adds	r6, #48	; 0x30
 800b0cc:	f805 6b01 	strb.w	r6, [r5], #1
 800b0d0:	ec53 2b19 	vmov	r2, r3, d9
 800b0d4:	4680      	mov	r8, r0
 800b0d6:	4689      	mov	r9, r1
 800b0d8:	f7f5 fd10 	bl	8000afc <__aeabi_dcmplt>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d164      	bne.n	800b1aa <_dtoa_r+0x62a>
 800b0e0:	4642      	mov	r2, r8
 800b0e2:	464b      	mov	r3, r9
 800b0e4:	4937      	ldr	r1, [pc, #220]	; (800b1c4 <_dtoa_r+0x644>)
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	f7f5 f8de 	bl	80002a8 <__aeabi_dsub>
 800b0ec:	ec53 2b19 	vmov	r2, r3, d9
 800b0f0:	f7f5 fd04 	bl	8000afc <__aeabi_dcmplt>
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	f040 80b6 	bne.w	800b266 <_dtoa_r+0x6e6>
 800b0fa:	9b02      	ldr	r3, [sp, #8]
 800b0fc:	429d      	cmp	r5, r3
 800b0fe:	f43f af7c 	beq.w	800affa <_dtoa_r+0x47a>
 800b102:	4b31      	ldr	r3, [pc, #196]	; (800b1c8 <_dtoa_r+0x648>)
 800b104:	ec51 0b19 	vmov	r0, r1, d9
 800b108:	2200      	movs	r2, #0
 800b10a:	f7f5 fa85 	bl	8000618 <__aeabi_dmul>
 800b10e:	4b2e      	ldr	r3, [pc, #184]	; (800b1c8 <_dtoa_r+0x648>)
 800b110:	ec41 0b19 	vmov	d9, r0, r1
 800b114:	2200      	movs	r2, #0
 800b116:	4640      	mov	r0, r8
 800b118:	4649      	mov	r1, r9
 800b11a:	f7f5 fa7d 	bl	8000618 <__aeabi_dmul>
 800b11e:	4680      	mov	r8, r0
 800b120:	4689      	mov	r9, r1
 800b122:	e7c5      	b.n	800b0b0 <_dtoa_r+0x530>
 800b124:	ec51 0b17 	vmov	r0, r1, d7
 800b128:	f7f5 fa76 	bl	8000618 <__aeabi_dmul>
 800b12c:	9b02      	ldr	r3, [sp, #8]
 800b12e:	9d00      	ldr	r5, [sp, #0]
 800b130:	930f      	str	r3, [sp, #60]	; 0x3c
 800b132:	ec41 0b19 	vmov	d9, r0, r1
 800b136:	4649      	mov	r1, r9
 800b138:	4640      	mov	r0, r8
 800b13a:	f7f5 fd1d 	bl	8000b78 <__aeabi_d2iz>
 800b13e:	4606      	mov	r6, r0
 800b140:	f7f5 fa00 	bl	8000544 <__aeabi_i2d>
 800b144:	3630      	adds	r6, #48	; 0x30
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	4640      	mov	r0, r8
 800b14c:	4649      	mov	r1, r9
 800b14e:	f7f5 f8ab 	bl	80002a8 <__aeabi_dsub>
 800b152:	f805 6b01 	strb.w	r6, [r5], #1
 800b156:	9b02      	ldr	r3, [sp, #8]
 800b158:	429d      	cmp	r5, r3
 800b15a:	4680      	mov	r8, r0
 800b15c:	4689      	mov	r9, r1
 800b15e:	f04f 0200 	mov.w	r2, #0
 800b162:	d124      	bne.n	800b1ae <_dtoa_r+0x62e>
 800b164:	4b1b      	ldr	r3, [pc, #108]	; (800b1d4 <_dtoa_r+0x654>)
 800b166:	ec51 0b19 	vmov	r0, r1, d9
 800b16a:	f7f5 f89f 	bl	80002ac <__adddf3>
 800b16e:	4602      	mov	r2, r0
 800b170:	460b      	mov	r3, r1
 800b172:	4640      	mov	r0, r8
 800b174:	4649      	mov	r1, r9
 800b176:	f7f5 fcdf 	bl	8000b38 <__aeabi_dcmpgt>
 800b17a:	2800      	cmp	r0, #0
 800b17c:	d173      	bne.n	800b266 <_dtoa_r+0x6e6>
 800b17e:	ec53 2b19 	vmov	r2, r3, d9
 800b182:	4914      	ldr	r1, [pc, #80]	; (800b1d4 <_dtoa_r+0x654>)
 800b184:	2000      	movs	r0, #0
 800b186:	f7f5 f88f 	bl	80002a8 <__aeabi_dsub>
 800b18a:	4602      	mov	r2, r0
 800b18c:	460b      	mov	r3, r1
 800b18e:	4640      	mov	r0, r8
 800b190:	4649      	mov	r1, r9
 800b192:	f7f5 fcb3 	bl	8000afc <__aeabi_dcmplt>
 800b196:	2800      	cmp	r0, #0
 800b198:	f43f af2f 	beq.w	800affa <_dtoa_r+0x47a>
 800b19c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b19e:	1e6b      	subs	r3, r5, #1
 800b1a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b1a6:	2b30      	cmp	r3, #48	; 0x30
 800b1a8:	d0f8      	beq.n	800b19c <_dtoa_r+0x61c>
 800b1aa:	46bb      	mov	fp, r7
 800b1ac:	e04a      	b.n	800b244 <_dtoa_r+0x6c4>
 800b1ae:	4b06      	ldr	r3, [pc, #24]	; (800b1c8 <_dtoa_r+0x648>)
 800b1b0:	f7f5 fa32 	bl	8000618 <__aeabi_dmul>
 800b1b4:	4680      	mov	r8, r0
 800b1b6:	4689      	mov	r9, r1
 800b1b8:	e7bd      	b.n	800b136 <_dtoa_r+0x5b6>
 800b1ba:	bf00      	nop
 800b1bc:	0800fca0 	.word	0x0800fca0
 800b1c0:	0800fc78 	.word	0x0800fc78
 800b1c4:	3ff00000 	.word	0x3ff00000
 800b1c8:	40240000 	.word	0x40240000
 800b1cc:	401c0000 	.word	0x401c0000
 800b1d0:	40140000 	.word	0x40140000
 800b1d4:	3fe00000 	.word	0x3fe00000
 800b1d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b1dc:	9d00      	ldr	r5, [sp, #0]
 800b1de:	4642      	mov	r2, r8
 800b1e0:	464b      	mov	r3, r9
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	4639      	mov	r1, r7
 800b1e6:	f7f5 fb41 	bl	800086c <__aeabi_ddiv>
 800b1ea:	f7f5 fcc5 	bl	8000b78 <__aeabi_d2iz>
 800b1ee:	9001      	str	r0, [sp, #4]
 800b1f0:	f7f5 f9a8 	bl	8000544 <__aeabi_i2d>
 800b1f4:	4642      	mov	r2, r8
 800b1f6:	464b      	mov	r3, r9
 800b1f8:	f7f5 fa0e 	bl	8000618 <__aeabi_dmul>
 800b1fc:	4602      	mov	r2, r0
 800b1fe:	460b      	mov	r3, r1
 800b200:	4630      	mov	r0, r6
 800b202:	4639      	mov	r1, r7
 800b204:	f7f5 f850 	bl	80002a8 <__aeabi_dsub>
 800b208:	9e01      	ldr	r6, [sp, #4]
 800b20a:	9f04      	ldr	r7, [sp, #16]
 800b20c:	3630      	adds	r6, #48	; 0x30
 800b20e:	f805 6b01 	strb.w	r6, [r5], #1
 800b212:	9e00      	ldr	r6, [sp, #0]
 800b214:	1bae      	subs	r6, r5, r6
 800b216:	42b7      	cmp	r7, r6
 800b218:	4602      	mov	r2, r0
 800b21a:	460b      	mov	r3, r1
 800b21c:	d134      	bne.n	800b288 <_dtoa_r+0x708>
 800b21e:	f7f5 f845 	bl	80002ac <__adddf3>
 800b222:	4642      	mov	r2, r8
 800b224:	464b      	mov	r3, r9
 800b226:	4606      	mov	r6, r0
 800b228:	460f      	mov	r7, r1
 800b22a:	f7f5 fc85 	bl	8000b38 <__aeabi_dcmpgt>
 800b22e:	b9c8      	cbnz	r0, 800b264 <_dtoa_r+0x6e4>
 800b230:	4642      	mov	r2, r8
 800b232:	464b      	mov	r3, r9
 800b234:	4630      	mov	r0, r6
 800b236:	4639      	mov	r1, r7
 800b238:	f7f5 fc56 	bl	8000ae8 <__aeabi_dcmpeq>
 800b23c:	b110      	cbz	r0, 800b244 <_dtoa_r+0x6c4>
 800b23e:	9b01      	ldr	r3, [sp, #4]
 800b240:	07db      	lsls	r3, r3, #31
 800b242:	d40f      	bmi.n	800b264 <_dtoa_r+0x6e4>
 800b244:	4651      	mov	r1, sl
 800b246:	4620      	mov	r0, r4
 800b248:	f000 fb18 	bl	800b87c <_Bfree>
 800b24c:	2300      	movs	r3, #0
 800b24e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b250:	702b      	strb	r3, [r5, #0]
 800b252:	f10b 0301 	add.w	r3, fp, #1
 800b256:	6013      	str	r3, [r2, #0]
 800b258:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f43f ace2 	beq.w	800ac24 <_dtoa_r+0xa4>
 800b260:	601d      	str	r5, [r3, #0]
 800b262:	e4df      	b.n	800ac24 <_dtoa_r+0xa4>
 800b264:	465f      	mov	r7, fp
 800b266:	462b      	mov	r3, r5
 800b268:	461d      	mov	r5, r3
 800b26a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b26e:	2a39      	cmp	r2, #57	; 0x39
 800b270:	d106      	bne.n	800b280 <_dtoa_r+0x700>
 800b272:	9a00      	ldr	r2, [sp, #0]
 800b274:	429a      	cmp	r2, r3
 800b276:	d1f7      	bne.n	800b268 <_dtoa_r+0x6e8>
 800b278:	9900      	ldr	r1, [sp, #0]
 800b27a:	2230      	movs	r2, #48	; 0x30
 800b27c:	3701      	adds	r7, #1
 800b27e:	700a      	strb	r2, [r1, #0]
 800b280:	781a      	ldrb	r2, [r3, #0]
 800b282:	3201      	adds	r2, #1
 800b284:	701a      	strb	r2, [r3, #0]
 800b286:	e790      	b.n	800b1aa <_dtoa_r+0x62a>
 800b288:	4ba3      	ldr	r3, [pc, #652]	; (800b518 <_dtoa_r+0x998>)
 800b28a:	2200      	movs	r2, #0
 800b28c:	f7f5 f9c4 	bl	8000618 <__aeabi_dmul>
 800b290:	2200      	movs	r2, #0
 800b292:	2300      	movs	r3, #0
 800b294:	4606      	mov	r6, r0
 800b296:	460f      	mov	r7, r1
 800b298:	f7f5 fc26 	bl	8000ae8 <__aeabi_dcmpeq>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	d09e      	beq.n	800b1de <_dtoa_r+0x65e>
 800b2a0:	e7d0      	b.n	800b244 <_dtoa_r+0x6c4>
 800b2a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2a4:	2a00      	cmp	r2, #0
 800b2a6:	f000 80ca 	beq.w	800b43e <_dtoa_r+0x8be>
 800b2aa:	9a07      	ldr	r2, [sp, #28]
 800b2ac:	2a01      	cmp	r2, #1
 800b2ae:	f300 80ad 	bgt.w	800b40c <_dtoa_r+0x88c>
 800b2b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2b4:	2a00      	cmp	r2, #0
 800b2b6:	f000 80a5 	beq.w	800b404 <_dtoa_r+0x884>
 800b2ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b2be:	9e08      	ldr	r6, [sp, #32]
 800b2c0:	9d05      	ldr	r5, [sp, #20]
 800b2c2:	9a05      	ldr	r2, [sp, #20]
 800b2c4:	441a      	add	r2, r3
 800b2c6:	9205      	str	r2, [sp, #20]
 800b2c8:	9a06      	ldr	r2, [sp, #24]
 800b2ca:	2101      	movs	r1, #1
 800b2cc:	441a      	add	r2, r3
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	9206      	str	r2, [sp, #24]
 800b2d2:	f000 fb89 	bl	800b9e8 <__i2b>
 800b2d6:	4607      	mov	r7, r0
 800b2d8:	b165      	cbz	r5, 800b2f4 <_dtoa_r+0x774>
 800b2da:	9b06      	ldr	r3, [sp, #24]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	dd09      	ble.n	800b2f4 <_dtoa_r+0x774>
 800b2e0:	42ab      	cmp	r3, r5
 800b2e2:	9a05      	ldr	r2, [sp, #20]
 800b2e4:	bfa8      	it	ge
 800b2e6:	462b      	movge	r3, r5
 800b2e8:	1ad2      	subs	r2, r2, r3
 800b2ea:	9205      	str	r2, [sp, #20]
 800b2ec:	9a06      	ldr	r2, [sp, #24]
 800b2ee:	1aed      	subs	r5, r5, r3
 800b2f0:	1ad3      	subs	r3, r2, r3
 800b2f2:	9306      	str	r3, [sp, #24]
 800b2f4:	9b08      	ldr	r3, [sp, #32]
 800b2f6:	b1f3      	cbz	r3, 800b336 <_dtoa_r+0x7b6>
 800b2f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f000 80a3 	beq.w	800b446 <_dtoa_r+0x8c6>
 800b300:	2e00      	cmp	r6, #0
 800b302:	dd10      	ble.n	800b326 <_dtoa_r+0x7a6>
 800b304:	4639      	mov	r1, r7
 800b306:	4632      	mov	r2, r6
 800b308:	4620      	mov	r0, r4
 800b30a:	f000 fc2d 	bl	800bb68 <__pow5mult>
 800b30e:	4652      	mov	r2, sl
 800b310:	4601      	mov	r1, r0
 800b312:	4607      	mov	r7, r0
 800b314:	4620      	mov	r0, r4
 800b316:	f000 fb7d 	bl	800ba14 <__multiply>
 800b31a:	4651      	mov	r1, sl
 800b31c:	4680      	mov	r8, r0
 800b31e:	4620      	mov	r0, r4
 800b320:	f000 faac 	bl	800b87c <_Bfree>
 800b324:	46c2      	mov	sl, r8
 800b326:	9b08      	ldr	r3, [sp, #32]
 800b328:	1b9a      	subs	r2, r3, r6
 800b32a:	d004      	beq.n	800b336 <_dtoa_r+0x7b6>
 800b32c:	4651      	mov	r1, sl
 800b32e:	4620      	mov	r0, r4
 800b330:	f000 fc1a 	bl	800bb68 <__pow5mult>
 800b334:	4682      	mov	sl, r0
 800b336:	2101      	movs	r1, #1
 800b338:	4620      	mov	r0, r4
 800b33a:	f000 fb55 	bl	800b9e8 <__i2b>
 800b33e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b340:	2b00      	cmp	r3, #0
 800b342:	4606      	mov	r6, r0
 800b344:	f340 8081 	ble.w	800b44a <_dtoa_r+0x8ca>
 800b348:	461a      	mov	r2, r3
 800b34a:	4601      	mov	r1, r0
 800b34c:	4620      	mov	r0, r4
 800b34e:	f000 fc0b 	bl	800bb68 <__pow5mult>
 800b352:	9b07      	ldr	r3, [sp, #28]
 800b354:	2b01      	cmp	r3, #1
 800b356:	4606      	mov	r6, r0
 800b358:	dd7a      	ble.n	800b450 <_dtoa_r+0x8d0>
 800b35a:	f04f 0800 	mov.w	r8, #0
 800b35e:	6933      	ldr	r3, [r6, #16]
 800b360:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b364:	6918      	ldr	r0, [r3, #16]
 800b366:	f000 faf1 	bl	800b94c <__hi0bits>
 800b36a:	f1c0 0020 	rsb	r0, r0, #32
 800b36e:	9b06      	ldr	r3, [sp, #24]
 800b370:	4418      	add	r0, r3
 800b372:	f010 001f 	ands.w	r0, r0, #31
 800b376:	f000 8094 	beq.w	800b4a2 <_dtoa_r+0x922>
 800b37a:	f1c0 0320 	rsb	r3, r0, #32
 800b37e:	2b04      	cmp	r3, #4
 800b380:	f340 8085 	ble.w	800b48e <_dtoa_r+0x90e>
 800b384:	9b05      	ldr	r3, [sp, #20]
 800b386:	f1c0 001c 	rsb	r0, r0, #28
 800b38a:	4403      	add	r3, r0
 800b38c:	9305      	str	r3, [sp, #20]
 800b38e:	9b06      	ldr	r3, [sp, #24]
 800b390:	4403      	add	r3, r0
 800b392:	4405      	add	r5, r0
 800b394:	9306      	str	r3, [sp, #24]
 800b396:	9b05      	ldr	r3, [sp, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	dd05      	ble.n	800b3a8 <_dtoa_r+0x828>
 800b39c:	4651      	mov	r1, sl
 800b39e:	461a      	mov	r2, r3
 800b3a0:	4620      	mov	r0, r4
 800b3a2:	f000 fc3b 	bl	800bc1c <__lshift>
 800b3a6:	4682      	mov	sl, r0
 800b3a8:	9b06      	ldr	r3, [sp, #24]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	dd05      	ble.n	800b3ba <_dtoa_r+0x83a>
 800b3ae:	4631      	mov	r1, r6
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	f000 fc32 	bl	800bc1c <__lshift>
 800b3b8:	4606      	mov	r6, r0
 800b3ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d072      	beq.n	800b4a6 <_dtoa_r+0x926>
 800b3c0:	4631      	mov	r1, r6
 800b3c2:	4650      	mov	r0, sl
 800b3c4:	f000 fc96 	bl	800bcf4 <__mcmp>
 800b3c8:	2800      	cmp	r0, #0
 800b3ca:	da6c      	bge.n	800b4a6 <_dtoa_r+0x926>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	4651      	mov	r1, sl
 800b3d0:	220a      	movs	r2, #10
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f000 fa74 	bl	800b8c0 <__multadd>
 800b3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b3de:	4682      	mov	sl, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f000 81b0 	beq.w	800b746 <_dtoa_r+0xbc6>
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	4639      	mov	r1, r7
 800b3ea:	220a      	movs	r2, #10
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	f000 fa67 	bl	800b8c0 <__multadd>
 800b3f2:	9b01      	ldr	r3, [sp, #4]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	4607      	mov	r7, r0
 800b3f8:	f300 8096 	bgt.w	800b528 <_dtoa_r+0x9a8>
 800b3fc:	9b07      	ldr	r3, [sp, #28]
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	dc59      	bgt.n	800b4b6 <_dtoa_r+0x936>
 800b402:	e091      	b.n	800b528 <_dtoa_r+0x9a8>
 800b404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b406:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b40a:	e758      	b.n	800b2be <_dtoa_r+0x73e>
 800b40c:	9b04      	ldr	r3, [sp, #16]
 800b40e:	1e5e      	subs	r6, r3, #1
 800b410:	9b08      	ldr	r3, [sp, #32]
 800b412:	42b3      	cmp	r3, r6
 800b414:	bfbf      	itttt	lt
 800b416:	9b08      	ldrlt	r3, [sp, #32]
 800b418:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b41a:	9608      	strlt	r6, [sp, #32]
 800b41c:	1af3      	sublt	r3, r6, r3
 800b41e:	bfb4      	ite	lt
 800b420:	18d2      	addlt	r2, r2, r3
 800b422:	1b9e      	subge	r6, r3, r6
 800b424:	9b04      	ldr	r3, [sp, #16]
 800b426:	bfbc      	itt	lt
 800b428:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b42a:	2600      	movlt	r6, #0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	bfb7      	itett	lt
 800b430:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b434:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b438:	1a9d      	sublt	r5, r3, r2
 800b43a:	2300      	movlt	r3, #0
 800b43c:	e741      	b.n	800b2c2 <_dtoa_r+0x742>
 800b43e:	9e08      	ldr	r6, [sp, #32]
 800b440:	9d05      	ldr	r5, [sp, #20]
 800b442:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b444:	e748      	b.n	800b2d8 <_dtoa_r+0x758>
 800b446:	9a08      	ldr	r2, [sp, #32]
 800b448:	e770      	b.n	800b32c <_dtoa_r+0x7ac>
 800b44a:	9b07      	ldr	r3, [sp, #28]
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	dc19      	bgt.n	800b484 <_dtoa_r+0x904>
 800b450:	9b02      	ldr	r3, [sp, #8]
 800b452:	b9bb      	cbnz	r3, 800b484 <_dtoa_r+0x904>
 800b454:	9b03      	ldr	r3, [sp, #12]
 800b456:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b45a:	b99b      	cbnz	r3, 800b484 <_dtoa_r+0x904>
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b462:	0d1b      	lsrs	r3, r3, #20
 800b464:	051b      	lsls	r3, r3, #20
 800b466:	b183      	cbz	r3, 800b48a <_dtoa_r+0x90a>
 800b468:	9b05      	ldr	r3, [sp, #20]
 800b46a:	3301      	adds	r3, #1
 800b46c:	9305      	str	r3, [sp, #20]
 800b46e:	9b06      	ldr	r3, [sp, #24]
 800b470:	3301      	adds	r3, #1
 800b472:	9306      	str	r3, [sp, #24]
 800b474:	f04f 0801 	mov.w	r8, #1
 800b478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	f47f af6f 	bne.w	800b35e <_dtoa_r+0x7de>
 800b480:	2001      	movs	r0, #1
 800b482:	e774      	b.n	800b36e <_dtoa_r+0x7ee>
 800b484:	f04f 0800 	mov.w	r8, #0
 800b488:	e7f6      	b.n	800b478 <_dtoa_r+0x8f8>
 800b48a:	4698      	mov	r8, r3
 800b48c:	e7f4      	b.n	800b478 <_dtoa_r+0x8f8>
 800b48e:	d082      	beq.n	800b396 <_dtoa_r+0x816>
 800b490:	9a05      	ldr	r2, [sp, #20]
 800b492:	331c      	adds	r3, #28
 800b494:	441a      	add	r2, r3
 800b496:	9205      	str	r2, [sp, #20]
 800b498:	9a06      	ldr	r2, [sp, #24]
 800b49a:	441a      	add	r2, r3
 800b49c:	441d      	add	r5, r3
 800b49e:	9206      	str	r2, [sp, #24]
 800b4a0:	e779      	b.n	800b396 <_dtoa_r+0x816>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	e7f4      	b.n	800b490 <_dtoa_r+0x910>
 800b4a6:	9b04      	ldr	r3, [sp, #16]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	dc37      	bgt.n	800b51c <_dtoa_r+0x99c>
 800b4ac:	9b07      	ldr	r3, [sp, #28]
 800b4ae:	2b02      	cmp	r3, #2
 800b4b0:	dd34      	ble.n	800b51c <_dtoa_r+0x99c>
 800b4b2:	9b04      	ldr	r3, [sp, #16]
 800b4b4:	9301      	str	r3, [sp, #4]
 800b4b6:	9b01      	ldr	r3, [sp, #4]
 800b4b8:	b963      	cbnz	r3, 800b4d4 <_dtoa_r+0x954>
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	2205      	movs	r2, #5
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f000 f9fe 	bl	800b8c0 <__multadd>
 800b4c4:	4601      	mov	r1, r0
 800b4c6:	4606      	mov	r6, r0
 800b4c8:	4650      	mov	r0, sl
 800b4ca:	f000 fc13 	bl	800bcf4 <__mcmp>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f73f adbb 	bgt.w	800b04a <_dtoa_r+0x4ca>
 800b4d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4d6:	9d00      	ldr	r5, [sp, #0]
 800b4d8:	ea6f 0b03 	mvn.w	fp, r3
 800b4dc:	f04f 0800 	mov.w	r8, #0
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4620      	mov	r0, r4
 800b4e4:	f000 f9ca 	bl	800b87c <_Bfree>
 800b4e8:	2f00      	cmp	r7, #0
 800b4ea:	f43f aeab 	beq.w	800b244 <_dtoa_r+0x6c4>
 800b4ee:	f1b8 0f00 	cmp.w	r8, #0
 800b4f2:	d005      	beq.n	800b500 <_dtoa_r+0x980>
 800b4f4:	45b8      	cmp	r8, r7
 800b4f6:	d003      	beq.n	800b500 <_dtoa_r+0x980>
 800b4f8:	4641      	mov	r1, r8
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	f000 f9be 	bl	800b87c <_Bfree>
 800b500:	4639      	mov	r1, r7
 800b502:	4620      	mov	r0, r4
 800b504:	f000 f9ba 	bl	800b87c <_Bfree>
 800b508:	e69c      	b.n	800b244 <_dtoa_r+0x6c4>
 800b50a:	2600      	movs	r6, #0
 800b50c:	4637      	mov	r7, r6
 800b50e:	e7e1      	b.n	800b4d4 <_dtoa_r+0x954>
 800b510:	46bb      	mov	fp, r7
 800b512:	4637      	mov	r7, r6
 800b514:	e599      	b.n	800b04a <_dtoa_r+0x4ca>
 800b516:	bf00      	nop
 800b518:	40240000 	.word	0x40240000
 800b51c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51e:	2b00      	cmp	r3, #0
 800b520:	f000 80c8 	beq.w	800b6b4 <_dtoa_r+0xb34>
 800b524:	9b04      	ldr	r3, [sp, #16]
 800b526:	9301      	str	r3, [sp, #4]
 800b528:	2d00      	cmp	r5, #0
 800b52a:	dd05      	ble.n	800b538 <_dtoa_r+0x9b8>
 800b52c:	4639      	mov	r1, r7
 800b52e:	462a      	mov	r2, r5
 800b530:	4620      	mov	r0, r4
 800b532:	f000 fb73 	bl	800bc1c <__lshift>
 800b536:	4607      	mov	r7, r0
 800b538:	f1b8 0f00 	cmp.w	r8, #0
 800b53c:	d05b      	beq.n	800b5f6 <_dtoa_r+0xa76>
 800b53e:	6879      	ldr	r1, [r7, #4]
 800b540:	4620      	mov	r0, r4
 800b542:	f000 f95b 	bl	800b7fc <_Balloc>
 800b546:	4605      	mov	r5, r0
 800b548:	b928      	cbnz	r0, 800b556 <_dtoa_r+0x9d6>
 800b54a:	4b83      	ldr	r3, [pc, #524]	; (800b758 <_dtoa_r+0xbd8>)
 800b54c:	4602      	mov	r2, r0
 800b54e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b552:	f7ff bb2e 	b.w	800abb2 <_dtoa_r+0x32>
 800b556:	693a      	ldr	r2, [r7, #16]
 800b558:	3202      	adds	r2, #2
 800b55a:	0092      	lsls	r2, r2, #2
 800b55c:	f107 010c 	add.w	r1, r7, #12
 800b560:	300c      	adds	r0, #12
 800b562:	f001 f8c1 	bl	800c6e8 <memcpy>
 800b566:	2201      	movs	r2, #1
 800b568:	4629      	mov	r1, r5
 800b56a:	4620      	mov	r0, r4
 800b56c:	f000 fb56 	bl	800bc1c <__lshift>
 800b570:	9b00      	ldr	r3, [sp, #0]
 800b572:	3301      	adds	r3, #1
 800b574:	9304      	str	r3, [sp, #16]
 800b576:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b57a:	4413      	add	r3, r2
 800b57c:	9308      	str	r3, [sp, #32]
 800b57e:	9b02      	ldr	r3, [sp, #8]
 800b580:	f003 0301 	and.w	r3, r3, #1
 800b584:	46b8      	mov	r8, r7
 800b586:	9306      	str	r3, [sp, #24]
 800b588:	4607      	mov	r7, r0
 800b58a:	9b04      	ldr	r3, [sp, #16]
 800b58c:	4631      	mov	r1, r6
 800b58e:	3b01      	subs	r3, #1
 800b590:	4650      	mov	r0, sl
 800b592:	9301      	str	r3, [sp, #4]
 800b594:	f7ff fa6a 	bl	800aa6c <quorem>
 800b598:	4641      	mov	r1, r8
 800b59a:	9002      	str	r0, [sp, #8]
 800b59c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b5a0:	4650      	mov	r0, sl
 800b5a2:	f000 fba7 	bl	800bcf4 <__mcmp>
 800b5a6:	463a      	mov	r2, r7
 800b5a8:	9005      	str	r0, [sp, #20]
 800b5aa:	4631      	mov	r1, r6
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f000 fbbd 	bl	800bd2c <__mdiff>
 800b5b2:	68c2      	ldr	r2, [r0, #12]
 800b5b4:	4605      	mov	r5, r0
 800b5b6:	bb02      	cbnz	r2, 800b5fa <_dtoa_r+0xa7a>
 800b5b8:	4601      	mov	r1, r0
 800b5ba:	4650      	mov	r0, sl
 800b5bc:	f000 fb9a 	bl	800bcf4 <__mcmp>
 800b5c0:	4602      	mov	r2, r0
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	9209      	str	r2, [sp, #36]	; 0x24
 800b5c8:	f000 f958 	bl	800b87c <_Bfree>
 800b5cc:	9b07      	ldr	r3, [sp, #28]
 800b5ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5d0:	9d04      	ldr	r5, [sp, #16]
 800b5d2:	ea43 0102 	orr.w	r1, r3, r2
 800b5d6:	9b06      	ldr	r3, [sp, #24]
 800b5d8:	4319      	orrs	r1, r3
 800b5da:	d110      	bne.n	800b5fe <_dtoa_r+0xa7e>
 800b5dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b5e0:	d029      	beq.n	800b636 <_dtoa_r+0xab6>
 800b5e2:	9b05      	ldr	r3, [sp, #20]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	dd02      	ble.n	800b5ee <_dtoa_r+0xa6e>
 800b5e8:	9b02      	ldr	r3, [sp, #8]
 800b5ea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b5ee:	9b01      	ldr	r3, [sp, #4]
 800b5f0:	f883 9000 	strb.w	r9, [r3]
 800b5f4:	e774      	b.n	800b4e0 <_dtoa_r+0x960>
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	e7ba      	b.n	800b570 <_dtoa_r+0x9f0>
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	e7e1      	b.n	800b5c2 <_dtoa_r+0xa42>
 800b5fe:	9b05      	ldr	r3, [sp, #20]
 800b600:	2b00      	cmp	r3, #0
 800b602:	db04      	blt.n	800b60e <_dtoa_r+0xa8e>
 800b604:	9907      	ldr	r1, [sp, #28]
 800b606:	430b      	orrs	r3, r1
 800b608:	9906      	ldr	r1, [sp, #24]
 800b60a:	430b      	orrs	r3, r1
 800b60c:	d120      	bne.n	800b650 <_dtoa_r+0xad0>
 800b60e:	2a00      	cmp	r2, #0
 800b610:	dded      	ble.n	800b5ee <_dtoa_r+0xa6e>
 800b612:	4651      	mov	r1, sl
 800b614:	2201      	movs	r2, #1
 800b616:	4620      	mov	r0, r4
 800b618:	f000 fb00 	bl	800bc1c <__lshift>
 800b61c:	4631      	mov	r1, r6
 800b61e:	4682      	mov	sl, r0
 800b620:	f000 fb68 	bl	800bcf4 <__mcmp>
 800b624:	2800      	cmp	r0, #0
 800b626:	dc03      	bgt.n	800b630 <_dtoa_r+0xab0>
 800b628:	d1e1      	bne.n	800b5ee <_dtoa_r+0xa6e>
 800b62a:	f019 0f01 	tst.w	r9, #1
 800b62e:	d0de      	beq.n	800b5ee <_dtoa_r+0xa6e>
 800b630:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b634:	d1d8      	bne.n	800b5e8 <_dtoa_r+0xa68>
 800b636:	9a01      	ldr	r2, [sp, #4]
 800b638:	2339      	movs	r3, #57	; 0x39
 800b63a:	7013      	strb	r3, [r2, #0]
 800b63c:	462b      	mov	r3, r5
 800b63e:	461d      	mov	r5, r3
 800b640:	3b01      	subs	r3, #1
 800b642:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b646:	2a39      	cmp	r2, #57	; 0x39
 800b648:	d06c      	beq.n	800b724 <_dtoa_r+0xba4>
 800b64a:	3201      	adds	r2, #1
 800b64c:	701a      	strb	r2, [r3, #0]
 800b64e:	e747      	b.n	800b4e0 <_dtoa_r+0x960>
 800b650:	2a00      	cmp	r2, #0
 800b652:	dd07      	ble.n	800b664 <_dtoa_r+0xae4>
 800b654:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b658:	d0ed      	beq.n	800b636 <_dtoa_r+0xab6>
 800b65a:	9a01      	ldr	r2, [sp, #4]
 800b65c:	f109 0301 	add.w	r3, r9, #1
 800b660:	7013      	strb	r3, [r2, #0]
 800b662:	e73d      	b.n	800b4e0 <_dtoa_r+0x960>
 800b664:	9b04      	ldr	r3, [sp, #16]
 800b666:	9a08      	ldr	r2, [sp, #32]
 800b668:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d043      	beq.n	800b6f8 <_dtoa_r+0xb78>
 800b670:	4651      	mov	r1, sl
 800b672:	2300      	movs	r3, #0
 800b674:	220a      	movs	r2, #10
 800b676:	4620      	mov	r0, r4
 800b678:	f000 f922 	bl	800b8c0 <__multadd>
 800b67c:	45b8      	cmp	r8, r7
 800b67e:	4682      	mov	sl, r0
 800b680:	f04f 0300 	mov.w	r3, #0
 800b684:	f04f 020a 	mov.w	r2, #10
 800b688:	4641      	mov	r1, r8
 800b68a:	4620      	mov	r0, r4
 800b68c:	d107      	bne.n	800b69e <_dtoa_r+0xb1e>
 800b68e:	f000 f917 	bl	800b8c0 <__multadd>
 800b692:	4680      	mov	r8, r0
 800b694:	4607      	mov	r7, r0
 800b696:	9b04      	ldr	r3, [sp, #16]
 800b698:	3301      	adds	r3, #1
 800b69a:	9304      	str	r3, [sp, #16]
 800b69c:	e775      	b.n	800b58a <_dtoa_r+0xa0a>
 800b69e:	f000 f90f 	bl	800b8c0 <__multadd>
 800b6a2:	4639      	mov	r1, r7
 800b6a4:	4680      	mov	r8, r0
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	220a      	movs	r2, #10
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 f908 	bl	800b8c0 <__multadd>
 800b6b0:	4607      	mov	r7, r0
 800b6b2:	e7f0      	b.n	800b696 <_dtoa_r+0xb16>
 800b6b4:	9b04      	ldr	r3, [sp, #16]
 800b6b6:	9301      	str	r3, [sp, #4]
 800b6b8:	9d00      	ldr	r5, [sp, #0]
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4650      	mov	r0, sl
 800b6be:	f7ff f9d5 	bl	800aa6c <quorem>
 800b6c2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b6c6:	9b00      	ldr	r3, [sp, #0]
 800b6c8:	f805 9b01 	strb.w	r9, [r5], #1
 800b6cc:	1aea      	subs	r2, r5, r3
 800b6ce:	9b01      	ldr	r3, [sp, #4]
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	dd07      	ble.n	800b6e4 <_dtoa_r+0xb64>
 800b6d4:	4651      	mov	r1, sl
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	220a      	movs	r2, #10
 800b6da:	4620      	mov	r0, r4
 800b6dc:	f000 f8f0 	bl	800b8c0 <__multadd>
 800b6e0:	4682      	mov	sl, r0
 800b6e2:	e7ea      	b.n	800b6ba <_dtoa_r+0xb3a>
 800b6e4:	9b01      	ldr	r3, [sp, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	bfc8      	it	gt
 800b6ea:	461d      	movgt	r5, r3
 800b6ec:	9b00      	ldr	r3, [sp, #0]
 800b6ee:	bfd8      	it	le
 800b6f0:	2501      	movle	r5, #1
 800b6f2:	441d      	add	r5, r3
 800b6f4:	f04f 0800 	mov.w	r8, #0
 800b6f8:	4651      	mov	r1, sl
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	4620      	mov	r0, r4
 800b6fe:	f000 fa8d 	bl	800bc1c <__lshift>
 800b702:	4631      	mov	r1, r6
 800b704:	4682      	mov	sl, r0
 800b706:	f000 faf5 	bl	800bcf4 <__mcmp>
 800b70a:	2800      	cmp	r0, #0
 800b70c:	dc96      	bgt.n	800b63c <_dtoa_r+0xabc>
 800b70e:	d102      	bne.n	800b716 <_dtoa_r+0xb96>
 800b710:	f019 0f01 	tst.w	r9, #1
 800b714:	d192      	bne.n	800b63c <_dtoa_r+0xabc>
 800b716:	462b      	mov	r3, r5
 800b718:	461d      	mov	r5, r3
 800b71a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b71e:	2a30      	cmp	r2, #48	; 0x30
 800b720:	d0fa      	beq.n	800b718 <_dtoa_r+0xb98>
 800b722:	e6dd      	b.n	800b4e0 <_dtoa_r+0x960>
 800b724:	9a00      	ldr	r2, [sp, #0]
 800b726:	429a      	cmp	r2, r3
 800b728:	d189      	bne.n	800b63e <_dtoa_r+0xabe>
 800b72a:	f10b 0b01 	add.w	fp, fp, #1
 800b72e:	2331      	movs	r3, #49	; 0x31
 800b730:	e796      	b.n	800b660 <_dtoa_r+0xae0>
 800b732:	4b0a      	ldr	r3, [pc, #40]	; (800b75c <_dtoa_r+0xbdc>)
 800b734:	f7ff ba99 	b.w	800ac6a <_dtoa_r+0xea>
 800b738:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	f47f aa6d 	bne.w	800ac1a <_dtoa_r+0x9a>
 800b740:	4b07      	ldr	r3, [pc, #28]	; (800b760 <_dtoa_r+0xbe0>)
 800b742:	f7ff ba92 	b.w	800ac6a <_dtoa_r+0xea>
 800b746:	9b01      	ldr	r3, [sp, #4]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	dcb5      	bgt.n	800b6b8 <_dtoa_r+0xb38>
 800b74c:	9b07      	ldr	r3, [sp, #28]
 800b74e:	2b02      	cmp	r3, #2
 800b750:	f73f aeb1 	bgt.w	800b4b6 <_dtoa_r+0x936>
 800b754:	e7b0      	b.n	800b6b8 <_dtoa_r+0xb38>
 800b756:	bf00      	nop
 800b758:	0800fc0c 	.word	0x0800fc0c
 800b75c:	0800fb6c 	.word	0x0800fb6c
 800b760:	0800fb90 	.word	0x0800fb90

0800b764 <_free_r>:
 800b764:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b766:	2900      	cmp	r1, #0
 800b768:	d044      	beq.n	800b7f4 <_free_r+0x90>
 800b76a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b76e:	9001      	str	r0, [sp, #4]
 800b770:	2b00      	cmp	r3, #0
 800b772:	f1a1 0404 	sub.w	r4, r1, #4
 800b776:	bfb8      	it	lt
 800b778:	18e4      	addlt	r4, r4, r3
 800b77a:	f7fe fb51 	bl	8009e20 <__malloc_lock>
 800b77e:	4a1e      	ldr	r2, [pc, #120]	; (800b7f8 <_free_r+0x94>)
 800b780:	9801      	ldr	r0, [sp, #4]
 800b782:	6813      	ldr	r3, [r2, #0]
 800b784:	b933      	cbnz	r3, 800b794 <_free_r+0x30>
 800b786:	6063      	str	r3, [r4, #4]
 800b788:	6014      	str	r4, [r2, #0]
 800b78a:	b003      	add	sp, #12
 800b78c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b790:	f7fe bb4c 	b.w	8009e2c <__malloc_unlock>
 800b794:	42a3      	cmp	r3, r4
 800b796:	d908      	bls.n	800b7aa <_free_r+0x46>
 800b798:	6825      	ldr	r5, [r4, #0]
 800b79a:	1961      	adds	r1, r4, r5
 800b79c:	428b      	cmp	r3, r1
 800b79e:	bf01      	itttt	eq
 800b7a0:	6819      	ldreq	r1, [r3, #0]
 800b7a2:	685b      	ldreq	r3, [r3, #4]
 800b7a4:	1949      	addeq	r1, r1, r5
 800b7a6:	6021      	streq	r1, [r4, #0]
 800b7a8:	e7ed      	b.n	800b786 <_free_r+0x22>
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	b10b      	cbz	r3, 800b7b4 <_free_r+0x50>
 800b7b0:	42a3      	cmp	r3, r4
 800b7b2:	d9fa      	bls.n	800b7aa <_free_r+0x46>
 800b7b4:	6811      	ldr	r1, [r2, #0]
 800b7b6:	1855      	adds	r5, r2, r1
 800b7b8:	42a5      	cmp	r5, r4
 800b7ba:	d10b      	bne.n	800b7d4 <_free_r+0x70>
 800b7bc:	6824      	ldr	r4, [r4, #0]
 800b7be:	4421      	add	r1, r4
 800b7c0:	1854      	adds	r4, r2, r1
 800b7c2:	42a3      	cmp	r3, r4
 800b7c4:	6011      	str	r1, [r2, #0]
 800b7c6:	d1e0      	bne.n	800b78a <_free_r+0x26>
 800b7c8:	681c      	ldr	r4, [r3, #0]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	6053      	str	r3, [r2, #4]
 800b7ce:	440c      	add	r4, r1
 800b7d0:	6014      	str	r4, [r2, #0]
 800b7d2:	e7da      	b.n	800b78a <_free_r+0x26>
 800b7d4:	d902      	bls.n	800b7dc <_free_r+0x78>
 800b7d6:	230c      	movs	r3, #12
 800b7d8:	6003      	str	r3, [r0, #0]
 800b7da:	e7d6      	b.n	800b78a <_free_r+0x26>
 800b7dc:	6825      	ldr	r5, [r4, #0]
 800b7de:	1961      	adds	r1, r4, r5
 800b7e0:	428b      	cmp	r3, r1
 800b7e2:	bf04      	itt	eq
 800b7e4:	6819      	ldreq	r1, [r3, #0]
 800b7e6:	685b      	ldreq	r3, [r3, #4]
 800b7e8:	6063      	str	r3, [r4, #4]
 800b7ea:	bf04      	itt	eq
 800b7ec:	1949      	addeq	r1, r1, r5
 800b7ee:	6021      	streq	r1, [r4, #0]
 800b7f0:	6054      	str	r4, [r2, #4]
 800b7f2:	e7ca      	b.n	800b78a <_free_r+0x26>
 800b7f4:	b003      	add	sp, #12
 800b7f6:	bd30      	pop	{r4, r5, pc}
 800b7f8:	200045b0 	.word	0x200045b0

0800b7fc <_Balloc>:
 800b7fc:	b570      	push	{r4, r5, r6, lr}
 800b7fe:	69c6      	ldr	r6, [r0, #28]
 800b800:	4604      	mov	r4, r0
 800b802:	460d      	mov	r5, r1
 800b804:	b976      	cbnz	r6, 800b824 <_Balloc+0x28>
 800b806:	2010      	movs	r0, #16
 800b808:	f7fe fa5a 	bl	8009cc0 <malloc>
 800b80c:	4602      	mov	r2, r0
 800b80e:	61e0      	str	r0, [r4, #28]
 800b810:	b920      	cbnz	r0, 800b81c <_Balloc+0x20>
 800b812:	4b18      	ldr	r3, [pc, #96]	; (800b874 <_Balloc+0x78>)
 800b814:	4818      	ldr	r0, [pc, #96]	; (800b878 <_Balloc+0x7c>)
 800b816:	216b      	movs	r1, #107	; 0x6b
 800b818:	f000 ff74 	bl	800c704 <__assert_func>
 800b81c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b820:	6006      	str	r6, [r0, #0]
 800b822:	60c6      	str	r6, [r0, #12]
 800b824:	69e6      	ldr	r6, [r4, #28]
 800b826:	68f3      	ldr	r3, [r6, #12]
 800b828:	b183      	cbz	r3, 800b84c <_Balloc+0x50>
 800b82a:	69e3      	ldr	r3, [r4, #28]
 800b82c:	68db      	ldr	r3, [r3, #12]
 800b82e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b832:	b9b8      	cbnz	r0, 800b864 <_Balloc+0x68>
 800b834:	2101      	movs	r1, #1
 800b836:	fa01 f605 	lsl.w	r6, r1, r5
 800b83a:	1d72      	adds	r2, r6, #5
 800b83c:	0092      	lsls	r2, r2, #2
 800b83e:	4620      	mov	r0, r4
 800b840:	f000 ff7e 	bl	800c740 <_calloc_r>
 800b844:	b160      	cbz	r0, 800b860 <_Balloc+0x64>
 800b846:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b84a:	e00e      	b.n	800b86a <_Balloc+0x6e>
 800b84c:	2221      	movs	r2, #33	; 0x21
 800b84e:	2104      	movs	r1, #4
 800b850:	4620      	mov	r0, r4
 800b852:	f000 ff75 	bl	800c740 <_calloc_r>
 800b856:	69e3      	ldr	r3, [r4, #28]
 800b858:	60f0      	str	r0, [r6, #12]
 800b85a:	68db      	ldr	r3, [r3, #12]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1e4      	bne.n	800b82a <_Balloc+0x2e>
 800b860:	2000      	movs	r0, #0
 800b862:	bd70      	pop	{r4, r5, r6, pc}
 800b864:	6802      	ldr	r2, [r0, #0]
 800b866:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b86a:	2300      	movs	r3, #0
 800b86c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b870:	e7f7      	b.n	800b862 <_Balloc+0x66>
 800b872:	bf00      	nop
 800b874:	0800fb9d 	.word	0x0800fb9d
 800b878:	0800fc1d 	.word	0x0800fc1d

0800b87c <_Bfree>:
 800b87c:	b570      	push	{r4, r5, r6, lr}
 800b87e:	69c6      	ldr	r6, [r0, #28]
 800b880:	4605      	mov	r5, r0
 800b882:	460c      	mov	r4, r1
 800b884:	b976      	cbnz	r6, 800b8a4 <_Bfree+0x28>
 800b886:	2010      	movs	r0, #16
 800b888:	f7fe fa1a 	bl	8009cc0 <malloc>
 800b88c:	4602      	mov	r2, r0
 800b88e:	61e8      	str	r0, [r5, #28]
 800b890:	b920      	cbnz	r0, 800b89c <_Bfree+0x20>
 800b892:	4b09      	ldr	r3, [pc, #36]	; (800b8b8 <_Bfree+0x3c>)
 800b894:	4809      	ldr	r0, [pc, #36]	; (800b8bc <_Bfree+0x40>)
 800b896:	218f      	movs	r1, #143	; 0x8f
 800b898:	f000 ff34 	bl	800c704 <__assert_func>
 800b89c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8a0:	6006      	str	r6, [r0, #0]
 800b8a2:	60c6      	str	r6, [r0, #12]
 800b8a4:	b13c      	cbz	r4, 800b8b6 <_Bfree+0x3a>
 800b8a6:	69eb      	ldr	r3, [r5, #28]
 800b8a8:	6862      	ldr	r2, [r4, #4]
 800b8aa:	68db      	ldr	r3, [r3, #12]
 800b8ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8b0:	6021      	str	r1, [r4, #0]
 800b8b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b8b6:	bd70      	pop	{r4, r5, r6, pc}
 800b8b8:	0800fb9d 	.word	0x0800fb9d
 800b8bc:	0800fc1d 	.word	0x0800fc1d

0800b8c0 <__multadd>:
 800b8c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c4:	690d      	ldr	r5, [r1, #16]
 800b8c6:	4607      	mov	r7, r0
 800b8c8:	460c      	mov	r4, r1
 800b8ca:	461e      	mov	r6, r3
 800b8cc:	f101 0c14 	add.w	ip, r1, #20
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	f8dc 3000 	ldr.w	r3, [ip]
 800b8d6:	b299      	uxth	r1, r3
 800b8d8:	fb02 6101 	mla	r1, r2, r1, r6
 800b8dc:	0c1e      	lsrs	r6, r3, #16
 800b8de:	0c0b      	lsrs	r3, r1, #16
 800b8e0:	fb02 3306 	mla	r3, r2, r6, r3
 800b8e4:	b289      	uxth	r1, r1
 800b8e6:	3001      	adds	r0, #1
 800b8e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b8ec:	4285      	cmp	r5, r0
 800b8ee:	f84c 1b04 	str.w	r1, [ip], #4
 800b8f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b8f6:	dcec      	bgt.n	800b8d2 <__multadd+0x12>
 800b8f8:	b30e      	cbz	r6, 800b93e <__multadd+0x7e>
 800b8fa:	68a3      	ldr	r3, [r4, #8]
 800b8fc:	42ab      	cmp	r3, r5
 800b8fe:	dc19      	bgt.n	800b934 <__multadd+0x74>
 800b900:	6861      	ldr	r1, [r4, #4]
 800b902:	4638      	mov	r0, r7
 800b904:	3101      	adds	r1, #1
 800b906:	f7ff ff79 	bl	800b7fc <_Balloc>
 800b90a:	4680      	mov	r8, r0
 800b90c:	b928      	cbnz	r0, 800b91a <__multadd+0x5a>
 800b90e:	4602      	mov	r2, r0
 800b910:	4b0c      	ldr	r3, [pc, #48]	; (800b944 <__multadd+0x84>)
 800b912:	480d      	ldr	r0, [pc, #52]	; (800b948 <__multadd+0x88>)
 800b914:	21ba      	movs	r1, #186	; 0xba
 800b916:	f000 fef5 	bl	800c704 <__assert_func>
 800b91a:	6922      	ldr	r2, [r4, #16]
 800b91c:	3202      	adds	r2, #2
 800b91e:	f104 010c 	add.w	r1, r4, #12
 800b922:	0092      	lsls	r2, r2, #2
 800b924:	300c      	adds	r0, #12
 800b926:	f000 fedf 	bl	800c6e8 <memcpy>
 800b92a:	4621      	mov	r1, r4
 800b92c:	4638      	mov	r0, r7
 800b92e:	f7ff ffa5 	bl	800b87c <_Bfree>
 800b932:	4644      	mov	r4, r8
 800b934:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b938:	3501      	adds	r5, #1
 800b93a:	615e      	str	r6, [r3, #20]
 800b93c:	6125      	str	r5, [r4, #16]
 800b93e:	4620      	mov	r0, r4
 800b940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b944:	0800fc0c 	.word	0x0800fc0c
 800b948:	0800fc1d 	.word	0x0800fc1d

0800b94c <__hi0bits>:
 800b94c:	0c03      	lsrs	r3, r0, #16
 800b94e:	041b      	lsls	r3, r3, #16
 800b950:	b9d3      	cbnz	r3, 800b988 <__hi0bits+0x3c>
 800b952:	0400      	lsls	r0, r0, #16
 800b954:	2310      	movs	r3, #16
 800b956:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b95a:	bf04      	itt	eq
 800b95c:	0200      	lsleq	r0, r0, #8
 800b95e:	3308      	addeq	r3, #8
 800b960:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b964:	bf04      	itt	eq
 800b966:	0100      	lsleq	r0, r0, #4
 800b968:	3304      	addeq	r3, #4
 800b96a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b96e:	bf04      	itt	eq
 800b970:	0080      	lsleq	r0, r0, #2
 800b972:	3302      	addeq	r3, #2
 800b974:	2800      	cmp	r0, #0
 800b976:	db05      	blt.n	800b984 <__hi0bits+0x38>
 800b978:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b97c:	f103 0301 	add.w	r3, r3, #1
 800b980:	bf08      	it	eq
 800b982:	2320      	moveq	r3, #32
 800b984:	4618      	mov	r0, r3
 800b986:	4770      	bx	lr
 800b988:	2300      	movs	r3, #0
 800b98a:	e7e4      	b.n	800b956 <__hi0bits+0xa>

0800b98c <__lo0bits>:
 800b98c:	6803      	ldr	r3, [r0, #0]
 800b98e:	f013 0207 	ands.w	r2, r3, #7
 800b992:	d00c      	beq.n	800b9ae <__lo0bits+0x22>
 800b994:	07d9      	lsls	r1, r3, #31
 800b996:	d422      	bmi.n	800b9de <__lo0bits+0x52>
 800b998:	079a      	lsls	r2, r3, #30
 800b99a:	bf49      	itett	mi
 800b99c:	085b      	lsrmi	r3, r3, #1
 800b99e:	089b      	lsrpl	r3, r3, #2
 800b9a0:	6003      	strmi	r3, [r0, #0]
 800b9a2:	2201      	movmi	r2, #1
 800b9a4:	bf5c      	itt	pl
 800b9a6:	6003      	strpl	r3, [r0, #0]
 800b9a8:	2202      	movpl	r2, #2
 800b9aa:	4610      	mov	r0, r2
 800b9ac:	4770      	bx	lr
 800b9ae:	b299      	uxth	r1, r3
 800b9b0:	b909      	cbnz	r1, 800b9b6 <__lo0bits+0x2a>
 800b9b2:	0c1b      	lsrs	r3, r3, #16
 800b9b4:	2210      	movs	r2, #16
 800b9b6:	b2d9      	uxtb	r1, r3
 800b9b8:	b909      	cbnz	r1, 800b9be <__lo0bits+0x32>
 800b9ba:	3208      	adds	r2, #8
 800b9bc:	0a1b      	lsrs	r3, r3, #8
 800b9be:	0719      	lsls	r1, r3, #28
 800b9c0:	bf04      	itt	eq
 800b9c2:	091b      	lsreq	r3, r3, #4
 800b9c4:	3204      	addeq	r2, #4
 800b9c6:	0799      	lsls	r1, r3, #30
 800b9c8:	bf04      	itt	eq
 800b9ca:	089b      	lsreq	r3, r3, #2
 800b9cc:	3202      	addeq	r2, #2
 800b9ce:	07d9      	lsls	r1, r3, #31
 800b9d0:	d403      	bmi.n	800b9da <__lo0bits+0x4e>
 800b9d2:	085b      	lsrs	r3, r3, #1
 800b9d4:	f102 0201 	add.w	r2, r2, #1
 800b9d8:	d003      	beq.n	800b9e2 <__lo0bits+0x56>
 800b9da:	6003      	str	r3, [r0, #0]
 800b9dc:	e7e5      	b.n	800b9aa <__lo0bits+0x1e>
 800b9de:	2200      	movs	r2, #0
 800b9e0:	e7e3      	b.n	800b9aa <__lo0bits+0x1e>
 800b9e2:	2220      	movs	r2, #32
 800b9e4:	e7e1      	b.n	800b9aa <__lo0bits+0x1e>
	...

0800b9e8 <__i2b>:
 800b9e8:	b510      	push	{r4, lr}
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	2101      	movs	r1, #1
 800b9ee:	f7ff ff05 	bl	800b7fc <_Balloc>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	b928      	cbnz	r0, 800ba02 <__i2b+0x1a>
 800b9f6:	4b05      	ldr	r3, [pc, #20]	; (800ba0c <__i2b+0x24>)
 800b9f8:	4805      	ldr	r0, [pc, #20]	; (800ba10 <__i2b+0x28>)
 800b9fa:	f240 1145 	movw	r1, #325	; 0x145
 800b9fe:	f000 fe81 	bl	800c704 <__assert_func>
 800ba02:	2301      	movs	r3, #1
 800ba04:	6144      	str	r4, [r0, #20]
 800ba06:	6103      	str	r3, [r0, #16]
 800ba08:	bd10      	pop	{r4, pc}
 800ba0a:	bf00      	nop
 800ba0c:	0800fc0c 	.word	0x0800fc0c
 800ba10:	0800fc1d 	.word	0x0800fc1d

0800ba14 <__multiply>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	4691      	mov	r9, r2
 800ba1a:	690a      	ldr	r2, [r1, #16]
 800ba1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ba20:	429a      	cmp	r2, r3
 800ba22:	bfb8      	it	lt
 800ba24:	460b      	movlt	r3, r1
 800ba26:	460c      	mov	r4, r1
 800ba28:	bfbc      	itt	lt
 800ba2a:	464c      	movlt	r4, r9
 800ba2c:	4699      	movlt	r9, r3
 800ba2e:	6927      	ldr	r7, [r4, #16]
 800ba30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba34:	68a3      	ldr	r3, [r4, #8]
 800ba36:	6861      	ldr	r1, [r4, #4]
 800ba38:	eb07 060a 	add.w	r6, r7, sl
 800ba3c:	42b3      	cmp	r3, r6
 800ba3e:	b085      	sub	sp, #20
 800ba40:	bfb8      	it	lt
 800ba42:	3101      	addlt	r1, #1
 800ba44:	f7ff feda 	bl	800b7fc <_Balloc>
 800ba48:	b930      	cbnz	r0, 800ba58 <__multiply+0x44>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	4b44      	ldr	r3, [pc, #272]	; (800bb60 <__multiply+0x14c>)
 800ba4e:	4845      	ldr	r0, [pc, #276]	; (800bb64 <__multiply+0x150>)
 800ba50:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ba54:	f000 fe56 	bl	800c704 <__assert_func>
 800ba58:	f100 0514 	add.w	r5, r0, #20
 800ba5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba60:	462b      	mov	r3, r5
 800ba62:	2200      	movs	r2, #0
 800ba64:	4543      	cmp	r3, r8
 800ba66:	d321      	bcc.n	800baac <__multiply+0x98>
 800ba68:	f104 0314 	add.w	r3, r4, #20
 800ba6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ba70:	f109 0314 	add.w	r3, r9, #20
 800ba74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ba78:	9202      	str	r2, [sp, #8]
 800ba7a:	1b3a      	subs	r2, r7, r4
 800ba7c:	3a15      	subs	r2, #21
 800ba7e:	f022 0203 	bic.w	r2, r2, #3
 800ba82:	3204      	adds	r2, #4
 800ba84:	f104 0115 	add.w	r1, r4, #21
 800ba88:	428f      	cmp	r7, r1
 800ba8a:	bf38      	it	cc
 800ba8c:	2204      	movcc	r2, #4
 800ba8e:	9201      	str	r2, [sp, #4]
 800ba90:	9a02      	ldr	r2, [sp, #8]
 800ba92:	9303      	str	r3, [sp, #12]
 800ba94:	429a      	cmp	r2, r3
 800ba96:	d80c      	bhi.n	800bab2 <__multiply+0x9e>
 800ba98:	2e00      	cmp	r6, #0
 800ba9a:	dd03      	ble.n	800baa4 <__multiply+0x90>
 800ba9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d05b      	beq.n	800bb5c <__multiply+0x148>
 800baa4:	6106      	str	r6, [r0, #16]
 800baa6:	b005      	add	sp, #20
 800baa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baac:	f843 2b04 	str.w	r2, [r3], #4
 800bab0:	e7d8      	b.n	800ba64 <__multiply+0x50>
 800bab2:	f8b3 a000 	ldrh.w	sl, [r3]
 800bab6:	f1ba 0f00 	cmp.w	sl, #0
 800baba:	d024      	beq.n	800bb06 <__multiply+0xf2>
 800babc:	f104 0e14 	add.w	lr, r4, #20
 800bac0:	46a9      	mov	r9, r5
 800bac2:	f04f 0c00 	mov.w	ip, #0
 800bac6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800baca:	f8d9 1000 	ldr.w	r1, [r9]
 800bace:	fa1f fb82 	uxth.w	fp, r2
 800bad2:	b289      	uxth	r1, r1
 800bad4:	fb0a 110b 	mla	r1, sl, fp, r1
 800bad8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800badc:	f8d9 2000 	ldr.w	r2, [r9]
 800bae0:	4461      	add	r1, ip
 800bae2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bae6:	fb0a c20b 	mla	r2, sl, fp, ip
 800baea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800baee:	b289      	uxth	r1, r1
 800baf0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800baf4:	4577      	cmp	r7, lr
 800baf6:	f849 1b04 	str.w	r1, [r9], #4
 800bafa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bafe:	d8e2      	bhi.n	800bac6 <__multiply+0xb2>
 800bb00:	9a01      	ldr	r2, [sp, #4]
 800bb02:	f845 c002 	str.w	ip, [r5, r2]
 800bb06:	9a03      	ldr	r2, [sp, #12]
 800bb08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb0c:	3304      	adds	r3, #4
 800bb0e:	f1b9 0f00 	cmp.w	r9, #0
 800bb12:	d021      	beq.n	800bb58 <__multiply+0x144>
 800bb14:	6829      	ldr	r1, [r5, #0]
 800bb16:	f104 0c14 	add.w	ip, r4, #20
 800bb1a:	46ae      	mov	lr, r5
 800bb1c:	f04f 0a00 	mov.w	sl, #0
 800bb20:	f8bc b000 	ldrh.w	fp, [ip]
 800bb24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bb28:	fb09 220b 	mla	r2, r9, fp, r2
 800bb2c:	4452      	add	r2, sl
 800bb2e:	b289      	uxth	r1, r1
 800bb30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bb34:	f84e 1b04 	str.w	r1, [lr], #4
 800bb38:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bb3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb40:	f8be 1000 	ldrh.w	r1, [lr]
 800bb44:	fb09 110a 	mla	r1, r9, sl, r1
 800bb48:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bb4c:	4567      	cmp	r7, ip
 800bb4e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb52:	d8e5      	bhi.n	800bb20 <__multiply+0x10c>
 800bb54:	9a01      	ldr	r2, [sp, #4]
 800bb56:	50a9      	str	r1, [r5, r2]
 800bb58:	3504      	adds	r5, #4
 800bb5a:	e799      	b.n	800ba90 <__multiply+0x7c>
 800bb5c:	3e01      	subs	r6, #1
 800bb5e:	e79b      	b.n	800ba98 <__multiply+0x84>
 800bb60:	0800fc0c 	.word	0x0800fc0c
 800bb64:	0800fc1d 	.word	0x0800fc1d

0800bb68 <__pow5mult>:
 800bb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	4615      	mov	r5, r2
 800bb6e:	f012 0203 	ands.w	r2, r2, #3
 800bb72:	4606      	mov	r6, r0
 800bb74:	460f      	mov	r7, r1
 800bb76:	d007      	beq.n	800bb88 <__pow5mult+0x20>
 800bb78:	4c25      	ldr	r4, [pc, #148]	; (800bc10 <__pow5mult+0xa8>)
 800bb7a:	3a01      	subs	r2, #1
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb82:	f7ff fe9d 	bl	800b8c0 <__multadd>
 800bb86:	4607      	mov	r7, r0
 800bb88:	10ad      	asrs	r5, r5, #2
 800bb8a:	d03d      	beq.n	800bc08 <__pow5mult+0xa0>
 800bb8c:	69f4      	ldr	r4, [r6, #28]
 800bb8e:	b97c      	cbnz	r4, 800bbb0 <__pow5mult+0x48>
 800bb90:	2010      	movs	r0, #16
 800bb92:	f7fe f895 	bl	8009cc0 <malloc>
 800bb96:	4602      	mov	r2, r0
 800bb98:	61f0      	str	r0, [r6, #28]
 800bb9a:	b928      	cbnz	r0, 800bba8 <__pow5mult+0x40>
 800bb9c:	4b1d      	ldr	r3, [pc, #116]	; (800bc14 <__pow5mult+0xac>)
 800bb9e:	481e      	ldr	r0, [pc, #120]	; (800bc18 <__pow5mult+0xb0>)
 800bba0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bba4:	f000 fdae 	bl	800c704 <__assert_func>
 800bba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bbac:	6004      	str	r4, [r0, #0]
 800bbae:	60c4      	str	r4, [r0, #12]
 800bbb0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bbb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bbb8:	b94c      	cbnz	r4, 800bbce <__pow5mult+0x66>
 800bbba:	f240 2171 	movw	r1, #625	; 0x271
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7ff ff12 	bl	800b9e8 <__i2b>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bbca:	4604      	mov	r4, r0
 800bbcc:	6003      	str	r3, [r0, #0]
 800bbce:	f04f 0900 	mov.w	r9, #0
 800bbd2:	07eb      	lsls	r3, r5, #31
 800bbd4:	d50a      	bpl.n	800bbec <__pow5mult+0x84>
 800bbd6:	4639      	mov	r1, r7
 800bbd8:	4622      	mov	r2, r4
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f7ff ff1a 	bl	800ba14 <__multiply>
 800bbe0:	4639      	mov	r1, r7
 800bbe2:	4680      	mov	r8, r0
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	f7ff fe49 	bl	800b87c <_Bfree>
 800bbea:	4647      	mov	r7, r8
 800bbec:	106d      	asrs	r5, r5, #1
 800bbee:	d00b      	beq.n	800bc08 <__pow5mult+0xa0>
 800bbf0:	6820      	ldr	r0, [r4, #0]
 800bbf2:	b938      	cbnz	r0, 800bc04 <__pow5mult+0x9c>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	4630      	mov	r0, r6
 800bbfa:	f7ff ff0b 	bl	800ba14 <__multiply>
 800bbfe:	6020      	str	r0, [r4, #0]
 800bc00:	f8c0 9000 	str.w	r9, [r0]
 800bc04:	4604      	mov	r4, r0
 800bc06:	e7e4      	b.n	800bbd2 <__pow5mult+0x6a>
 800bc08:	4638      	mov	r0, r7
 800bc0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0e:	bf00      	nop
 800bc10:	0800fd68 	.word	0x0800fd68
 800bc14:	0800fb9d 	.word	0x0800fb9d
 800bc18:	0800fc1d 	.word	0x0800fc1d

0800bc1c <__lshift>:
 800bc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	460c      	mov	r4, r1
 800bc22:	6849      	ldr	r1, [r1, #4]
 800bc24:	6923      	ldr	r3, [r4, #16]
 800bc26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc2a:	68a3      	ldr	r3, [r4, #8]
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	4691      	mov	r9, r2
 800bc30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc34:	f108 0601 	add.w	r6, r8, #1
 800bc38:	42b3      	cmp	r3, r6
 800bc3a:	db0b      	blt.n	800bc54 <__lshift+0x38>
 800bc3c:	4638      	mov	r0, r7
 800bc3e:	f7ff fddd 	bl	800b7fc <_Balloc>
 800bc42:	4605      	mov	r5, r0
 800bc44:	b948      	cbnz	r0, 800bc5a <__lshift+0x3e>
 800bc46:	4602      	mov	r2, r0
 800bc48:	4b28      	ldr	r3, [pc, #160]	; (800bcec <__lshift+0xd0>)
 800bc4a:	4829      	ldr	r0, [pc, #164]	; (800bcf0 <__lshift+0xd4>)
 800bc4c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bc50:	f000 fd58 	bl	800c704 <__assert_func>
 800bc54:	3101      	adds	r1, #1
 800bc56:	005b      	lsls	r3, r3, #1
 800bc58:	e7ee      	b.n	800bc38 <__lshift+0x1c>
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	f100 0114 	add.w	r1, r0, #20
 800bc60:	f100 0210 	add.w	r2, r0, #16
 800bc64:	4618      	mov	r0, r3
 800bc66:	4553      	cmp	r3, sl
 800bc68:	db33      	blt.n	800bcd2 <__lshift+0xb6>
 800bc6a:	6920      	ldr	r0, [r4, #16]
 800bc6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc70:	f104 0314 	add.w	r3, r4, #20
 800bc74:	f019 091f 	ands.w	r9, r9, #31
 800bc78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc80:	d02b      	beq.n	800bcda <__lshift+0xbe>
 800bc82:	f1c9 0e20 	rsb	lr, r9, #32
 800bc86:	468a      	mov	sl, r1
 800bc88:	2200      	movs	r2, #0
 800bc8a:	6818      	ldr	r0, [r3, #0]
 800bc8c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc90:	4310      	orrs	r0, r2
 800bc92:	f84a 0b04 	str.w	r0, [sl], #4
 800bc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9a:	459c      	cmp	ip, r3
 800bc9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bca0:	d8f3      	bhi.n	800bc8a <__lshift+0x6e>
 800bca2:	ebac 0304 	sub.w	r3, ip, r4
 800bca6:	3b15      	subs	r3, #21
 800bca8:	f023 0303 	bic.w	r3, r3, #3
 800bcac:	3304      	adds	r3, #4
 800bcae:	f104 0015 	add.w	r0, r4, #21
 800bcb2:	4584      	cmp	ip, r0
 800bcb4:	bf38      	it	cc
 800bcb6:	2304      	movcc	r3, #4
 800bcb8:	50ca      	str	r2, [r1, r3]
 800bcba:	b10a      	cbz	r2, 800bcc0 <__lshift+0xa4>
 800bcbc:	f108 0602 	add.w	r6, r8, #2
 800bcc0:	3e01      	subs	r6, #1
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	612e      	str	r6, [r5, #16]
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	f7ff fdd8 	bl	800b87c <_Bfree>
 800bccc:	4628      	mov	r0, r5
 800bcce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	e7c5      	b.n	800bc66 <__lshift+0x4a>
 800bcda:	3904      	subs	r1, #4
 800bcdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bce4:	459c      	cmp	ip, r3
 800bce6:	d8f9      	bhi.n	800bcdc <__lshift+0xc0>
 800bce8:	e7ea      	b.n	800bcc0 <__lshift+0xa4>
 800bcea:	bf00      	nop
 800bcec:	0800fc0c 	.word	0x0800fc0c
 800bcf0:	0800fc1d 	.word	0x0800fc1d

0800bcf4 <__mcmp>:
 800bcf4:	b530      	push	{r4, r5, lr}
 800bcf6:	6902      	ldr	r2, [r0, #16]
 800bcf8:	690c      	ldr	r4, [r1, #16]
 800bcfa:	1b12      	subs	r2, r2, r4
 800bcfc:	d10e      	bne.n	800bd1c <__mcmp+0x28>
 800bcfe:	f100 0314 	add.w	r3, r0, #20
 800bd02:	3114      	adds	r1, #20
 800bd04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd14:	42a5      	cmp	r5, r4
 800bd16:	d003      	beq.n	800bd20 <__mcmp+0x2c>
 800bd18:	d305      	bcc.n	800bd26 <__mcmp+0x32>
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	bd30      	pop	{r4, r5, pc}
 800bd20:	4283      	cmp	r3, r0
 800bd22:	d3f3      	bcc.n	800bd0c <__mcmp+0x18>
 800bd24:	e7fa      	b.n	800bd1c <__mcmp+0x28>
 800bd26:	f04f 32ff 	mov.w	r2, #4294967295
 800bd2a:	e7f7      	b.n	800bd1c <__mcmp+0x28>

0800bd2c <__mdiff>:
 800bd2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	460c      	mov	r4, r1
 800bd32:	4606      	mov	r6, r0
 800bd34:	4611      	mov	r1, r2
 800bd36:	4620      	mov	r0, r4
 800bd38:	4690      	mov	r8, r2
 800bd3a:	f7ff ffdb 	bl	800bcf4 <__mcmp>
 800bd3e:	1e05      	subs	r5, r0, #0
 800bd40:	d110      	bne.n	800bd64 <__mdiff+0x38>
 800bd42:	4629      	mov	r1, r5
 800bd44:	4630      	mov	r0, r6
 800bd46:	f7ff fd59 	bl	800b7fc <_Balloc>
 800bd4a:	b930      	cbnz	r0, 800bd5a <__mdiff+0x2e>
 800bd4c:	4b3a      	ldr	r3, [pc, #232]	; (800be38 <__mdiff+0x10c>)
 800bd4e:	4602      	mov	r2, r0
 800bd50:	f240 2137 	movw	r1, #567	; 0x237
 800bd54:	4839      	ldr	r0, [pc, #228]	; (800be3c <__mdiff+0x110>)
 800bd56:	f000 fcd5 	bl	800c704 <__assert_func>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd64:	bfa4      	itt	ge
 800bd66:	4643      	movge	r3, r8
 800bd68:	46a0      	movge	r8, r4
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bd70:	bfa6      	itte	ge
 800bd72:	461c      	movge	r4, r3
 800bd74:	2500      	movge	r5, #0
 800bd76:	2501      	movlt	r5, #1
 800bd78:	f7ff fd40 	bl	800b7fc <_Balloc>
 800bd7c:	b920      	cbnz	r0, 800bd88 <__mdiff+0x5c>
 800bd7e:	4b2e      	ldr	r3, [pc, #184]	; (800be38 <__mdiff+0x10c>)
 800bd80:	4602      	mov	r2, r0
 800bd82:	f240 2145 	movw	r1, #581	; 0x245
 800bd86:	e7e5      	b.n	800bd54 <__mdiff+0x28>
 800bd88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd8c:	6926      	ldr	r6, [r4, #16]
 800bd8e:	60c5      	str	r5, [r0, #12]
 800bd90:	f104 0914 	add.w	r9, r4, #20
 800bd94:	f108 0514 	add.w	r5, r8, #20
 800bd98:	f100 0e14 	add.w	lr, r0, #20
 800bd9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bda0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bda4:	f108 0210 	add.w	r2, r8, #16
 800bda8:	46f2      	mov	sl, lr
 800bdaa:	2100      	movs	r1, #0
 800bdac:	f859 3b04 	ldr.w	r3, [r9], #4
 800bdb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bdb4:	fa11 f88b 	uxtah	r8, r1, fp
 800bdb8:	b299      	uxth	r1, r3
 800bdba:	0c1b      	lsrs	r3, r3, #16
 800bdbc:	eba8 0801 	sub.w	r8, r8, r1
 800bdc0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bdc4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bdc8:	fa1f f888 	uxth.w	r8, r8
 800bdcc:	1419      	asrs	r1, r3, #16
 800bdce:	454e      	cmp	r6, r9
 800bdd0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bdd4:	f84a 3b04 	str.w	r3, [sl], #4
 800bdd8:	d8e8      	bhi.n	800bdac <__mdiff+0x80>
 800bdda:	1b33      	subs	r3, r6, r4
 800bddc:	3b15      	subs	r3, #21
 800bdde:	f023 0303 	bic.w	r3, r3, #3
 800bde2:	3304      	adds	r3, #4
 800bde4:	3415      	adds	r4, #21
 800bde6:	42a6      	cmp	r6, r4
 800bde8:	bf38      	it	cc
 800bdea:	2304      	movcc	r3, #4
 800bdec:	441d      	add	r5, r3
 800bdee:	4473      	add	r3, lr
 800bdf0:	469e      	mov	lr, r3
 800bdf2:	462e      	mov	r6, r5
 800bdf4:	4566      	cmp	r6, ip
 800bdf6:	d30e      	bcc.n	800be16 <__mdiff+0xea>
 800bdf8:	f10c 0203 	add.w	r2, ip, #3
 800bdfc:	1b52      	subs	r2, r2, r5
 800bdfe:	f022 0203 	bic.w	r2, r2, #3
 800be02:	3d03      	subs	r5, #3
 800be04:	45ac      	cmp	ip, r5
 800be06:	bf38      	it	cc
 800be08:	2200      	movcc	r2, #0
 800be0a:	4413      	add	r3, r2
 800be0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800be10:	b17a      	cbz	r2, 800be32 <__mdiff+0x106>
 800be12:	6107      	str	r7, [r0, #16]
 800be14:	e7a4      	b.n	800bd60 <__mdiff+0x34>
 800be16:	f856 8b04 	ldr.w	r8, [r6], #4
 800be1a:	fa11 f288 	uxtah	r2, r1, r8
 800be1e:	1414      	asrs	r4, r2, #16
 800be20:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800be24:	b292      	uxth	r2, r2
 800be26:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800be2a:	f84e 2b04 	str.w	r2, [lr], #4
 800be2e:	1421      	asrs	r1, r4, #16
 800be30:	e7e0      	b.n	800bdf4 <__mdiff+0xc8>
 800be32:	3f01      	subs	r7, #1
 800be34:	e7ea      	b.n	800be0c <__mdiff+0xe0>
 800be36:	bf00      	nop
 800be38:	0800fc0c 	.word	0x0800fc0c
 800be3c:	0800fc1d 	.word	0x0800fc1d

0800be40 <__d2b>:
 800be40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be44:	460f      	mov	r7, r1
 800be46:	2101      	movs	r1, #1
 800be48:	ec59 8b10 	vmov	r8, r9, d0
 800be4c:	4616      	mov	r6, r2
 800be4e:	f7ff fcd5 	bl	800b7fc <_Balloc>
 800be52:	4604      	mov	r4, r0
 800be54:	b930      	cbnz	r0, 800be64 <__d2b+0x24>
 800be56:	4602      	mov	r2, r0
 800be58:	4b24      	ldr	r3, [pc, #144]	; (800beec <__d2b+0xac>)
 800be5a:	4825      	ldr	r0, [pc, #148]	; (800bef0 <__d2b+0xb0>)
 800be5c:	f240 310f 	movw	r1, #783	; 0x30f
 800be60:	f000 fc50 	bl	800c704 <__assert_func>
 800be64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800be68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be6c:	bb2d      	cbnz	r5, 800beba <__d2b+0x7a>
 800be6e:	9301      	str	r3, [sp, #4]
 800be70:	f1b8 0300 	subs.w	r3, r8, #0
 800be74:	d026      	beq.n	800bec4 <__d2b+0x84>
 800be76:	4668      	mov	r0, sp
 800be78:	9300      	str	r3, [sp, #0]
 800be7a:	f7ff fd87 	bl	800b98c <__lo0bits>
 800be7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800be82:	b1e8      	cbz	r0, 800bec0 <__d2b+0x80>
 800be84:	f1c0 0320 	rsb	r3, r0, #32
 800be88:	fa02 f303 	lsl.w	r3, r2, r3
 800be8c:	430b      	orrs	r3, r1
 800be8e:	40c2      	lsrs	r2, r0
 800be90:	6163      	str	r3, [r4, #20]
 800be92:	9201      	str	r2, [sp, #4]
 800be94:	9b01      	ldr	r3, [sp, #4]
 800be96:	61a3      	str	r3, [r4, #24]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	bf14      	ite	ne
 800be9c:	2202      	movne	r2, #2
 800be9e:	2201      	moveq	r2, #1
 800bea0:	6122      	str	r2, [r4, #16]
 800bea2:	b1bd      	cbz	r5, 800bed4 <__d2b+0x94>
 800bea4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bea8:	4405      	add	r5, r0
 800beaa:	603d      	str	r5, [r7, #0]
 800beac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800beb0:	6030      	str	r0, [r6, #0]
 800beb2:	4620      	mov	r0, r4
 800beb4:	b003      	add	sp, #12
 800beb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800beba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bebe:	e7d6      	b.n	800be6e <__d2b+0x2e>
 800bec0:	6161      	str	r1, [r4, #20]
 800bec2:	e7e7      	b.n	800be94 <__d2b+0x54>
 800bec4:	a801      	add	r0, sp, #4
 800bec6:	f7ff fd61 	bl	800b98c <__lo0bits>
 800beca:	9b01      	ldr	r3, [sp, #4]
 800becc:	6163      	str	r3, [r4, #20]
 800bece:	3020      	adds	r0, #32
 800bed0:	2201      	movs	r2, #1
 800bed2:	e7e5      	b.n	800bea0 <__d2b+0x60>
 800bed4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bed8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bedc:	6038      	str	r0, [r7, #0]
 800bede:	6918      	ldr	r0, [r3, #16]
 800bee0:	f7ff fd34 	bl	800b94c <__hi0bits>
 800bee4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bee8:	e7e2      	b.n	800beb0 <__d2b+0x70>
 800beea:	bf00      	nop
 800beec:	0800fc0c 	.word	0x0800fc0c
 800bef0:	0800fc1d 	.word	0x0800fc1d

0800bef4 <__ssputs_r>:
 800bef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bef8:	688e      	ldr	r6, [r1, #8]
 800befa:	461f      	mov	r7, r3
 800befc:	42be      	cmp	r6, r7
 800befe:	680b      	ldr	r3, [r1, #0]
 800bf00:	4682      	mov	sl, r0
 800bf02:	460c      	mov	r4, r1
 800bf04:	4690      	mov	r8, r2
 800bf06:	d82c      	bhi.n	800bf62 <__ssputs_r+0x6e>
 800bf08:	898a      	ldrh	r2, [r1, #12]
 800bf0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf0e:	d026      	beq.n	800bf5e <__ssputs_r+0x6a>
 800bf10:	6965      	ldr	r5, [r4, #20]
 800bf12:	6909      	ldr	r1, [r1, #16]
 800bf14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf18:	eba3 0901 	sub.w	r9, r3, r1
 800bf1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf20:	1c7b      	adds	r3, r7, #1
 800bf22:	444b      	add	r3, r9
 800bf24:	106d      	asrs	r5, r5, #1
 800bf26:	429d      	cmp	r5, r3
 800bf28:	bf38      	it	cc
 800bf2a:	461d      	movcc	r5, r3
 800bf2c:	0553      	lsls	r3, r2, #21
 800bf2e:	d527      	bpl.n	800bf80 <__ssputs_r+0x8c>
 800bf30:	4629      	mov	r1, r5
 800bf32:	f7fd fef5 	bl	8009d20 <_malloc_r>
 800bf36:	4606      	mov	r6, r0
 800bf38:	b360      	cbz	r0, 800bf94 <__ssputs_r+0xa0>
 800bf3a:	6921      	ldr	r1, [r4, #16]
 800bf3c:	464a      	mov	r2, r9
 800bf3e:	f000 fbd3 	bl	800c6e8 <memcpy>
 800bf42:	89a3      	ldrh	r3, [r4, #12]
 800bf44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bf48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf4c:	81a3      	strh	r3, [r4, #12]
 800bf4e:	6126      	str	r6, [r4, #16]
 800bf50:	6165      	str	r5, [r4, #20]
 800bf52:	444e      	add	r6, r9
 800bf54:	eba5 0509 	sub.w	r5, r5, r9
 800bf58:	6026      	str	r6, [r4, #0]
 800bf5a:	60a5      	str	r5, [r4, #8]
 800bf5c:	463e      	mov	r6, r7
 800bf5e:	42be      	cmp	r6, r7
 800bf60:	d900      	bls.n	800bf64 <__ssputs_r+0x70>
 800bf62:	463e      	mov	r6, r7
 800bf64:	6820      	ldr	r0, [r4, #0]
 800bf66:	4632      	mov	r2, r6
 800bf68:	4641      	mov	r1, r8
 800bf6a:	f000 fba3 	bl	800c6b4 <memmove>
 800bf6e:	68a3      	ldr	r3, [r4, #8]
 800bf70:	1b9b      	subs	r3, r3, r6
 800bf72:	60a3      	str	r3, [r4, #8]
 800bf74:	6823      	ldr	r3, [r4, #0]
 800bf76:	4433      	add	r3, r6
 800bf78:	6023      	str	r3, [r4, #0]
 800bf7a:	2000      	movs	r0, #0
 800bf7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf80:	462a      	mov	r2, r5
 800bf82:	f000 fc05 	bl	800c790 <_realloc_r>
 800bf86:	4606      	mov	r6, r0
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	d1e0      	bne.n	800bf4e <__ssputs_r+0x5a>
 800bf8c:	6921      	ldr	r1, [r4, #16]
 800bf8e:	4650      	mov	r0, sl
 800bf90:	f7ff fbe8 	bl	800b764 <_free_r>
 800bf94:	230c      	movs	r3, #12
 800bf96:	f8ca 3000 	str.w	r3, [sl]
 800bf9a:	89a3      	ldrh	r3, [r4, #12]
 800bf9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfa0:	81a3      	strh	r3, [r4, #12]
 800bfa2:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa6:	e7e9      	b.n	800bf7c <__ssputs_r+0x88>

0800bfa8 <_svfiprintf_r>:
 800bfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfac:	4698      	mov	r8, r3
 800bfae:	898b      	ldrh	r3, [r1, #12]
 800bfb0:	061b      	lsls	r3, r3, #24
 800bfb2:	b09d      	sub	sp, #116	; 0x74
 800bfb4:	4607      	mov	r7, r0
 800bfb6:	460d      	mov	r5, r1
 800bfb8:	4614      	mov	r4, r2
 800bfba:	d50e      	bpl.n	800bfda <_svfiprintf_r+0x32>
 800bfbc:	690b      	ldr	r3, [r1, #16]
 800bfbe:	b963      	cbnz	r3, 800bfda <_svfiprintf_r+0x32>
 800bfc0:	2140      	movs	r1, #64	; 0x40
 800bfc2:	f7fd fead 	bl	8009d20 <_malloc_r>
 800bfc6:	6028      	str	r0, [r5, #0]
 800bfc8:	6128      	str	r0, [r5, #16]
 800bfca:	b920      	cbnz	r0, 800bfd6 <_svfiprintf_r+0x2e>
 800bfcc:	230c      	movs	r3, #12
 800bfce:	603b      	str	r3, [r7, #0]
 800bfd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd4:	e0d0      	b.n	800c178 <_svfiprintf_r+0x1d0>
 800bfd6:	2340      	movs	r3, #64	; 0x40
 800bfd8:	616b      	str	r3, [r5, #20]
 800bfda:	2300      	movs	r3, #0
 800bfdc:	9309      	str	r3, [sp, #36]	; 0x24
 800bfde:	2320      	movs	r3, #32
 800bfe0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bfe4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfe8:	2330      	movs	r3, #48	; 0x30
 800bfea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c190 <_svfiprintf_r+0x1e8>
 800bfee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bff2:	f04f 0901 	mov.w	r9, #1
 800bff6:	4623      	mov	r3, r4
 800bff8:	469a      	mov	sl, r3
 800bffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bffe:	b10a      	cbz	r2, 800c004 <_svfiprintf_r+0x5c>
 800c000:	2a25      	cmp	r2, #37	; 0x25
 800c002:	d1f9      	bne.n	800bff8 <_svfiprintf_r+0x50>
 800c004:	ebba 0b04 	subs.w	fp, sl, r4
 800c008:	d00b      	beq.n	800c022 <_svfiprintf_r+0x7a>
 800c00a:	465b      	mov	r3, fp
 800c00c:	4622      	mov	r2, r4
 800c00e:	4629      	mov	r1, r5
 800c010:	4638      	mov	r0, r7
 800c012:	f7ff ff6f 	bl	800bef4 <__ssputs_r>
 800c016:	3001      	adds	r0, #1
 800c018:	f000 80a9 	beq.w	800c16e <_svfiprintf_r+0x1c6>
 800c01c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c01e:	445a      	add	r2, fp
 800c020:	9209      	str	r2, [sp, #36]	; 0x24
 800c022:	f89a 3000 	ldrb.w	r3, [sl]
 800c026:	2b00      	cmp	r3, #0
 800c028:	f000 80a1 	beq.w	800c16e <_svfiprintf_r+0x1c6>
 800c02c:	2300      	movs	r3, #0
 800c02e:	f04f 32ff 	mov.w	r2, #4294967295
 800c032:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c036:	f10a 0a01 	add.w	sl, sl, #1
 800c03a:	9304      	str	r3, [sp, #16]
 800c03c:	9307      	str	r3, [sp, #28]
 800c03e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c042:	931a      	str	r3, [sp, #104]	; 0x68
 800c044:	4654      	mov	r4, sl
 800c046:	2205      	movs	r2, #5
 800c048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c04c:	4850      	ldr	r0, [pc, #320]	; (800c190 <_svfiprintf_r+0x1e8>)
 800c04e:	f7f4 f8cf 	bl	80001f0 <memchr>
 800c052:	9a04      	ldr	r2, [sp, #16]
 800c054:	b9d8      	cbnz	r0, 800c08e <_svfiprintf_r+0xe6>
 800c056:	06d0      	lsls	r0, r2, #27
 800c058:	bf44      	itt	mi
 800c05a:	2320      	movmi	r3, #32
 800c05c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c060:	0711      	lsls	r1, r2, #28
 800c062:	bf44      	itt	mi
 800c064:	232b      	movmi	r3, #43	; 0x2b
 800c066:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c06a:	f89a 3000 	ldrb.w	r3, [sl]
 800c06e:	2b2a      	cmp	r3, #42	; 0x2a
 800c070:	d015      	beq.n	800c09e <_svfiprintf_r+0xf6>
 800c072:	9a07      	ldr	r2, [sp, #28]
 800c074:	4654      	mov	r4, sl
 800c076:	2000      	movs	r0, #0
 800c078:	f04f 0c0a 	mov.w	ip, #10
 800c07c:	4621      	mov	r1, r4
 800c07e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c082:	3b30      	subs	r3, #48	; 0x30
 800c084:	2b09      	cmp	r3, #9
 800c086:	d94d      	bls.n	800c124 <_svfiprintf_r+0x17c>
 800c088:	b1b0      	cbz	r0, 800c0b8 <_svfiprintf_r+0x110>
 800c08a:	9207      	str	r2, [sp, #28]
 800c08c:	e014      	b.n	800c0b8 <_svfiprintf_r+0x110>
 800c08e:	eba0 0308 	sub.w	r3, r0, r8
 800c092:	fa09 f303 	lsl.w	r3, r9, r3
 800c096:	4313      	orrs	r3, r2
 800c098:	9304      	str	r3, [sp, #16]
 800c09a:	46a2      	mov	sl, r4
 800c09c:	e7d2      	b.n	800c044 <_svfiprintf_r+0x9c>
 800c09e:	9b03      	ldr	r3, [sp, #12]
 800c0a0:	1d19      	adds	r1, r3, #4
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	9103      	str	r1, [sp, #12]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	bfbb      	ittet	lt
 800c0aa:	425b      	neglt	r3, r3
 800c0ac:	f042 0202 	orrlt.w	r2, r2, #2
 800c0b0:	9307      	strge	r3, [sp, #28]
 800c0b2:	9307      	strlt	r3, [sp, #28]
 800c0b4:	bfb8      	it	lt
 800c0b6:	9204      	strlt	r2, [sp, #16]
 800c0b8:	7823      	ldrb	r3, [r4, #0]
 800c0ba:	2b2e      	cmp	r3, #46	; 0x2e
 800c0bc:	d10c      	bne.n	800c0d8 <_svfiprintf_r+0x130>
 800c0be:	7863      	ldrb	r3, [r4, #1]
 800c0c0:	2b2a      	cmp	r3, #42	; 0x2a
 800c0c2:	d134      	bne.n	800c12e <_svfiprintf_r+0x186>
 800c0c4:	9b03      	ldr	r3, [sp, #12]
 800c0c6:	1d1a      	adds	r2, r3, #4
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	9203      	str	r2, [sp, #12]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	bfb8      	it	lt
 800c0d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0d4:	3402      	adds	r4, #2
 800c0d6:	9305      	str	r3, [sp, #20]
 800c0d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c1a0 <_svfiprintf_r+0x1f8>
 800c0dc:	7821      	ldrb	r1, [r4, #0]
 800c0de:	2203      	movs	r2, #3
 800c0e0:	4650      	mov	r0, sl
 800c0e2:	f7f4 f885 	bl	80001f0 <memchr>
 800c0e6:	b138      	cbz	r0, 800c0f8 <_svfiprintf_r+0x150>
 800c0e8:	9b04      	ldr	r3, [sp, #16]
 800c0ea:	eba0 000a 	sub.w	r0, r0, sl
 800c0ee:	2240      	movs	r2, #64	; 0x40
 800c0f0:	4082      	lsls	r2, r0
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	3401      	adds	r4, #1
 800c0f6:	9304      	str	r3, [sp, #16]
 800c0f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0fc:	4825      	ldr	r0, [pc, #148]	; (800c194 <_svfiprintf_r+0x1ec>)
 800c0fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c102:	2206      	movs	r2, #6
 800c104:	f7f4 f874 	bl	80001f0 <memchr>
 800c108:	2800      	cmp	r0, #0
 800c10a:	d038      	beq.n	800c17e <_svfiprintf_r+0x1d6>
 800c10c:	4b22      	ldr	r3, [pc, #136]	; (800c198 <_svfiprintf_r+0x1f0>)
 800c10e:	bb1b      	cbnz	r3, 800c158 <_svfiprintf_r+0x1b0>
 800c110:	9b03      	ldr	r3, [sp, #12]
 800c112:	3307      	adds	r3, #7
 800c114:	f023 0307 	bic.w	r3, r3, #7
 800c118:	3308      	adds	r3, #8
 800c11a:	9303      	str	r3, [sp, #12]
 800c11c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c11e:	4433      	add	r3, r6
 800c120:	9309      	str	r3, [sp, #36]	; 0x24
 800c122:	e768      	b.n	800bff6 <_svfiprintf_r+0x4e>
 800c124:	fb0c 3202 	mla	r2, ip, r2, r3
 800c128:	460c      	mov	r4, r1
 800c12a:	2001      	movs	r0, #1
 800c12c:	e7a6      	b.n	800c07c <_svfiprintf_r+0xd4>
 800c12e:	2300      	movs	r3, #0
 800c130:	3401      	adds	r4, #1
 800c132:	9305      	str	r3, [sp, #20]
 800c134:	4619      	mov	r1, r3
 800c136:	f04f 0c0a 	mov.w	ip, #10
 800c13a:	4620      	mov	r0, r4
 800c13c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c140:	3a30      	subs	r2, #48	; 0x30
 800c142:	2a09      	cmp	r2, #9
 800c144:	d903      	bls.n	800c14e <_svfiprintf_r+0x1a6>
 800c146:	2b00      	cmp	r3, #0
 800c148:	d0c6      	beq.n	800c0d8 <_svfiprintf_r+0x130>
 800c14a:	9105      	str	r1, [sp, #20]
 800c14c:	e7c4      	b.n	800c0d8 <_svfiprintf_r+0x130>
 800c14e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c152:	4604      	mov	r4, r0
 800c154:	2301      	movs	r3, #1
 800c156:	e7f0      	b.n	800c13a <_svfiprintf_r+0x192>
 800c158:	ab03      	add	r3, sp, #12
 800c15a:	9300      	str	r3, [sp, #0]
 800c15c:	462a      	mov	r2, r5
 800c15e:	4b0f      	ldr	r3, [pc, #60]	; (800c19c <_svfiprintf_r+0x1f4>)
 800c160:	a904      	add	r1, sp, #16
 800c162:	4638      	mov	r0, r7
 800c164:	f7fd ff08 	bl	8009f78 <_printf_float>
 800c168:	1c42      	adds	r2, r0, #1
 800c16a:	4606      	mov	r6, r0
 800c16c:	d1d6      	bne.n	800c11c <_svfiprintf_r+0x174>
 800c16e:	89ab      	ldrh	r3, [r5, #12]
 800c170:	065b      	lsls	r3, r3, #25
 800c172:	f53f af2d 	bmi.w	800bfd0 <_svfiprintf_r+0x28>
 800c176:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c178:	b01d      	add	sp, #116	; 0x74
 800c17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17e:	ab03      	add	r3, sp, #12
 800c180:	9300      	str	r3, [sp, #0]
 800c182:	462a      	mov	r2, r5
 800c184:	4b05      	ldr	r3, [pc, #20]	; (800c19c <_svfiprintf_r+0x1f4>)
 800c186:	a904      	add	r1, sp, #16
 800c188:	4638      	mov	r0, r7
 800c18a:	f7fe f999 	bl	800a4c0 <_printf_i>
 800c18e:	e7eb      	b.n	800c168 <_svfiprintf_r+0x1c0>
 800c190:	0800fd74 	.word	0x0800fd74
 800c194:	0800fd7e 	.word	0x0800fd7e
 800c198:	08009f79 	.word	0x08009f79
 800c19c:	0800bef5 	.word	0x0800bef5
 800c1a0:	0800fd7a 	.word	0x0800fd7a

0800c1a4 <__sfputc_r>:
 800c1a4:	6893      	ldr	r3, [r2, #8]
 800c1a6:	3b01      	subs	r3, #1
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	b410      	push	{r4}
 800c1ac:	6093      	str	r3, [r2, #8]
 800c1ae:	da08      	bge.n	800c1c2 <__sfputc_r+0x1e>
 800c1b0:	6994      	ldr	r4, [r2, #24]
 800c1b2:	42a3      	cmp	r3, r4
 800c1b4:	db01      	blt.n	800c1ba <__sfputc_r+0x16>
 800c1b6:	290a      	cmp	r1, #10
 800c1b8:	d103      	bne.n	800c1c2 <__sfputc_r+0x1e>
 800c1ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1be:	f000 b9e3 	b.w	800c588 <__swbuf_r>
 800c1c2:	6813      	ldr	r3, [r2, #0]
 800c1c4:	1c58      	adds	r0, r3, #1
 800c1c6:	6010      	str	r0, [r2, #0]
 800c1c8:	7019      	strb	r1, [r3, #0]
 800c1ca:	4608      	mov	r0, r1
 800c1cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1d0:	4770      	bx	lr

0800c1d2 <__sfputs_r>:
 800c1d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1d4:	4606      	mov	r6, r0
 800c1d6:	460f      	mov	r7, r1
 800c1d8:	4614      	mov	r4, r2
 800c1da:	18d5      	adds	r5, r2, r3
 800c1dc:	42ac      	cmp	r4, r5
 800c1de:	d101      	bne.n	800c1e4 <__sfputs_r+0x12>
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	e007      	b.n	800c1f4 <__sfputs_r+0x22>
 800c1e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1e8:	463a      	mov	r2, r7
 800c1ea:	4630      	mov	r0, r6
 800c1ec:	f7ff ffda 	bl	800c1a4 <__sfputc_r>
 800c1f0:	1c43      	adds	r3, r0, #1
 800c1f2:	d1f3      	bne.n	800c1dc <__sfputs_r+0xa>
 800c1f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c1f8 <_vfiprintf_r>:
 800c1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fc:	460d      	mov	r5, r1
 800c1fe:	b09d      	sub	sp, #116	; 0x74
 800c200:	4614      	mov	r4, r2
 800c202:	4698      	mov	r8, r3
 800c204:	4606      	mov	r6, r0
 800c206:	b118      	cbz	r0, 800c210 <_vfiprintf_r+0x18>
 800c208:	6a03      	ldr	r3, [r0, #32]
 800c20a:	b90b      	cbnz	r3, 800c210 <_vfiprintf_r+0x18>
 800c20c:	f7fe faf4 	bl	800a7f8 <__sinit>
 800c210:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c212:	07d9      	lsls	r1, r3, #31
 800c214:	d405      	bmi.n	800c222 <_vfiprintf_r+0x2a>
 800c216:	89ab      	ldrh	r3, [r5, #12]
 800c218:	059a      	lsls	r2, r3, #22
 800c21a:	d402      	bmi.n	800c222 <_vfiprintf_r+0x2a>
 800c21c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c21e:	f7fe fc23 	bl	800aa68 <__retarget_lock_acquire_recursive>
 800c222:	89ab      	ldrh	r3, [r5, #12]
 800c224:	071b      	lsls	r3, r3, #28
 800c226:	d501      	bpl.n	800c22c <_vfiprintf_r+0x34>
 800c228:	692b      	ldr	r3, [r5, #16]
 800c22a:	b99b      	cbnz	r3, 800c254 <_vfiprintf_r+0x5c>
 800c22c:	4629      	mov	r1, r5
 800c22e:	4630      	mov	r0, r6
 800c230:	f000 f9e8 	bl	800c604 <__swsetup_r>
 800c234:	b170      	cbz	r0, 800c254 <_vfiprintf_r+0x5c>
 800c236:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c238:	07dc      	lsls	r4, r3, #31
 800c23a:	d504      	bpl.n	800c246 <_vfiprintf_r+0x4e>
 800c23c:	f04f 30ff 	mov.w	r0, #4294967295
 800c240:	b01d      	add	sp, #116	; 0x74
 800c242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c246:	89ab      	ldrh	r3, [r5, #12]
 800c248:	0598      	lsls	r0, r3, #22
 800c24a:	d4f7      	bmi.n	800c23c <_vfiprintf_r+0x44>
 800c24c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c24e:	f7fe fc0c 	bl	800aa6a <__retarget_lock_release_recursive>
 800c252:	e7f3      	b.n	800c23c <_vfiprintf_r+0x44>
 800c254:	2300      	movs	r3, #0
 800c256:	9309      	str	r3, [sp, #36]	; 0x24
 800c258:	2320      	movs	r3, #32
 800c25a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c25e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c262:	2330      	movs	r3, #48	; 0x30
 800c264:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c418 <_vfiprintf_r+0x220>
 800c268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c26c:	f04f 0901 	mov.w	r9, #1
 800c270:	4623      	mov	r3, r4
 800c272:	469a      	mov	sl, r3
 800c274:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c278:	b10a      	cbz	r2, 800c27e <_vfiprintf_r+0x86>
 800c27a:	2a25      	cmp	r2, #37	; 0x25
 800c27c:	d1f9      	bne.n	800c272 <_vfiprintf_r+0x7a>
 800c27e:	ebba 0b04 	subs.w	fp, sl, r4
 800c282:	d00b      	beq.n	800c29c <_vfiprintf_r+0xa4>
 800c284:	465b      	mov	r3, fp
 800c286:	4622      	mov	r2, r4
 800c288:	4629      	mov	r1, r5
 800c28a:	4630      	mov	r0, r6
 800c28c:	f7ff ffa1 	bl	800c1d2 <__sfputs_r>
 800c290:	3001      	adds	r0, #1
 800c292:	f000 80a9 	beq.w	800c3e8 <_vfiprintf_r+0x1f0>
 800c296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c298:	445a      	add	r2, fp
 800c29a:	9209      	str	r2, [sp, #36]	; 0x24
 800c29c:	f89a 3000 	ldrb.w	r3, [sl]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 80a1 	beq.w	800c3e8 <_vfiprintf_r+0x1f0>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2b0:	f10a 0a01 	add.w	sl, sl, #1
 800c2b4:	9304      	str	r3, [sp, #16]
 800c2b6:	9307      	str	r3, [sp, #28]
 800c2b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2bc:	931a      	str	r3, [sp, #104]	; 0x68
 800c2be:	4654      	mov	r4, sl
 800c2c0:	2205      	movs	r2, #5
 800c2c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2c6:	4854      	ldr	r0, [pc, #336]	; (800c418 <_vfiprintf_r+0x220>)
 800c2c8:	f7f3 ff92 	bl	80001f0 <memchr>
 800c2cc:	9a04      	ldr	r2, [sp, #16]
 800c2ce:	b9d8      	cbnz	r0, 800c308 <_vfiprintf_r+0x110>
 800c2d0:	06d1      	lsls	r1, r2, #27
 800c2d2:	bf44      	itt	mi
 800c2d4:	2320      	movmi	r3, #32
 800c2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2da:	0713      	lsls	r3, r2, #28
 800c2dc:	bf44      	itt	mi
 800c2de:	232b      	movmi	r3, #43	; 0x2b
 800c2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c2ea:	d015      	beq.n	800c318 <_vfiprintf_r+0x120>
 800c2ec:	9a07      	ldr	r2, [sp, #28]
 800c2ee:	4654      	mov	r4, sl
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	f04f 0c0a 	mov.w	ip, #10
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2fc:	3b30      	subs	r3, #48	; 0x30
 800c2fe:	2b09      	cmp	r3, #9
 800c300:	d94d      	bls.n	800c39e <_vfiprintf_r+0x1a6>
 800c302:	b1b0      	cbz	r0, 800c332 <_vfiprintf_r+0x13a>
 800c304:	9207      	str	r2, [sp, #28]
 800c306:	e014      	b.n	800c332 <_vfiprintf_r+0x13a>
 800c308:	eba0 0308 	sub.w	r3, r0, r8
 800c30c:	fa09 f303 	lsl.w	r3, r9, r3
 800c310:	4313      	orrs	r3, r2
 800c312:	9304      	str	r3, [sp, #16]
 800c314:	46a2      	mov	sl, r4
 800c316:	e7d2      	b.n	800c2be <_vfiprintf_r+0xc6>
 800c318:	9b03      	ldr	r3, [sp, #12]
 800c31a:	1d19      	adds	r1, r3, #4
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	9103      	str	r1, [sp, #12]
 800c320:	2b00      	cmp	r3, #0
 800c322:	bfbb      	ittet	lt
 800c324:	425b      	neglt	r3, r3
 800c326:	f042 0202 	orrlt.w	r2, r2, #2
 800c32a:	9307      	strge	r3, [sp, #28]
 800c32c:	9307      	strlt	r3, [sp, #28]
 800c32e:	bfb8      	it	lt
 800c330:	9204      	strlt	r2, [sp, #16]
 800c332:	7823      	ldrb	r3, [r4, #0]
 800c334:	2b2e      	cmp	r3, #46	; 0x2e
 800c336:	d10c      	bne.n	800c352 <_vfiprintf_r+0x15a>
 800c338:	7863      	ldrb	r3, [r4, #1]
 800c33a:	2b2a      	cmp	r3, #42	; 0x2a
 800c33c:	d134      	bne.n	800c3a8 <_vfiprintf_r+0x1b0>
 800c33e:	9b03      	ldr	r3, [sp, #12]
 800c340:	1d1a      	adds	r2, r3, #4
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	9203      	str	r2, [sp, #12]
 800c346:	2b00      	cmp	r3, #0
 800c348:	bfb8      	it	lt
 800c34a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c34e:	3402      	adds	r4, #2
 800c350:	9305      	str	r3, [sp, #20]
 800c352:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c428 <_vfiprintf_r+0x230>
 800c356:	7821      	ldrb	r1, [r4, #0]
 800c358:	2203      	movs	r2, #3
 800c35a:	4650      	mov	r0, sl
 800c35c:	f7f3 ff48 	bl	80001f0 <memchr>
 800c360:	b138      	cbz	r0, 800c372 <_vfiprintf_r+0x17a>
 800c362:	9b04      	ldr	r3, [sp, #16]
 800c364:	eba0 000a 	sub.w	r0, r0, sl
 800c368:	2240      	movs	r2, #64	; 0x40
 800c36a:	4082      	lsls	r2, r0
 800c36c:	4313      	orrs	r3, r2
 800c36e:	3401      	adds	r4, #1
 800c370:	9304      	str	r3, [sp, #16]
 800c372:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c376:	4829      	ldr	r0, [pc, #164]	; (800c41c <_vfiprintf_r+0x224>)
 800c378:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c37c:	2206      	movs	r2, #6
 800c37e:	f7f3 ff37 	bl	80001f0 <memchr>
 800c382:	2800      	cmp	r0, #0
 800c384:	d03f      	beq.n	800c406 <_vfiprintf_r+0x20e>
 800c386:	4b26      	ldr	r3, [pc, #152]	; (800c420 <_vfiprintf_r+0x228>)
 800c388:	bb1b      	cbnz	r3, 800c3d2 <_vfiprintf_r+0x1da>
 800c38a:	9b03      	ldr	r3, [sp, #12]
 800c38c:	3307      	adds	r3, #7
 800c38e:	f023 0307 	bic.w	r3, r3, #7
 800c392:	3308      	adds	r3, #8
 800c394:	9303      	str	r3, [sp, #12]
 800c396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c398:	443b      	add	r3, r7
 800c39a:	9309      	str	r3, [sp, #36]	; 0x24
 800c39c:	e768      	b.n	800c270 <_vfiprintf_r+0x78>
 800c39e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3a2:	460c      	mov	r4, r1
 800c3a4:	2001      	movs	r0, #1
 800c3a6:	e7a6      	b.n	800c2f6 <_vfiprintf_r+0xfe>
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	3401      	adds	r4, #1
 800c3ac:	9305      	str	r3, [sp, #20]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	f04f 0c0a 	mov.w	ip, #10
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3ba:	3a30      	subs	r2, #48	; 0x30
 800c3bc:	2a09      	cmp	r2, #9
 800c3be:	d903      	bls.n	800c3c8 <_vfiprintf_r+0x1d0>
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d0c6      	beq.n	800c352 <_vfiprintf_r+0x15a>
 800c3c4:	9105      	str	r1, [sp, #20]
 800c3c6:	e7c4      	b.n	800c352 <_vfiprintf_r+0x15a>
 800c3c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3cc:	4604      	mov	r4, r0
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	e7f0      	b.n	800c3b4 <_vfiprintf_r+0x1bc>
 800c3d2:	ab03      	add	r3, sp, #12
 800c3d4:	9300      	str	r3, [sp, #0]
 800c3d6:	462a      	mov	r2, r5
 800c3d8:	4b12      	ldr	r3, [pc, #72]	; (800c424 <_vfiprintf_r+0x22c>)
 800c3da:	a904      	add	r1, sp, #16
 800c3dc:	4630      	mov	r0, r6
 800c3de:	f7fd fdcb 	bl	8009f78 <_printf_float>
 800c3e2:	4607      	mov	r7, r0
 800c3e4:	1c78      	adds	r0, r7, #1
 800c3e6:	d1d6      	bne.n	800c396 <_vfiprintf_r+0x19e>
 800c3e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3ea:	07d9      	lsls	r1, r3, #31
 800c3ec:	d405      	bmi.n	800c3fa <_vfiprintf_r+0x202>
 800c3ee:	89ab      	ldrh	r3, [r5, #12]
 800c3f0:	059a      	lsls	r2, r3, #22
 800c3f2:	d402      	bmi.n	800c3fa <_vfiprintf_r+0x202>
 800c3f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c3f6:	f7fe fb38 	bl	800aa6a <__retarget_lock_release_recursive>
 800c3fa:	89ab      	ldrh	r3, [r5, #12]
 800c3fc:	065b      	lsls	r3, r3, #25
 800c3fe:	f53f af1d 	bmi.w	800c23c <_vfiprintf_r+0x44>
 800c402:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c404:	e71c      	b.n	800c240 <_vfiprintf_r+0x48>
 800c406:	ab03      	add	r3, sp, #12
 800c408:	9300      	str	r3, [sp, #0]
 800c40a:	462a      	mov	r2, r5
 800c40c:	4b05      	ldr	r3, [pc, #20]	; (800c424 <_vfiprintf_r+0x22c>)
 800c40e:	a904      	add	r1, sp, #16
 800c410:	4630      	mov	r0, r6
 800c412:	f7fe f855 	bl	800a4c0 <_printf_i>
 800c416:	e7e4      	b.n	800c3e2 <_vfiprintf_r+0x1ea>
 800c418:	0800fd74 	.word	0x0800fd74
 800c41c:	0800fd7e 	.word	0x0800fd7e
 800c420:	08009f79 	.word	0x08009f79
 800c424:	0800c1d3 	.word	0x0800c1d3
 800c428:	0800fd7a 	.word	0x0800fd7a

0800c42c <__sflush_r>:
 800c42c:	898a      	ldrh	r2, [r1, #12]
 800c42e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c432:	4605      	mov	r5, r0
 800c434:	0710      	lsls	r0, r2, #28
 800c436:	460c      	mov	r4, r1
 800c438:	d458      	bmi.n	800c4ec <__sflush_r+0xc0>
 800c43a:	684b      	ldr	r3, [r1, #4]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	dc05      	bgt.n	800c44c <__sflush_r+0x20>
 800c440:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c442:	2b00      	cmp	r3, #0
 800c444:	dc02      	bgt.n	800c44c <__sflush_r+0x20>
 800c446:	2000      	movs	r0, #0
 800c448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c44c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c44e:	2e00      	cmp	r6, #0
 800c450:	d0f9      	beq.n	800c446 <__sflush_r+0x1a>
 800c452:	2300      	movs	r3, #0
 800c454:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c458:	682f      	ldr	r7, [r5, #0]
 800c45a:	6a21      	ldr	r1, [r4, #32]
 800c45c:	602b      	str	r3, [r5, #0]
 800c45e:	d032      	beq.n	800c4c6 <__sflush_r+0x9a>
 800c460:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	075a      	lsls	r2, r3, #29
 800c466:	d505      	bpl.n	800c474 <__sflush_r+0x48>
 800c468:	6863      	ldr	r3, [r4, #4]
 800c46a:	1ac0      	subs	r0, r0, r3
 800c46c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c46e:	b10b      	cbz	r3, 800c474 <__sflush_r+0x48>
 800c470:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c472:	1ac0      	subs	r0, r0, r3
 800c474:	2300      	movs	r3, #0
 800c476:	4602      	mov	r2, r0
 800c478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c47a:	6a21      	ldr	r1, [r4, #32]
 800c47c:	4628      	mov	r0, r5
 800c47e:	47b0      	blx	r6
 800c480:	1c43      	adds	r3, r0, #1
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	d106      	bne.n	800c494 <__sflush_r+0x68>
 800c486:	6829      	ldr	r1, [r5, #0]
 800c488:	291d      	cmp	r1, #29
 800c48a:	d82b      	bhi.n	800c4e4 <__sflush_r+0xb8>
 800c48c:	4a29      	ldr	r2, [pc, #164]	; (800c534 <__sflush_r+0x108>)
 800c48e:	410a      	asrs	r2, r1
 800c490:	07d6      	lsls	r6, r2, #31
 800c492:	d427      	bmi.n	800c4e4 <__sflush_r+0xb8>
 800c494:	2200      	movs	r2, #0
 800c496:	6062      	str	r2, [r4, #4]
 800c498:	04d9      	lsls	r1, r3, #19
 800c49a:	6922      	ldr	r2, [r4, #16]
 800c49c:	6022      	str	r2, [r4, #0]
 800c49e:	d504      	bpl.n	800c4aa <__sflush_r+0x7e>
 800c4a0:	1c42      	adds	r2, r0, #1
 800c4a2:	d101      	bne.n	800c4a8 <__sflush_r+0x7c>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	b903      	cbnz	r3, 800c4aa <__sflush_r+0x7e>
 800c4a8:	6560      	str	r0, [r4, #84]	; 0x54
 800c4aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4ac:	602f      	str	r7, [r5, #0]
 800c4ae:	2900      	cmp	r1, #0
 800c4b0:	d0c9      	beq.n	800c446 <__sflush_r+0x1a>
 800c4b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4b6:	4299      	cmp	r1, r3
 800c4b8:	d002      	beq.n	800c4c0 <__sflush_r+0x94>
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	f7ff f952 	bl	800b764 <_free_r>
 800c4c0:	2000      	movs	r0, #0
 800c4c2:	6360      	str	r0, [r4, #52]	; 0x34
 800c4c4:	e7c0      	b.n	800c448 <__sflush_r+0x1c>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	4628      	mov	r0, r5
 800c4ca:	47b0      	blx	r6
 800c4cc:	1c41      	adds	r1, r0, #1
 800c4ce:	d1c8      	bne.n	800c462 <__sflush_r+0x36>
 800c4d0:	682b      	ldr	r3, [r5, #0]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d0c5      	beq.n	800c462 <__sflush_r+0x36>
 800c4d6:	2b1d      	cmp	r3, #29
 800c4d8:	d001      	beq.n	800c4de <__sflush_r+0xb2>
 800c4da:	2b16      	cmp	r3, #22
 800c4dc:	d101      	bne.n	800c4e2 <__sflush_r+0xb6>
 800c4de:	602f      	str	r7, [r5, #0]
 800c4e0:	e7b1      	b.n	800c446 <__sflush_r+0x1a>
 800c4e2:	89a3      	ldrh	r3, [r4, #12]
 800c4e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4e8:	81a3      	strh	r3, [r4, #12]
 800c4ea:	e7ad      	b.n	800c448 <__sflush_r+0x1c>
 800c4ec:	690f      	ldr	r7, [r1, #16]
 800c4ee:	2f00      	cmp	r7, #0
 800c4f0:	d0a9      	beq.n	800c446 <__sflush_r+0x1a>
 800c4f2:	0793      	lsls	r3, r2, #30
 800c4f4:	680e      	ldr	r6, [r1, #0]
 800c4f6:	bf08      	it	eq
 800c4f8:	694b      	ldreq	r3, [r1, #20]
 800c4fa:	600f      	str	r7, [r1, #0]
 800c4fc:	bf18      	it	ne
 800c4fe:	2300      	movne	r3, #0
 800c500:	eba6 0807 	sub.w	r8, r6, r7
 800c504:	608b      	str	r3, [r1, #8]
 800c506:	f1b8 0f00 	cmp.w	r8, #0
 800c50a:	dd9c      	ble.n	800c446 <__sflush_r+0x1a>
 800c50c:	6a21      	ldr	r1, [r4, #32]
 800c50e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c510:	4643      	mov	r3, r8
 800c512:	463a      	mov	r2, r7
 800c514:	4628      	mov	r0, r5
 800c516:	47b0      	blx	r6
 800c518:	2800      	cmp	r0, #0
 800c51a:	dc06      	bgt.n	800c52a <__sflush_r+0xfe>
 800c51c:	89a3      	ldrh	r3, [r4, #12]
 800c51e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c522:	81a3      	strh	r3, [r4, #12]
 800c524:	f04f 30ff 	mov.w	r0, #4294967295
 800c528:	e78e      	b.n	800c448 <__sflush_r+0x1c>
 800c52a:	4407      	add	r7, r0
 800c52c:	eba8 0800 	sub.w	r8, r8, r0
 800c530:	e7e9      	b.n	800c506 <__sflush_r+0xda>
 800c532:	bf00      	nop
 800c534:	dfbffffe 	.word	0xdfbffffe

0800c538 <_fflush_r>:
 800c538:	b538      	push	{r3, r4, r5, lr}
 800c53a:	690b      	ldr	r3, [r1, #16]
 800c53c:	4605      	mov	r5, r0
 800c53e:	460c      	mov	r4, r1
 800c540:	b913      	cbnz	r3, 800c548 <_fflush_r+0x10>
 800c542:	2500      	movs	r5, #0
 800c544:	4628      	mov	r0, r5
 800c546:	bd38      	pop	{r3, r4, r5, pc}
 800c548:	b118      	cbz	r0, 800c552 <_fflush_r+0x1a>
 800c54a:	6a03      	ldr	r3, [r0, #32]
 800c54c:	b90b      	cbnz	r3, 800c552 <_fflush_r+0x1a>
 800c54e:	f7fe f953 	bl	800a7f8 <__sinit>
 800c552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d0f3      	beq.n	800c542 <_fflush_r+0xa>
 800c55a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c55c:	07d0      	lsls	r0, r2, #31
 800c55e:	d404      	bmi.n	800c56a <_fflush_r+0x32>
 800c560:	0599      	lsls	r1, r3, #22
 800c562:	d402      	bmi.n	800c56a <_fflush_r+0x32>
 800c564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c566:	f7fe fa7f 	bl	800aa68 <__retarget_lock_acquire_recursive>
 800c56a:	4628      	mov	r0, r5
 800c56c:	4621      	mov	r1, r4
 800c56e:	f7ff ff5d 	bl	800c42c <__sflush_r>
 800c572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c574:	07da      	lsls	r2, r3, #31
 800c576:	4605      	mov	r5, r0
 800c578:	d4e4      	bmi.n	800c544 <_fflush_r+0xc>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	059b      	lsls	r3, r3, #22
 800c57e:	d4e1      	bmi.n	800c544 <_fflush_r+0xc>
 800c580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c582:	f7fe fa72 	bl	800aa6a <__retarget_lock_release_recursive>
 800c586:	e7dd      	b.n	800c544 <_fflush_r+0xc>

0800c588 <__swbuf_r>:
 800c588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c58a:	460e      	mov	r6, r1
 800c58c:	4614      	mov	r4, r2
 800c58e:	4605      	mov	r5, r0
 800c590:	b118      	cbz	r0, 800c59a <__swbuf_r+0x12>
 800c592:	6a03      	ldr	r3, [r0, #32]
 800c594:	b90b      	cbnz	r3, 800c59a <__swbuf_r+0x12>
 800c596:	f7fe f92f 	bl	800a7f8 <__sinit>
 800c59a:	69a3      	ldr	r3, [r4, #24]
 800c59c:	60a3      	str	r3, [r4, #8]
 800c59e:	89a3      	ldrh	r3, [r4, #12]
 800c5a0:	071a      	lsls	r2, r3, #28
 800c5a2:	d525      	bpl.n	800c5f0 <__swbuf_r+0x68>
 800c5a4:	6923      	ldr	r3, [r4, #16]
 800c5a6:	b31b      	cbz	r3, 800c5f0 <__swbuf_r+0x68>
 800c5a8:	6823      	ldr	r3, [r4, #0]
 800c5aa:	6922      	ldr	r2, [r4, #16]
 800c5ac:	1a98      	subs	r0, r3, r2
 800c5ae:	6963      	ldr	r3, [r4, #20]
 800c5b0:	b2f6      	uxtb	r6, r6
 800c5b2:	4283      	cmp	r3, r0
 800c5b4:	4637      	mov	r7, r6
 800c5b6:	dc04      	bgt.n	800c5c2 <__swbuf_r+0x3a>
 800c5b8:	4621      	mov	r1, r4
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f7ff ffbc 	bl	800c538 <_fflush_r>
 800c5c0:	b9e0      	cbnz	r0, 800c5fc <__swbuf_r+0x74>
 800c5c2:	68a3      	ldr	r3, [r4, #8]
 800c5c4:	3b01      	subs	r3, #1
 800c5c6:	60a3      	str	r3, [r4, #8]
 800c5c8:	6823      	ldr	r3, [r4, #0]
 800c5ca:	1c5a      	adds	r2, r3, #1
 800c5cc:	6022      	str	r2, [r4, #0]
 800c5ce:	701e      	strb	r6, [r3, #0]
 800c5d0:	6962      	ldr	r2, [r4, #20]
 800c5d2:	1c43      	adds	r3, r0, #1
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d004      	beq.n	800c5e2 <__swbuf_r+0x5a>
 800c5d8:	89a3      	ldrh	r3, [r4, #12]
 800c5da:	07db      	lsls	r3, r3, #31
 800c5dc:	d506      	bpl.n	800c5ec <__swbuf_r+0x64>
 800c5de:	2e0a      	cmp	r6, #10
 800c5e0:	d104      	bne.n	800c5ec <__swbuf_r+0x64>
 800c5e2:	4621      	mov	r1, r4
 800c5e4:	4628      	mov	r0, r5
 800c5e6:	f7ff ffa7 	bl	800c538 <_fflush_r>
 800c5ea:	b938      	cbnz	r0, 800c5fc <__swbuf_r+0x74>
 800c5ec:	4638      	mov	r0, r7
 800c5ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5f0:	4621      	mov	r1, r4
 800c5f2:	4628      	mov	r0, r5
 800c5f4:	f000 f806 	bl	800c604 <__swsetup_r>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d0d5      	beq.n	800c5a8 <__swbuf_r+0x20>
 800c5fc:	f04f 37ff 	mov.w	r7, #4294967295
 800c600:	e7f4      	b.n	800c5ec <__swbuf_r+0x64>
	...

0800c604 <__swsetup_r>:
 800c604:	b538      	push	{r3, r4, r5, lr}
 800c606:	4b2a      	ldr	r3, [pc, #168]	; (800c6b0 <__swsetup_r+0xac>)
 800c608:	4605      	mov	r5, r0
 800c60a:	6818      	ldr	r0, [r3, #0]
 800c60c:	460c      	mov	r4, r1
 800c60e:	b118      	cbz	r0, 800c618 <__swsetup_r+0x14>
 800c610:	6a03      	ldr	r3, [r0, #32]
 800c612:	b90b      	cbnz	r3, 800c618 <__swsetup_r+0x14>
 800c614:	f7fe f8f0 	bl	800a7f8 <__sinit>
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c61e:	0718      	lsls	r0, r3, #28
 800c620:	d422      	bmi.n	800c668 <__swsetup_r+0x64>
 800c622:	06d9      	lsls	r1, r3, #27
 800c624:	d407      	bmi.n	800c636 <__swsetup_r+0x32>
 800c626:	2309      	movs	r3, #9
 800c628:	602b      	str	r3, [r5, #0]
 800c62a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c62e:	81a3      	strh	r3, [r4, #12]
 800c630:	f04f 30ff 	mov.w	r0, #4294967295
 800c634:	e034      	b.n	800c6a0 <__swsetup_r+0x9c>
 800c636:	0758      	lsls	r0, r3, #29
 800c638:	d512      	bpl.n	800c660 <__swsetup_r+0x5c>
 800c63a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c63c:	b141      	cbz	r1, 800c650 <__swsetup_r+0x4c>
 800c63e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c642:	4299      	cmp	r1, r3
 800c644:	d002      	beq.n	800c64c <__swsetup_r+0x48>
 800c646:	4628      	mov	r0, r5
 800c648:	f7ff f88c 	bl	800b764 <_free_r>
 800c64c:	2300      	movs	r3, #0
 800c64e:	6363      	str	r3, [r4, #52]	; 0x34
 800c650:	89a3      	ldrh	r3, [r4, #12]
 800c652:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c656:	81a3      	strh	r3, [r4, #12]
 800c658:	2300      	movs	r3, #0
 800c65a:	6063      	str	r3, [r4, #4]
 800c65c:	6923      	ldr	r3, [r4, #16]
 800c65e:	6023      	str	r3, [r4, #0]
 800c660:	89a3      	ldrh	r3, [r4, #12]
 800c662:	f043 0308 	orr.w	r3, r3, #8
 800c666:	81a3      	strh	r3, [r4, #12]
 800c668:	6923      	ldr	r3, [r4, #16]
 800c66a:	b94b      	cbnz	r3, 800c680 <__swsetup_r+0x7c>
 800c66c:	89a3      	ldrh	r3, [r4, #12]
 800c66e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c672:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c676:	d003      	beq.n	800c680 <__swsetup_r+0x7c>
 800c678:	4621      	mov	r1, r4
 800c67a:	4628      	mov	r0, r5
 800c67c:	f000 f8fc 	bl	800c878 <__smakebuf_r>
 800c680:	89a0      	ldrh	r0, [r4, #12]
 800c682:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c686:	f010 0301 	ands.w	r3, r0, #1
 800c68a:	d00a      	beq.n	800c6a2 <__swsetup_r+0x9e>
 800c68c:	2300      	movs	r3, #0
 800c68e:	60a3      	str	r3, [r4, #8]
 800c690:	6963      	ldr	r3, [r4, #20]
 800c692:	425b      	negs	r3, r3
 800c694:	61a3      	str	r3, [r4, #24]
 800c696:	6923      	ldr	r3, [r4, #16]
 800c698:	b943      	cbnz	r3, 800c6ac <__swsetup_r+0xa8>
 800c69a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c69e:	d1c4      	bne.n	800c62a <__swsetup_r+0x26>
 800c6a0:	bd38      	pop	{r3, r4, r5, pc}
 800c6a2:	0781      	lsls	r1, r0, #30
 800c6a4:	bf58      	it	pl
 800c6a6:	6963      	ldrpl	r3, [r4, #20]
 800c6a8:	60a3      	str	r3, [r4, #8]
 800c6aa:	e7f4      	b.n	800c696 <__swsetup_r+0x92>
 800c6ac:	2000      	movs	r0, #0
 800c6ae:	e7f7      	b.n	800c6a0 <__swsetup_r+0x9c>
 800c6b0:	200038a0 	.word	0x200038a0

0800c6b4 <memmove>:
 800c6b4:	4288      	cmp	r0, r1
 800c6b6:	b510      	push	{r4, lr}
 800c6b8:	eb01 0402 	add.w	r4, r1, r2
 800c6bc:	d902      	bls.n	800c6c4 <memmove+0x10>
 800c6be:	4284      	cmp	r4, r0
 800c6c0:	4623      	mov	r3, r4
 800c6c2:	d807      	bhi.n	800c6d4 <memmove+0x20>
 800c6c4:	1e43      	subs	r3, r0, #1
 800c6c6:	42a1      	cmp	r1, r4
 800c6c8:	d008      	beq.n	800c6dc <memmove+0x28>
 800c6ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6d2:	e7f8      	b.n	800c6c6 <memmove+0x12>
 800c6d4:	4402      	add	r2, r0
 800c6d6:	4601      	mov	r1, r0
 800c6d8:	428a      	cmp	r2, r1
 800c6da:	d100      	bne.n	800c6de <memmove+0x2a>
 800c6dc:	bd10      	pop	{r4, pc}
 800c6de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6e6:	e7f7      	b.n	800c6d8 <memmove+0x24>

0800c6e8 <memcpy>:
 800c6e8:	440a      	add	r2, r1
 800c6ea:	4291      	cmp	r1, r2
 800c6ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6f0:	d100      	bne.n	800c6f4 <memcpy+0xc>
 800c6f2:	4770      	bx	lr
 800c6f4:	b510      	push	{r4, lr}
 800c6f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6fe:	4291      	cmp	r1, r2
 800c700:	d1f9      	bne.n	800c6f6 <memcpy+0xe>
 800c702:	bd10      	pop	{r4, pc}

0800c704 <__assert_func>:
 800c704:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c706:	4614      	mov	r4, r2
 800c708:	461a      	mov	r2, r3
 800c70a:	4b09      	ldr	r3, [pc, #36]	; (800c730 <__assert_func+0x2c>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4605      	mov	r5, r0
 800c710:	68d8      	ldr	r0, [r3, #12]
 800c712:	b14c      	cbz	r4, 800c728 <__assert_func+0x24>
 800c714:	4b07      	ldr	r3, [pc, #28]	; (800c734 <__assert_func+0x30>)
 800c716:	9100      	str	r1, [sp, #0]
 800c718:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c71c:	4906      	ldr	r1, [pc, #24]	; (800c738 <__assert_func+0x34>)
 800c71e:	462b      	mov	r3, r5
 800c720:	f000 f872 	bl	800c808 <fiprintf>
 800c724:	f000 f906 	bl	800c934 <abort>
 800c728:	4b04      	ldr	r3, [pc, #16]	; (800c73c <__assert_func+0x38>)
 800c72a:	461c      	mov	r4, r3
 800c72c:	e7f3      	b.n	800c716 <__assert_func+0x12>
 800c72e:	bf00      	nop
 800c730:	200038a0 	.word	0x200038a0
 800c734:	0800fd8f 	.word	0x0800fd8f
 800c738:	0800fd9c 	.word	0x0800fd9c
 800c73c:	0800fdca 	.word	0x0800fdca

0800c740 <_calloc_r>:
 800c740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c742:	fba1 2402 	umull	r2, r4, r1, r2
 800c746:	b94c      	cbnz	r4, 800c75c <_calloc_r+0x1c>
 800c748:	4611      	mov	r1, r2
 800c74a:	9201      	str	r2, [sp, #4]
 800c74c:	f7fd fae8 	bl	8009d20 <_malloc_r>
 800c750:	9a01      	ldr	r2, [sp, #4]
 800c752:	4605      	mov	r5, r0
 800c754:	b930      	cbnz	r0, 800c764 <_calloc_r+0x24>
 800c756:	4628      	mov	r0, r5
 800c758:	b003      	add	sp, #12
 800c75a:	bd30      	pop	{r4, r5, pc}
 800c75c:	220c      	movs	r2, #12
 800c75e:	6002      	str	r2, [r0, #0]
 800c760:	2500      	movs	r5, #0
 800c762:	e7f8      	b.n	800c756 <_calloc_r+0x16>
 800c764:	4621      	mov	r1, r4
 800c766:	f7fe f8f2 	bl	800a94e <memset>
 800c76a:	e7f4      	b.n	800c756 <_calloc_r+0x16>

0800c76c <__ascii_mbtowc>:
 800c76c:	b082      	sub	sp, #8
 800c76e:	b901      	cbnz	r1, 800c772 <__ascii_mbtowc+0x6>
 800c770:	a901      	add	r1, sp, #4
 800c772:	b142      	cbz	r2, 800c786 <__ascii_mbtowc+0x1a>
 800c774:	b14b      	cbz	r3, 800c78a <__ascii_mbtowc+0x1e>
 800c776:	7813      	ldrb	r3, [r2, #0]
 800c778:	600b      	str	r3, [r1, #0]
 800c77a:	7812      	ldrb	r2, [r2, #0]
 800c77c:	1e10      	subs	r0, r2, #0
 800c77e:	bf18      	it	ne
 800c780:	2001      	movne	r0, #1
 800c782:	b002      	add	sp, #8
 800c784:	4770      	bx	lr
 800c786:	4610      	mov	r0, r2
 800c788:	e7fb      	b.n	800c782 <__ascii_mbtowc+0x16>
 800c78a:	f06f 0001 	mvn.w	r0, #1
 800c78e:	e7f8      	b.n	800c782 <__ascii_mbtowc+0x16>

0800c790 <_realloc_r>:
 800c790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c794:	4680      	mov	r8, r0
 800c796:	4614      	mov	r4, r2
 800c798:	460e      	mov	r6, r1
 800c79a:	b921      	cbnz	r1, 800c7a6 <_realloc_r+0x16>
 800c79c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7a0:	4611      	mov	r1, r2
 800c7a2:	f7fd babd 	b.w	8009d20 <_malloc_r>
 800c7a6:	b92a      	cbnz	r2, 800c7b4 <_realloc_r+0x24>
 800c7a8:	f7fe ffdc 	bl	800b764 <_free_r>
 800c7ac:	4625      	mov	r5, r4
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b4:	f000 f8c5 	bl	800c942 <_malloc_usable_size_r>
 800c7b8:	4284      	cmp	r4, r0
 800c7ba:	4607      	mov	r7, r0
 800c7bc:	d802      	bhi.n	800c7c4 <_realloc_r+0x34>
 800c7be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c7c2:	d812      	bhi.n	800c7ea <_realloc_r+0x5a>
 800c7c4:	4621      	mov	r1, r4
 800c7c6:	4640      	mov	r0, r8
 800c7c8:	f7fd faaa 	bl	8009d20 <_malloc_r>
 800c7cc:	4605      	mov	r5, r0
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	d0ed      	beq.n	800c7ae <_realloc_r+0x1e>
 800c7d2:	42bc      	cmp	r4, r7
 800c7d4:	4622      	mov	r2, r4
 800c7d6:	4631      	mov	r1, r6
 800c7d8:	bf28      	it	cs
 800c7da:	463a      	movcs	r2, r7
 800c7dc:	f7ff ff84 	bl	800c6e8 <memcpy>
 800c7e0:	4631      	mov	r1, r6
 800c7e2:	4640      	mov	r0, r8
 800c7e4:	f7fe ffbe 	bl	800b764 <_free_r>
 800c7e8:	e7e1      	b.n	800c7ae <_realloc_r+0x1e>
 800c7ea:	4635      	mov	r5, r6
 800c7ec:	e7df      	b.n	800c7ae <_realloc_r+0x1e>

0800c7ee <__ascii_wctomb>:
 800c7ee:	b149      	cbz	r1, 800c804 <__ascii_wctomb+0x16>
 800c7f0:	2aff      	cmp	r2, #255	; 0xff
 800c7f2:	bf85      	ittet	hi
 800c7f4:	238a      	movhi	r3, #138	; 0x8a
 800c7f6:	6003      	strhi	r3, [r0, #0]
 800c7f8:	700a      	strbls	r2, [r1, #0]
 800c7fa:	f04f 30ff 	movhi.w	r0, #4294967295
 800c7fe:	bf98      	it	ls
 800c800:	2001      	movls	r0, #1
 800c802:	4770      	bx	lr
 800c804:	4608      	mov	r0, r1
 800c806:	4770      	bx	lr

0800c808 <fiprintf>:
 800c808:	b40e      	push	{r1, r2, r3}
 800c80a:	b503      	push	{r0, r1, lr}
 800c80c:	4601      	mov	r1, r0
 800c80e:	ab03      	add	r3, sp, #12
 800c810:	4805      	ldr	r0, [pc, #20]	; (800c828 <fiprintf+0x20>)
 800c812:	f853 2b04 	ldr.w	r2, [r3], #4
 800c816:	6800      	ldr	r0, [r0, #0]
 800c818:	9301      	str	r3, [sp, #4]
 800c81a:	f7ff fced 	bl	800c1f8 <_vfiprintf_r>
 800c81e:	b002      	add	sp, #8
 800c820:	f85d eb04 	ldr.w	lr, [sp], #4
 800c824:	b003      	add	sp, #12
 800c826:	4770      	bx	lr
 800c828:	200038a0 	.word	0x200038a0

0800c82c <__swhatbuf_r>:
 800c82c:	b570      	push	{r4, r5, r6, lr}
 800c82e:	460c      	mov	r4, r1
 800c830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c834:	2900      	cmp	r1, #0
 800c836:	b096      	sub	sp, #88	; 0x58
 800c838:	4615      	mov	r5, r2
 800c83a:	461e      	mov	r6, r3
 800c83c:	da0d      	bge.n	800c85a <__swhatbuf_r+0x2e>
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c844:	f04f 0100 	mov.w	r1, #0
 800c848:	bf0c      	ite	eq
 800c84a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c84e:	2340      	movne	r3, #64	; 0x40
 800c850:	2000      	movs	r0, #0
 800c852:	6031      	str	r1, [r6, #0]
 800c854:	602b      	str	r3, [r5, #0]
 800c856:	b016      	add	sp, #88	; 0x58
 800c858:	bd70      	pop	{r4, r5, r6, pc}
 800c85a:	466a      	mov	r2, sp
 800c85c:	f000 f848 	bl	800c8f0 <_fstat_r>
 800c860:	2800      	cmp	r0, #0
 800c862:	dbec      	blt.n	800c83e <__swhatbuf_r+0x12>
 800c864:	9901      	ldr	r1, [sp, #4]
 800c866:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c86a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c86e:	4259      	negs	r1, r3
 800c870:	4159      	adcs	r1, r3
 800c872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c876:	e7eb      	b.n	800c850 <__swhatbuf_r+0x24>

0800c878 <__smakebuf_r>:
 800c878:	898b      	ldrh	r3, [r1, #12]
 800c87a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c87c:	079d      	lsls	r5, r3, #30
 800c87e:	4606      	mov	r6, r0
 800c880:	460c      	mov	r4, r1
 800c882:	d507      	bpl.n	800c894 <__smakebuf_r+0x1c>
 800c884:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	6123      	str	r3, [r4, #16]
 800c88c:	2301      	movs	r3, #1
 800c88e:	6163      	str	r3, [r4, #20]
 800c890:	b002      	add	sp, #8
 800c892:	bd70      	pop	{r4, r5, r6, pc}
 800c894:	ab01      	add	r3, sp, #4
 800c896:	466a      	mov	r2, sp
 800c898:	f7ff ffc8 	bl	800c82c <__swhatbuf_r>
 800c89c:	9900      	ldr	r1, [sp, #0]
 800c89e:	4605      	mov	r5, r0
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	f7fd fa3d 	bl	8009d20 <_malloc_r>
 800c8a6:	b948      	cbnz	r0, 800c8bc <__smakebuf_r+0x44>
 800c8a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8ac:	059a      	lsls	r2, r3, #22
 800c8ae:	d4ef      	bmi.n	800c890 <__smakebuf_r+0x18>
 800c8b0:	f023 0303 	bic.w	r3, r3, #3
 800c8b4:	f043 0302 	orr.w	r3, r3, #2
 800c8b8:	81a3      	strh	r3, [r4, #12]
 800c8ba:	e7e3      	b.n	800c884 <__smakebuf_r+0xc>
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	6020      	str	r0, [r4, #0]
 800c8c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	9b00      	ldr	r3, [sp, #0]
 800c8c8:	6163      	str	r3, [r4, #20]
 800c8ca:	9b01      	ldr	r3, [sp, #4]
 800c8cc:	6120      	str	r0, [r4, #16]
 800c8ce:	b15b      	cbz	r3, 800c8e8 <__smakebuf_r+0x70>
 800c8d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8d4:	4630      	mov	r0, r6
 800c8d6:	f000 f81d 	bl	800c914 <_isatty_r>
 800c8da:	b128      	cbz	r0, 800c8e8 <__smakebuf_r+0x70>
 800c8dc:	89a3      	ldrh	r3, [r4, #12]
 800c8de:	f023 0303 	bic.w	r3, r3, #3
 800c8e2:	f043 0301 	orr.w	r3, r3, #1
 800c8e6:	81a3      	strh	r3, [r4, #12]
 800c8e8:	89a3      	ldrh	r3, [r4, #12]
 800c8ea:	431d      	orrs	r5, r3
 800c8ec:	81a5      	strh	r5, [r4, #12]
 800c8ee:	e7cf      	b.n	800c890 <__smakebuf_r+0x18>

0800c8f0 <_fstat_r>:
 800c8f0:	b538      	push	{r3, r4, r5, lr}
 800c8f2:	4d07      	ldr	r5, [pc, #28]	; (800c910 <_fstat_r+0x20>)
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	4604      	mov	r4, r0
 800c8f8:	4608      	mov	r0, r1
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	602b      	str	r3, [r5, #0]
 800c8fe:	f7f5 feea 	bl	80026d6 <_fstat>
 800c902:	1c43      	adds	r3, r0, #1
 800c904:	d102      	bne.n	800c90c <_fstat_r+0x1c>
 800c906:	682b      	ldr	r3, [r5, #0]
 800c908:	b103      	cbz	r3, 800c90c <_fstat_r+0x1c>
 800c90a:	6023      	str	r3, [r4, #0]
 800c90c:	bd38      	pop	{r3, r4, r5, pc}
 800c90e:	bf00      	nop
 800c910:	200046f4 	.word	0x200046f4

0800c914 <_isatty_r>:
 800c914:	b538      	push	{r3, r4, r5, lr}
 800c916:	4d06      	ldr	r5, [pc, #24]	; (800c930 <_isatty_r+0x1c>)
 800c918:	2300      	movs	r3, #0
 800c91a:	4604      	mov	r4, r0
 800c91c:	4608      	mov	r0, r1
 800c91e:	602b      	str	r3, [r5, #0]
 800c920:	f7f5 fee9 	bl	80026f6 <_isatty>
 800c924:	1c43      	adds	r3, r0, #1
 800c926:	d102      	bne.n	800c92e <_isatty_r+0x1a>
 800c928:	682b      	ldr	r3, [r5, #0]
 800c92a:	b103      	cbz	r3, 800c92e <_isatty_r+0x1a>
 800c92c:	6023      	str	r3, [r4, #0]
 800c92e:	bd38      	pop	{r3, r4, r5, pc}
 800c930:	200046f4 	.word	0x200046f4

0800c934 <abort>:
 800c934:	b508      	push	{r3, lr}
 800c936:	2006      	movs	r0, #6
 800c938:	f000 f834 	bl	800c9a4 <raise>
 800c93c:	2001      	movs	r0, #1
 800c93e:	f7f5 fe7b 	bl	8002638 <_exit>

0800c942 <_malloc_usable_size_r>:
 800c942:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c946:	1f18      	subs	r0, r3, #4
 800c948:	2b00      	cmp	r3, #0
 800c94a:	bfbc      	itt	lt
 800c94c:	580b      	ldrlt	r3, [r1, r0]
 800c94e:	18c0      	addlt	r0, r0, r3
 800c950:	4770      	bx	lr

0800c952 <_raise_r>:
 800c952:	291f      	cmp	r1, #31
 800c954:	b538      	push	{r3, r4, r5, lr}
 800c956:	4604      	mov	r4, r0
 800c958:	460d      	mov	r5, r1
 800c95a:	d904      	bls.n	800c966 <_raise_r+0x14>
 800c95c:	2316      	movs	r3, #22
 800c95e:	6003      	str	r3, [r0, #0]
 800c960:	f04f 30ff 	mov.w	r0, #4294967295
 800c964:	bd38      	pop	{r3, r4, r5, pc}
 800c966:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c968:	b112      	cbz	r2, 800c970 <_raise_r+0x1e>
 800c96a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c96e:	b94b      	cbnz	r3, 800c984 <_raise_r+0x32>
 800c970:	4620      	mov	r0, r4
 800c972:	f000 f831 	bl	800c9d8 <_getpid_r>
 800c976:	462a      	mov	r2, r5
 800c978:	4601      	mov	r1, r0
 800c97a:	4620      	mov	r0, r4
 800c97c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c980:	f000 b818 	b.w	800c9b4 <_kill_r>
 800c984:	2b01      	cmp	r3, #1
 800c986:	d00a      	beq.n	800c99e <_raise_r+0x4c>
 800c988:	1c59      	adds	r1, r3, #1
 800c98a:	d103      	bne.n	800c994 <_raise_r+0x42>
 800c98c:	2316      	movs	r3, #22
 800c98e:	6003      	str	r3, [r0, #0]
 800c990:	2001      	movs	r0, #1
 800c992:	e7e7      	b.n	800c964 <_raise_r+0x12>
 800c994:	2400      	movs	r4, #0
 800c996:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c99a:	4628      	mov	r0, r5
 800c99c:	4798      	blx	r3
 800c99e:	2000      	movs	r0, #0
 800c9a0:	e7e0      	b.n	800c964 <_raise_r+0x12>
	...

0800c9a4 <raise>:
 800c9a4:	4b02      	ldr	r3, [pc, #8]	; (800c9b0 <raise+0xc>)
 800c9a6:	4601      	mov	r1, r0
 800c9a8:	6818      	ldr	r0, [r3, #0]
 800c9aa:	f7ff bfd2 	b.w	800c952 <_raise_r>
 800c9ae:	bf00      	nop
 800c9b0:	200038a0 	.word	0x200038a0

0800c9b4 <_kill_r>:
 800c9b4:	b538      	push	{r3, r4, r5, lr}
 800c9b6:	4d07      	ldr	r5, [pc, #28]	; (800c9d4 <_kill_r+0x20>)
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	4604      	mov	r4, r0
 800c9bc:	4608      	mov	r0, r1
 800c9be:	4611      	mov	r1, r2
 800c9c0:	602b      	str	r3, [r5, #0]
 800c9c2:	f7f5 fe29 	bl	8002618 <_kill>
 800c9c6:	1c43      	adds	r3, r0, #1
 800c9c8:	d102      	bne.n	800c9d0 <_kill_r+0x1c>
 800c9ca:	682b      	ldr	r3, [r5, #0]
 800c9cc:	b103      	cbz	r3, 800c9d0 <_kill_r+0x1c>
 800c9ce:	6023      	str	r3, [r4, #0]
 800c9d0:	bd38      	pop	{r3, r4, r5, pc}
 800c9d2:	bf00      	nop
 800c9d4:	200046f4 	.word	0x200046f4

0800c9d8 <_getpid_r>:
 800c9d8:	f7f5 be16 	b.w	8002608 <_getpid>

0800c9dc <_init>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	bf00      	nop
 800c9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9e2:	bc08      	pop	{r3}
 800c9e4:	469e      	mov	lr, r3
 800c9e6:	4770      	bx	lr

0800c9e8 <_fini>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	bf00      	nop
 800c9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ee:	bc08      	pop	{r3}
 800c9f0:	469e      	mov	lr, r3
 800c9f2:	4770      	bx	lr
