###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       564295   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      1490048   # Number of read requests issued
num_writes_done                =      1352974   # Number of read requests issued
num_cycles                     =     50036902   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           37   # Number of epochs
num_read_cmds                  =      1490048   # Number of READ/READP commands
num_act_cmds                   =      1835679   # Number of ACT commands
num_write_row_hits             =       447615   # Number of write row buffer hits
num_pre_cmds                   =      1835663   # Number of PRE commands
num_write_cmds                 =      1352968   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      1789504   # Number of ondemend PRE commands
num_ref_cmds                   =         9624   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      5608687   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      5626054   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     44428215   # Cyles of rank active rank.0
rank_active_cycles.1           =     44410848   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1779531   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       385115   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       348737   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        77184   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        70510   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        32931   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        20121   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        19933   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        13207   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        13278   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        82476   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       562343   # Read request latency (cycles)
read_latency[40-59]            =        14877   # Read request latency (cycles)
read_latency[60-79]            =       383788   # Read request latency (cycles)
read_latency[80-99]            =        75993   # Read request latency (cycles)
read_latency[100-119]          =       111221   # Read request latency (cycles)
read_latency[120-139]          =       149975   # Read request latency (cycles)
read_latency[140-159]          =       117005   # Read request latency (cycles)
read_latency[160-179]          =        18651   # Read request latency (cycles)
read_latency[180-199]          =         9803   # Read request latency (cycles)
read_latency[200-]             =        46392   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =           79   # Write cmd latency (cycles)
write_latency[60-79]           =        37417   # Write cmd latency (cycles)
write_latency[80-99]           =       196819   # Write cmd latency (cycles)
write_latency[100-119]         =        50489   # Write cmd latency (cycles)
write_latency[120-139]         =        56224   # Write cmd latency (cycles)
write_latency[140-159]         =       228858   # Write cmd latency (cycles)
write_latency[160-179]         =       106895   # Write cmd latency (cycles)
write_latency[180-199]         =        79723   # Write cmd latency (cycles)
write_latency[200-]            =       596463   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.80352e+10   # Refresh energy
write_energy                   =  7.37746e+09   # Write energy
act_energy                     =  1.49439e+10   # Activation energy
read_energy                    =  9.15485e+09   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.49739e+10   # Active standby energy rank.0
act_stb_energy.1               =  3.49602e+10   # Active standby energy rank.1
pre_stb_energy.0               =  3.76904e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78071e+09   # Precharge standby energy rank.1
average_interarrival           =      17.5999   # Average request interarrival latency (cycles)
average_read_latency           =      79.2554   # Average read request latency (cycles)
average_power                  =      2538.03   # Average power (mW)
average_bandwidth              =      4.84851   # Average bandwidth
total_energy                   =  1.26995e+11   # Total energy (pJ)
