<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/EF81E303-6E50-4348-9599-52B81DED7BC3"><gtr:id>EF81E303-6E50-4348-9599-52B81DED7BC3</gtr:id><gtr:name>BAE Systems</gtr:name><gtr:address><gtr:line1>Chelmsford Office and Technology Park</gtr:line1><gtr:line2>West Hanningfield Road</gtr:line2><gtr:line3>Great Baddow</gtr:line3><gtr:line4>Chelmsford</gtr:line4><gtr:line5>Essex</gtr:line5><gtr:postCode>CM2 8HN</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/6D5536B7-A80C-454F-A92A-2A1488D48061"><gtr:id>6D5536B7-A80C-454F-A92A-2A1488D48061</gtr:id><gtr:firstName>Alan</gtr:firstName><gtr:surname>Burns</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/691D7224-8241-43CA-8436-05A7DC6EB954"><gtr:id>691D7224-8241-43CA-8436-05A7DC6EB954</gtr:id><gtr:firstName>Robert</gtr:firstName><gtr:otherNames>Ian</gtr:otherNames><gtr:surname>Davis</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/AD7EC33A-410F-4893-BEF0-4089362C02C9"><gtr:id>AD7EC33A-410F-4893-BEF0-4089362C02C9</gtr:id><gtr:firstName>Iain</gtr:firstName><gtr:surname>Bate</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/F9D7B764-DC5F-48CD-9266-DCF605CECC6B"><gtr:id>F9D7B764-DC5F-48CD-9266-DCF605CECC6B</gtr:id><gtr:firstName>Leandro</gtr:firstName><gtr:surname>Soares Indrusiak</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FK011626%2F1"><gtr:id>88580574-A063-4DD8-A989-F526601D794B</gtr:id><gtr:title>Mixed Criticality Embedded Systems on Many-Core Platforms</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/K011626/1</gtr:grantReference><gtr:abstractText>An increasingly important trend in the design of real-time and embedded systems is the integration of applications with different levels of criticality onto a common hardware platform. At the same time, these platforms are migrating from single cores to multi-cores and, in the future, many-core architectures. Criticality is a designation of the level of assurance against failure needed for a system component. A mixed criticality system (MCS) is one that has two or more distinct levels. A number of application domains, such as automotive and avionics, and EU initiatives (for example Horizon2020) have identified Mixed Criticality as a key issue in future systems.

The fundamental research question underlying these initiatives is: how, in a disciplined way, to reconcile the conflicting requirements of 'partitioning' for (safety) assurance and 'sharing' for efficient resource usage. This question gives rise to theoretical problems in modelling and verification, and systems problems relating to the design and implementation of the necessary hardware and software run-time controls. This project addresses both the theoretical and related systems questions.

A many-core platform with a scheduled communications medium is the designated platform on which multiple applications (perhaps composed of what are often called 'system of systems') are to be hosted. The isolation of components with different criticality levels is crucial, but the processor interconnects must be shared and be able to transmit messages with different criticality levels. Moreover, applications with different criticality levels must be able to exchange data in a demonstrably safe way.

A defining property of MCS is that the different means of assurance (for each criticality level) give rise to different values for the component's key parameters such as worst-case execution times and worst-case transmission times. In general, the higher the criticality level, the more conservative are the assumptions made about these values. Hence the context (system criticality level) will determine the parameters that must be used to verify (via scheduling analysis) that each core and each inter-connect will perform as required by the temporal constraints of each application. The development of criticality-aware analysis is needed for these systems.

Although total isolation with rigid time-triggered global scheduling is a possible architectural structure, significantly greater resource utilisation and hence reduced power consumption is possible if trade-offs are made between the overall system criticality level and assumptions about each component's run-time behaviour. For example, we require that: in a dual-criticality systems all applications will meet their timing constraints if all components are constrained by (rely on) their low criticality assumptions, but all high-criticality applications must also meet their deadlines if any component exhibits high-criticality behaviour (i.e. the low criticality assumptions can no longer be relied upon).

Previous work (in York and in a number of other international research centres) has explored this trade-off for single processor systems. This project will focus on many-core platforms to: (i) develop the appropriate scheduling schemes (on the cores and interconnects), (ii) derive verification procedures for MCSs, (iii) explore the theoretical bounds of the developed schemes (to show to what extent resource usage and power consumption are improved over a full partitioned system), (iv) develop the necessary run-time controls (to manage the sharing of communication media between the criticality levels), and (v) demonstrate the developed theory via simulations, a FPGA test-bed and an industrially relevant case study.</gtr:abstractText><gtr:potentialImpactText>The ultimate goal of this project is to allow multiple applications with different levels of criticality to co-exist on the same many-core platform. And to do so in a way that is safe, uses the minimum of resources (fabric and energy), and that facilitates the development and deployment of compete systems that can benefit from a disciplined approach to data sharing between criticality levels.

The proposed research has the potential to benefit the following individuals and organisations:
- Original Equipment Manufacturers and their suppliers in the automotive electronics and avionics industries.
- Middleware vendors providing software tools and services for real-time systems development.
- Silicon vendors, designing the next generation of embedded many-core processors and platforms.
- The general public as purchasers and/or users of advanced real-time embedded systems technology as found in cars, aircraft and similar products.

By exploiting the results of the project, companies building complex real-time embedded systems comprising multiple applications with mixed criticality levels, will be able to obtain the maximum performance from hardware platforms without compromising either the processing resources and bandwidth needed by low criticality applications to deliver a high quality of service, nor compromising the assurance needed that high criticality applications will always meet their time constraints. This will enable them to include more functionality on the same hardware platform, enhancing competitiveness; or to use lower cost hardware, reducing unit costs in production. The increased efficiency can also be utilised to reduce the size, weight and power consumption of the hardware required, leading to reductions in lifetime costs and CO2 emissions. Exploiting the results of the project to place the design of complex mixed criticality real-time systems on a sound theoretical basis, will reduce the amount of engineering time spent trying to find and remove sources of intermittent timing failures. This will reduce both time-to-market and development costs, while also enhancing end-product reliability.

These factors will have economic benefits for the companies adopting the technology, contribute to economic prosperity, and ultimately have a societal benefit in terms of more reliable, more efficient and more cost effective products which will be brought to market earlier.

We intend our research to have a clear impact on a number of sectors where UK enterprises can exploit the knowledge we will accumulate. In more specialist domains, especially in the safety-critical industries, our work will contribute to the trend of certifying more integrated systems of systems. 

One of the pathways to impact will be via the three companies directly supporting this project: BAE SYSTEMS, ETAS(UK) and Rapita. As well as technical input and participating in six-monthly review meetings, these companies will advise on all aspects of dissemination. Note, BAE SYSTEMS have estimated their input to the project to be of value &amp;pound;30K.</gtr:potentialImpactText><gtr:fund><gtr:end>2016-09-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>652126</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs><gtr:disseminationOutput><gtr:description>Dagstuhl Seminar &quot;Mixed Criticality on Multicore/Manycore Platforms&quot;</gtr:description><gtr:form>Participation in an activity, workshop or similar</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>798CD797-EDED-4407-811F-0F4C3B42D634</gtr:id><gtr:impact>Dagstuhl seminar. Approx 45 participants from academia and industry met for a week at Schloss Dagstuhl to discuss important open questions in the research area of mixed criticality systems.

The outcomes were a proceedings, and a number of collaborations on further research.</gtr:impact><gtr:outcomeId>56ba056f054c31.59184791</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Professional Practitioners</gtr:primaryAudience><gtr:url>http://www.dagstuhl.de/en/program/calendar/semhp/?semnr=15121</gtr:url><gtr:year>2015</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>Keynote talk &quot;Network-on-Chip Platforms for Real-Time Mixed-Criticality Application&quot; at RTNS 2015 conference</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>22DCFA3A-3778-4CA7-A847-2E2A275A4EC4</gtr:id><gtr:impact>Keynote talk at International Conference on Real-Time Networks and Systems (RTNS) 2015</gtr:impact><gtr:outcomeId>56ba03c7994db1.00456541</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Professional Practitioners</gtr:primaryAudience><gtr:url>http://rtns2015.lifl.fr/#page=Invitedtalk</gtr:url><gtr:year>2015</gtr:year></gtr:disseminationOutput></gtr:disseminationOutputs><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Used to inform internal decisions within BAe Systems and ETAS.</gtr:description><gtr:firstYearOfImpact>2015</gtr:firstYearOfImpact><gtr:id>9472A974-BE76-4B0C-B1A2-957457D75878</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56c1d25a800906.50599560</gtr:outcomeId><gtr:sector>Aerospace, Defence and Marine,Transport</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Mixed criticality is a real issue for industrial cyber physical systems. Also multi-core platforms are proving to be a serious problem in terms of verifying real-time properties on hosted software. Research on this project has provided means of addressing these issues.</gtr:description><gtr:exploitationPathways>Our industrial partners have already review the outputs of the project, and this has influenced internal developments.</gtr:exploitationPathways><gtr:id>1220ECE3-14BC-4FBB-A9F8-1734EE42804F</gtr:id><gtr:outcomeId>56c1d1eb441097.03315454</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Transport</gtr:sector></gtr:sectors><gtr:url>https://www.cs.york.ac.uk/research/research-groups/rts/mcc/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>36B1F076-4D25-4739-995A-1AA3CE1B5973</gtr:id><gtr:title>Average and Worst-Case Latency Improvements in Mixed-Criticality Wormhole Networks-on-Chip</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/59f4d9da6fc0e07356facd027eb2d270"><gtr:id>59f4d9da6fc0e07356facd027eb2d270</gtr:id><gtr:otherNames>Indrusiak LS</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9f43d87cb70.23813570</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>18989B72-7C7A-4371-8DAF-845E0432C244</gtr:id><gtr:title>Investigating Mixed Criticality Cyclic Executive Schedule Generation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e3c3ae92123269a60ad731ac99492459"><gtr:id>e3c3ae92123269a60ad731ac99492459</gtr:id><gtr:otherNames>Flemming T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9fce36f1a57.66617324</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>358175AA-9BC8-4E40-8E94-230289F4EA1F</gtr:id><gtr:title>An Enhanced Bailout Protocol for Mixed Criticality Embedded Software</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Software Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/66e29889cb1fedf87ebec9468c225b2a"><gtr:id>66e29889cb1fedf87ebec9468c225b2a</gtr:id><gtr:otherNames>Bate I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>589b16b438de72.53044882</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>25B8CE32-53CD-47FD-828E-DAB3487CB121</gtr:id><gtr:title>Mixed Criticality Systems A Review</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/95764e7954f138ba8214e86bc627b47e"><gtr:id>95764e7954f138ba8214e86bc627b47e</gtr:id><gtr:otherNames>Burns A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5457a2265b02d9.74470010</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5B383C38-7F6C-4633-B1F9-07AB7AC0C1BD</gtr:id><gtr:title>Safety Assurance Driven Problem Formulation for Mixed-Criticality Scheduling</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4b7b680b0311d5738f636f1a8d176811"><gtr:id>4b7b680b0311d5738f636f1a8d176811</gtr:id><gtr:otherNames>Graydon P.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54579f563f8759.08725475</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>358617B9-A46A-4893-973C-11BA6378F3E0</gtr:id><gtr:title>Towards A More Practical Model for Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/95764e7954f138ba8214e86bc627b47e"><gtr:id>95764e7954f138ba8214e86bc627b47e</gtr:id><gtr:otherNames>Burns A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54579fbbbe7256.42724594</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>708F0B4F-BA8B-4E18-92F6-6D7099E30B16</gtr:id><gtr:title>Evaluating Mixed Criticality Scheduling Algorithms with Realistic Workloads</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/722ef402526ece9d7687d6a787320e34"><gtr:id>722ef402526ece9d7687d6a787320e34</gtr:id><gtr:otherNames>Griffin D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9fe3b060e57.69577559</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6DA7C2D5-4957-4C3D-8EF5-EF47EA3AFA7D</gtr:id><gtr:title>Semi-partitioned model for dual-core mixed criticality system</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/278fcc443baec484a682f08515697559"><gtr:id>278fcc443baec484a682f08515697559</gtr:id><gtr:otherNames>Xu H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba0159929790.35101186</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>910CD362-B280-4FB5-838A-5AC8C9A75709</gtr:id><gtr:title>Mixed Criticality on Controller Area Network</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/deda955dcd211e5bfa31046739d13beb"><gtr:id>deda955dcd211e5bfa31046739d13beb</gtr:id><gtr:otherNames>Burns A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56bb05de531181.18276930</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>73FA207D-88F2-46CE-BB3D-E1AA4212F5C6</gtr:id><gtr:title>Adaptive Mixed Criticality Scheduling with Deferred Preemption</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/95764e7954f138ba8214e86bc627b47e"><gtr:id>95764e7954f138ba8214e86bc627b47e</gtr:id><gtr:otherNames>Burns A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>560973349e8699.30567158</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A50A4C2B-AB7D-4173-AB40-029877610540</gtr:id><gtr:title>An Extended Fixed Priority Scheme for Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d09e3b2cfd365c0a5de1cc23aa6034d2"><gtr:id>d09e3b2cfd365c0a5de1cc23aa6034d2</gtr:id><gtr:otherNames>Baruah S.K.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54579e29256385.91277165</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7AD847A5-0A0E-4D07-8B80-B391A60D1A64</gtr:id><gtr:title>A Wormhole NoC Protocol for Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/95764e7954f138ba8214e86bc627b47e"><gtr:id>95764e7954f138ba8214e86bc627b47e</gtr:id><gtr:otherNames>Burns A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>560973c67d1613.02450208</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0FAD43B1-AEB9-4995-9DC6-2EA7E30D0F71</gtr:id><gtr:title>System Mode Changes - General and Criticality-Based</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/deda955dcd211e5bfa31046739d13beb"><gtr:id>deda955dcd211e5bfa31046739d13beb</gtr:id><gtr:otherNames>Burns A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>560970ec3a25c0.66589774</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>47B4E2AD-ADC1-4951-AB1A-332AC93C3AC8</gtr:id><gtr:title>A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d9c789cff2ef7e085392bf050bc90d37"><gtr:id>d9c789cff2ef7e085392bf050bc90d37</gtr:id><gtr:otherNames>Gomony M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>589b13e587f7d7.19889378</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E3414E13-0B98-4492-992E-6D583B36C65D</gtr:id><gtr:title>Mixed Criticality Systems with Weakly-Hard Constraints</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7dcaacbc36bd50034962a582a14bee62"><gtr:id>7dcaacbc36bd50034962a582a14bee62</gtr:id><gtr:otherNames>Gettings O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9f73f2abbf5.37226313</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E8621D88-8CB5-4E60-A004-A997BCCE3BAA</gtr:id><gtr:title>Bailout Protocol for Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/66e29889cb1fedf87ebec9468c225b2a"><gtr:id>66e29889cb1fedf87ebec9468c225b2a</gtr:id><gtr:otherNames>Bate I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9f4e43906f2.44461871</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A21132A8-1604-44CE-948E-15846D893945</gtr:id><gtr:title>Achieving temporal isolation in multiprocessor mixed-criticality systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/544733b58454b48b605ef5179bda626f"><gtr:id>544733b58454b48b605ef5179bda626f</gtr:id><gtr:otherNames>Baruah S.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>560972ac6f1c70.74093268</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C1796437-7900-49DA-963B-BB74740A317C</gtr:id><gtr:title>Semi-partitioned Cyclic Executives for Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/deda955dcd211e5bfa31046739d13beb"><gtr:id>deda955dcd211e5bfa31046739d13beb</gtr:id><gtr:otherNames>Burns A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9faaf3beda3.13130726</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>41D6506E-3E2C-48F5-A830-9CDE268546DC</gtr:id><gtr:title>On the compatibility of exact schedulability tests for global fixed priority pre-emptive scheduling with Audsley's optimal priority assignment algorithm</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d56f73f2b35.93394054</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D30E02B6-0975-44B6-9CDA-131B5185C712</gtr:id><gtr:title>The Application of the Original Priority Ceiling Protocol to Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/95764e7954f138ba8214e86bc627b47e"><gtr:id>95764e7954f138ba8214e86bc627b47e</gtr:id><gtr:otherNames>Burns A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>54579ebe1cfc52.74945926</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DEE0CAF7-8037-4E1B-9466-1594D68896D2</gtr:id><gtr:title>Incorporating The Notion of Importance into Mixed Criticality Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7d8dff04bfae3f833d2d2ff521a8f3b3"><gtr:id>7d8dff04bfae3f833d2d2ff521a8f3b3</gtr:id><gtr:otherNames>Fleming T.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5609716e694b30.44520350</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>691EE189-77D4-46EA-AF06-9E55533D3FEA</gtr:id><gtr:title>Scheduling Mixed-Criticality Systems to Guarantee Some Service under All Non-erroneous Behaviors</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/03adbc603db560985a452dab289580c5"><gtr:id>03adbc603db560985a452dab289580c5</gtr:id><gtr:otherNames>Baruah S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>589b35c11b9770.57457504</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B2574E9E-B56A-4639-BED0-EDC494BBE355</gtr:id><gtr:title>Exact speedup factors and sub-optimality for non-preemptive scheduling</gtr:title><gtr:parentPublicationTitle>Real-Time Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0616939e1aa1dd109a17edbaaa0babb4"><gtr:id>0616939e1aa1dd109a17edbaaa0babb4</gtr:id><gtr:otherNames>Davis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fea837e2ef9.35075106</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2E96C793-81CF-43A2-86DA-1E4E0B14F58E</gtr:id><gtr:title>Exact speedup factors for linear-time schedulability tests for fixed-priority preemptive and non-preemptive scheduling</gtr:title><gtr:parentPublicationTitle>Information Processing Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3580e48ad9d5d39b150fa87260b64d72"><gtr:id>3580e48ad9d5d39b150fa87260b64d72</gtr:id><gtr:otherNames>von der Br?ggen G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>585d67bf46df90.11721075</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DCE68183-FEEA-49E3-88AA-730194A769ED</gtr:id><gtr:title>Cyclic Executives, Multi-core Platforms and Mixed Criticality Applications</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/deda955dcd211e5bfa31046739d13beb"><gtr:id>deda955dcd211e5bfa31046739d13beb</gtr:id><gtr:otherNames>Burns A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9f0e2f308e7.87013595</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>28F9FAEC-375E-4865-9760-017E39838C31</gtr:id><gtr:title>Extending Mixed Criticality Scheduling</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7d8dff04bfae3f833d2d2ff521a8f3b3"><gtr:id>7d8dff04bfae3f833d2d2ff521a8f3b3</gtr:id><gtr:otherNames>Fleming T.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>5457a00c3a16b9.95446108</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>877955F3-020B-45F3-84F2-4F430B50AEC9</gtr:id><gtr:title>GMCB: An Industrial Benchmark for use in Real-Time Mixed-Criticality Networks-on-Chip</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b9eee40dc208.16019256</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FBDB548A-5504-4D4E-8648-91EF60847DA0</gtr:id><gtr:title>Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chip</gtr:title><gtr:parentPublicationTitle>Journal of Systems Architecture</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d6f38aeb820.99610700</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K011626/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>