<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>bluespec.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>bsv.vivado</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7fe76312</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7fe76312</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BRAM2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO36E2_WRAPPER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO18E2_WRAPPER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM_SDP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UltraRAM_SDP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7631cf99</spirit:userFileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BRAM2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SizedFIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>RegFile.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO36E2_WRAPPER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FIFO18E2_WRAPPER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BRAM_SDP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>UltraRAM_SDP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>bsv.vivado</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Bluespec Verilog Library (Vivado-Specific Files)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bsv_vivado_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Bluespec Verilog Library (Vivado-Specific Files)</xilinx:displayName>
      <xilinx:hideInCatalogGUI>true</xilinx:hideInCatalogGUI>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-22T18:46:57Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="72748f10"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ec38651f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
