
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000913c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800924c  0800924c  0001924c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800930c  0800930c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800930c  0800930c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800930c  0800930c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800930c  0800930c  0001930c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009314  08009314  00019314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800931c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  20000070  0800938c  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  0800938c  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002073b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003517  00000000  00000000  000407d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001590  00000000  00000000  00043cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a0  00000000  00000000  00045280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3e5  00000000  00000000  00046720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b7e  00000000  00000000  00062b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098f34  00000000  00000000  00076683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010f5b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006930  00000000  00000000  0010f60c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08009234 	.word	0x08009234

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08009234 	.word	0x08009234

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_frsub>:
 8000b2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b30:	e002      	b.n	8000b38 <__addsf3>
 8000b32:	bf00      	nop

08000b34 <__aeabi_fsub>:
 8000b34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b38 <__addsf3>:
 8000b38:	0042      	lsls	r2, r0, #1
 8000b3a:	bf1f      	itttt	ne
 8000b3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b40:	ea92 0f03 	teqne	r2, r3
 8000b44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b4c:	d06a      	beq.n	8000c24 <__addsf3+0xec>
 8000b4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b56:	bfc1      	itttt	gt
 8000b58:	18d2      	addgt	r2, r2, r3
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	4048      	eorgt	r0, r1
 8000b5e:	4041      	eorgt	r1, r0
 8000b60:	bfb8      	it	lt
 8000b62:	425b      	neglt	r3, r3
 8000b64:	2b19      	cmp	r3, #25
 8000b66:	bf88      	it	hi
 8000b68:	4770      	bxhi	lr
 8000b6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4249      	negne	r1, r1
 8000b8a:	ea92 0f03 	teq	r2, r3
 8000b8e:	d03f      	beq.n	8000c10 <__addsf3+0xd8>
 8000b90:	f1a2 0201 	sub.w	r2, r2, #1
 8000b94:	fa41 fc03 	asr.w	ip, r1, r3
 8000b98:	eb10 000c 	adds.w	r0, r0, ip
 8000b9c:	f1c3 0320 	rsb	r3, r3, #32
 8000ba0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__addsf3+0x78>
 8000baa:	4249      	negs	r1, r1
 8000bac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb4:	d313      	bcc.n	8000bde <__addsf3+0xa6>
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bba:	d306      	bcc.n	8000bca <__addsf3+0x92>
 8000bbc:	0840      	lsrs	r0, r0, #1
 8000bbe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bc2:	f102 0201 	add.w	r2, r2, #1
 8000bc6:	2afe      	cmp	r2, #254	; 0xfe
 8000bc8:	d251      	bcs.n	8000c6e <__addsf3+0x136>
 8000bca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd2:	bf08      	it	eq
 8000bd4:	f020 0001 	biceq.w	r0, r0, #1
 8000bd8:	ea40 0003 	orr.w	r0, r0, r3
 8000bdc:	4770      	bx	lr
 8000bde:	0049      	lsls	r1, r1, #1
 8000be0:	eb40 0000 	adc.w	r0, r0, r0
 8000be4:	3a01      	subs	r2, #1
 8000be6:	bf28      	it	cs
 8000be8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bec:	d2ed      	bcs.n	8000bca <__addsf3+0x92>
 8000bee:	fab0 fc80 	clz	ip, r0
 8000bf2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bfa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfe:	bfaa      	itet	ge
 8000c00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c04:	4252      	neglt	r2, r2
 8000c06:	4318      	orrge	r0, r3
 8000c08:	bfbc      	itt	lt
 8000c0a:	40d0      	lsrlt	r0, r2
 8000c0c:	4318      	orrlt	r0, r3
 8000c0e:	4770      	bx	lr
 8000c10:	f092 0f00 	teq	r2, #0
 8000c14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c18:	bf06      	itte	eq
 8000c1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1e:	3201      	addeq	r2, #1
 8000c20:	3b01      	subne	r3, #1
 8000c22:	e7b5      	b.n	8000b90 <__addsf3+0x58>
 8000c24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c2c:	bf18      	it	ne
 8000c2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c32:	d021      	beq.n	8000c78 <__addsf3+0x140>
 8000c34:	ea92 0f03 	teq	r2, r3
 8000c38:	d004      	beq.n	8000c44 <__addsf3+0x10c>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	bf08      	it	eq
 8000c40:	4608      	moveq	r0, r1
 8000c42:	4770      	bx	lr
 8000c44:	ea90 0f01 	teq	r0, r1
 8000c48:	bf1c      	itt	ne
 8000c4a:	2000      	movne	r0, #0
 8000c4c:	4770      	bxne	lr
 8000c4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c52:	d104      	bne.n	8000c5e <__addsf3+0x126>
 8000c54:	0040      	lsls	r0, r0, #1
 8000c56:	bf28      	it	cs
 8000c58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c5c:	4770      	bx	lr
 8000c5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c62:	bf3c      	itt	cc
 8000c64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bxcc	lr
 8000c6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c76:	4770      	bx	lr
 8000c78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c7c:	bf16      	itet	ne
 8000c7e:	4608      	movne	r0, r1
 8000c80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c84:	4601      	movne	r1, r0
 8000c86:	0242      	lsls	r2, r0, #9
 8000c88:	bf06      	itte	eq
 8000c8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8e:	ea90 0f01 	teqeq	r0, r1
 8000c92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_ui2f>:
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e004      	b.n	8000ca8 <__aeabi_i2f+0x8>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_i2f>:
 8000ca0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca4:	bf48      	it	mi
 8000ca6:	4240      	negmi	r0, r0
 8000ca8:	ea5f 0c00 	movs.w	ip, r0
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	f04f 0000 	mov.w	r0, #0
 8000cba:	e01c      	b.n	8000cf6 <__aeabi_l2f+0x2a>

08000cbc <__aeabi_ul2f>:
 8000cbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e00a      	b.n	8000ce0 <__aeabi_l2f+0x14>
 8000cca:	bf00      	nop

08000ccc <__aeabi_l2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__aeabi_l2f+0x14>
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	ea5f 0c01 	movs.w	ip, r1
 8000ce4:	bf02      	ittt	eq
 8000ce6:	4684      	moveq	ip, r0
 8000ce8:	4601      	moveq	r1, r0
 8000cea:	2000      	moveq	r0, #0
 8000cec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf0:	bf08      	it	eq
 8000cf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cfa:	fabc f28c 	clz	r2, ip
 8000cfe:	3a08      	subs	r2, #8
 8000d00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d04:	db10      	blt.n	8000d28 <__aeabi_l2f+0x5c>
 8000d06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d10:	f1c2 0220 	rsb	r2, r2, #32
 8000d14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d18:	fa20 f202 	lsr.w	r2, r0, r2
 8000d1c:	eb43 0002 	adc.w	r0, r3, r2
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f102 0220 	add.w	r2, r2, #32
 8000d2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d38:	fa21 f202 	lsr.w	r2, r1, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_fmul>:
 8000d48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d50:	bf1e      	ittt	ne
 8000d52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d56:	ea92 0f0c 	teqne	r2, ip
 8000d5a:	ea93 0f0c 	teqne	r3, ip
 8000d5e:	d06f      	beq.n	8000e40 <__aeabi_fmul+0xf8>
 8000d60:	441a      	add	r2, r3
 8000d62:	ea80 0c01 	eor.w	ip, r0, r1
 8000d66:	0240      	lsls	r0, r0, #9
 8000d68:	bf18      	it	ne
 8000d6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6e:	d01e      	beq.n	8000dae <__aeabi_fmul+0x66>
 8000d70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d84:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d88:	bf3e      	ittt	cc
 8000d8a:	0049      	lslcc	r1, r1, #1
 8000d8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d90:	005b      	lslcc	r3, r3, #1
 8000d92:	ea40 0001 	orr.w	r0, r0, r1
 8000d96:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d9a:	2afd      	cmp	r2, #253	; 0xfd
 8000d9c:	d81d      	bhi.n	8000dda <__aeabi_fmul+0x92>
 8000d9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000da2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da6:	bf08      	it	eq
 8000da8:	f020 0001 	biceq.w	r0, r0, #1
 8000dac:	4770      	bx	lr
 8000dae:	f090 0f00 	teq	r0, #0
 8000db2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db6:	bf08      	it	eq
 8000db8:	0249      	lsleq	r1, r1, #9
 8000dba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dc2:	3a7f      	subs	r2, #127	; 0x7f
 8000dc4:	bfc2      	ittt	gt
 8000dc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dce:	4770      	bxgt	lr
 8000dd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	3a01      	subs	r2, #1
 8000dda:	dc5d      	bgt.n	8000e98 <__aeabi_fmul+0x150>
 8000ddc:	f112 0f19 	cmn.w	r2, #25
 8000de0:	bfdc      	itt	le
 8000de2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de6:	4770      	bxle	lr
 8000de8:	f1c2 0200 	rsb	r2, r2, #0
 8000dec:	0041      	lsls	r1, r0, #1
 8000dee:	fa21 f102 	lsr.w	r1, r1, r2
 8000df2:	f1c2 0220 	rsb	r2, r2, #32
 8000df6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfe:	f140 0000 	adc.w	r0, r0, #0
 8000e02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e06:	bf08      	it	eq
 8000e08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0c:	4770      	bx	lr
 8000e0e:	f092 0f00 	teq	r2, #0
 8000e12:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0040      	lsleq	r0, r0, #1
 8000e1a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1e:	3a01      	subeq	r2, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xce>
 8000e22:	ea40 000c 	orr.w	r0, r0, ip
 8000e26:	f093 0f00 	teq	r3, #0
 8000e2a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	bf02      	ittt	eq
 8000e30:	0049      	lsleq	r1, r1, #1
 8000e32:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e36:	3b01      	subeq	r3, #1
 8000e38:	d0f9      	beq.n	8000e2e <__aeabi_fmul+0xe6>
 8000e3a:	ea41 010c 	orr.w	r1, r1, ip
 8000e3e:	e78f      	b.n	8000d60 <__aeabi_fmul+0x18>
 8000e40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e44:	ea92 0f0c 	teq	r2, ip
 8000e48:	bf18      	it	ne
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d00a      	beq.n	8000e66 <__aeabi_fmul+0x11e>
 8000e50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e54:	bf18      	it	ne
 8000e56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	d1d8      	bne.n	8000e0e <__aeabi_fmul+0xc6>
 8000e5c:	ea80 0001 	eor.w	r0, r0, r1
 8000e60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e64:	4770      	bx	lr
 8000e66:	f090 0f00 	teq	r0, #0
 8000e6a:	bf17      	itett	ne
 8000e6c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e70:	4608      	moveq	r0, r1
 8000e72:	f091 0f00 	teqne	r1, #0
 8000e76:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e7a:	d014      	beq.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e7c:	ea92 0f0c 	teq	r2, ip
 8000e80:	d101      	bne.n	8000e86 <__aeabi_fmul+0x13e>
 8000e82:	0242      	lsls	r2, r0, #9
 8000e84:	d10f      	bne.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e86:	ea93 0f0c 	teq	r3, ip
 8000e8a:	d103      	bne.n	8000e94 <__aeabi_fmul+0x14c>
 8000e8c:	024b      	lsls	r3, r1, #9
 8000e8e:	bf18      	it	ne
 8000e90:	4608      	movne	r0, r1
 8000e92:	d108      	bne.n	8000ea6 <__aeabi_fmul+0x15e>
 8000e94:	ea80 0001 	eor.w	r0, r0, r1
 8000e98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea4:	4770      	bx	lr
 8000ea6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eaa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eae:	4770      	bx	lr

08000eb0 <__aeabi_fdiv>:
 8000eb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb8:	bf1e      	ittt	ne
 8000eba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ebe:	ea92 0f0c 	teqne	r2, ip
 8000ec2:	ea93 0f0c 	teqne	r3, ip
 8000ec6:	d069      	beq.n	8000f9c <__aeabi_fdiv+0xec>
 8000ec8:	eba2 0203 	sub.w	r2, r2, r3
 8000ecc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ed0:	0249      	lsls	r1, r1, #9
 8000ed2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed6:	d037      	beq.n	8000f48 <__aeabi_fdiv+0x98>
 8000ed8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000edc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ee0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	bf38      	it	cc
 8000eec:	005b      	lslcc	r3, r3, #1
 8000eee:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ef2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	bf24      	itt	cs
 8000efa:	1a5b      	subcs	r3, r3, r1
 8000efc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f04:	bf24      	itt	cs
 8000f06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f12:	bf24      	itt	cs
 8000f14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f20:	bf24      	itt	cs
 8000f22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f2a:	011b      	lsls	r3, r3, #4
 8000f2c:	bf18      	it	ne
 8000f2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f32:	d1e0      	bne.n	8000ef6 <__aeabi_fdiv+0x46>
 8000f34:	2afd      	cmp	r2, #253	; 0xfd
 8000f36:	f63f af50 	bhi.w	8000dda <__aeabi_fmul+0x92>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f40:	bf08      	it	eq
 8000f42:	f020 0001 	biceq.w	r0, r0, #1
 8000f46:	4770      	bx	lr
 8000f48:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f50:	327f      	adds	r2, #127	; 0x7f
 8000f52:	bfc2      	ittt	gt
 8000f54:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f5c:	4770      	bxgt	lr
 8000f5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	3a01      	subs	r2, #1
 8000f68:	e737      	b.n	8000dda <__aeabi_fmul+0x92>
 8000f6a:	f092 0f00 	teq	r2, #0
 8000f6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0040      	lsleq	r0, r0, #1
 8000f76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f7a:	3a01      	subeq	r2, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xc2>
 8000f7e:	ea40 000c 	orr.w	r0, r0, ip
 8000f82:	f093 0f00 	teq	r3, #0
 8000f86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0049      	lsleq	r1, r1, #1
 8000f8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f92:	3b01      	subeq	r3, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fdiv+0xda>
 8000f96:	ea41 010c 	orr.w	r1, r1, ip
 8000f9a:	e795      	b.n	8000ec8 <__aeabi_fdiv+0x18>
 8000f9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa0:	ea92 0f0c 	teq	r2, ip
 8000fa4:	d108      	bne.n	8000fb8 <__aeabi_fdiv+0x108>
 8000fa6:	0242      	lsls	r2, r0, #9
 8000fa8:	f47f af7d 	bne.w	8000ea6 <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	f47f af70 	bne.w	8000e94 <__aeabi_fmul+0x14c>
 8000fb4:	4608      	mov	r0, r1
 8000fb6:	e776      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fb8:	ea93 0f0c 	teq	r3, ip
 8000fbc:	d104      	bne.n	8000fc8 <__aeabi_fdiv+0x118>
 8000fbe:	024b      	lsls	r3, r1, #9
 8000fc0:	f43f af4c 	beq.w	8000e5c <__aeabi_fmul+0x114>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e76e      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fc8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fcc:	bf18      	it	ne
 8000fce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fd2:	d1ca      	bne.n	8000f6a <__aeabi_fdiv+0xba>
 8000fd4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd8:	f47f af5c 	bne.w	8000e94 <__aeabi_fmul+0x14c>
 8000fdc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fe0:	f47f af3c 	bne.w	8000e5c <__aeabi_fmul+0x114>
 8000fe4:	e75f      	b.n	8000ea6 <__aeabi_fmul+0x15e>
 8000fe6:	bf00      	nop

08000fe8 <__gesf2>:
 8000fe8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fec:	e006      	b.n	8000ffc <__cmpsf2+0x4>
 8000fee:	bf00      	nop

08000ff0 <__lesf2>:
 8000ff0:	f04f 0c01 	mov.w	ip, #1
 8000ff4:	e002      	b.n	8000ffc <__cmpsf2+0x4>
 8000ff6:	bf00      	nop

08000ff8 <__cmpsf2>:
 8000ff8:	f04f 0c01 	mov.w	ip, #1
 8000ffc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001000:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001004:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001008:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800100c:	bf18      	it	ne
 800100e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001012:	d011      	beq.n	8001038 <__cmpsf2+0x40>
 8001014:	b001      	add	sp, #4
 8001016:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800101a:	bf18      	it	ne
 800101c:	ea90 0f01 	teqne	r0, r1
 8001020:	bf58      	it	pl
 8001022:	ebb2 0003 	subspl.w	r0, r2, r3
 8001026:	bf88      	it	hi
 8001028:	17c8      	asrhi	r0, r1, #31
 800102a:	bf38      	it	cc
 800102c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001030:	bf18      	it	ne
 8001032:	f040 0001 	orrne.w	r0, r0, #1
 8001036:	4770      	bx	lr
 8001038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800103c:	d102      	bne.n	8001044 <__cmpsf2+0x4c>
 800103e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001042:	d105      	bne.n	8001050 <__cmpsf2+0x58>
 8001044:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001048:	d1e4      	bne.n	8001014 <__cmpsf2+0x1c>
 800104a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104e:	d0e1      	beq.n	8001014 <__cmpsf2+0x1c>
 8001050:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <__aeabi_cfrcmple>:
 8001058:	4684      	mov	ip, r0
 800105a:	4608      	mov	r0, r1
 800105c:	4661      	mov	r1, ip
 800105e:	e7ff      	b.n	8001060 <__aeabi_cfcmpeq>

08001060 <__aeabi_cfcmpeq>:
 8001060:	b50f      	push	{r0, r1, r2, r3, lr}
 8001062:	f7ff ffc9 	bl	8000ff8 <__cmpsf2>
 8001066:	2800      	cmp	r0, #0
 8001068:	bf48      	it	mi
 800106a:	f110 0f00 	cmnmi.w	r0, #0
 800106e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001070 <__aeabi_fcmpeq>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff fff4 	bl	8001060 <__aeabi_cfcmpeq>
 8001078:	bf0c      	ite	eq
 800107a:	2001      	moveq	r0, #1
 800107c:	2000      	movne	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmplt>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffea 	bl	8001060 <__aeabi_cfcmpeq>
 800108c:	bf34      	ite	cc
 800108e:	2001      	movcc	r0, #1
 8001090:	2000      	movcs	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmple>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffe0 	bl	8001060 <__aeabi_cfcmpeq>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpge>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffd2 	bl	8001058 <__aeabi_cfrcmple>
 80010b4:	bf94      	ite	ls
 80010b6:	2001      	movls	r0, #1
 80010b8:	2000      	movhi	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpgt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffc8 	bl	8001058 <__aeabi_cfrcmple>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmpun>:
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	d102      	bne.n	80010e8 <__aeabi_fcmpun+0x14>
 80010e2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e6:	d108      	bne.n	80010fa <__aeabi_fcmpun+0x26>
 80010e8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010ec:	d102      	bne.n	80010f4 <__aeabi_fcmpun+0x20>
 80010ee:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010f2:	d102      	bne.n	80010fa <__aeabi_fcmpun+0x26>
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0001 	mov.w	r0, #1
 80010fe:	4770      	bx	lr

08001100 <__aeabi_f2iz>:
 8001100:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001104:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001108:	d30f      	bcc.n	800112a <__aeabi_f2iz+0x2a>
 800110a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001112:	d90d      	bls.n	8001130 <__aeabi_f2iz+0x30>
 8001114:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001118:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800111c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001120:	fa23 f002 	lsr.w	r0, r3, r2
 8001124:	bf18      	it	ne
 8001126:	4240      	negne	r0, r0
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2iz+0x3a>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d105      	bne.n	8001146 <__aeabi_f2iz+0x46>
 800113a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113e:	bf08      	it	eq
 8001140:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001144:	4770      	bx	lr
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4770      	bx	lr

0800114c <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f007 fd1d 	bl	8008b94 <asinf>
 800115a:	4603      	mov	r3, r0
 800115c:	4618      	mov	r0, r3
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f007 fd37 	bl	8008be0 <sqrtf>
 8001172:	4603      	mov	r3, r0
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f000 ff8a 	bl	800209e <_ZNSaIiED1Ev>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 ff6d 	bl	800207e <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <_ZNSt6vectorIiSaIiEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff ffeb 	bl	8001194 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4618      	mov	r0, r3
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011cc:	f001 ffd6 	bl	800317c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 80011d0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011d4:	f002 f834 	bl	8003240 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d8:	f000 f854 	bl	8001284 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011dc:	f000 fb10 	bl	8001800 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 80011e0:	f000 f89e 	bl	8001320 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 80011e4:	f000 f99a 	bl	800151c <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 80011e8:	f000 f8ce 	bl	8001388 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 80011ec:	f000 fada 	bl	80017a4 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 80011f0:	f000 f9f0 	bl	80015d4 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 80011f4:	f000 fa78 	bl	80016e8 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

  MPU6050_Baslat();
 80011f8:	f000 fb86 	bl	8001908 <_Z14MPU6050_Baslatv>
  //Gyro kalibrasyon hatalarn hesapla.
  gyro_e_x = GyroErr(GYRO_X_ADDR);
 80011fc:	2043      	movs	r0, #67	; 0x43
 80011fe:	f000 fc73 	bl	8001ae8 <_Z7GyroErrh>
 8001202:	4603      	mov	r3, r0
 8001204:	4a19      	ldr	r2, [pc, #100]	; (800126c <main+0xa4>)
 8001206:	6013      	str	r3, [r2, #0]

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 8001208:	4819      	ldr	r0, [pc, #100]	; (8001270 <main+0xa8>)
 800120a:	f003 ffb5 	bl	8005178 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 800120e:	4819      	ldr	r0, [pc, #100]	; (8001274 <main+0xac>)
 8001210:	f003 ff68 	bl	80050e4 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001214:	2100      	movs	r1, #0
 8001216:	4818      	ldr	r0, [pc, #96]	; (8001278 <main+0xb0>)
 8001218:	f004 f850 	bl	80052bc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800121c:	2104      	movs	r1, #4
 800121e:	4816      	ldr	r0, [pc, #88]	; (8001278 <main+0xb0>)
 8001220:	f004 f84c 	bl	80052bc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001224:	2108      	movs	r1, #8
 8001226:	4814      	ldr	r0, [pc, #80]	; (8001278 <main+0xb0>)
 8001228:	f004 f848 	bl	80052bc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800122c:	210c      	movs	r1, #12
 800122e:	4812      	ldr	r0, [pc, #72]	; (8001278 <main+0xb0>)
 8001230:	f004 f844 	bl	80052bc <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001234:	2104      	movs	r1, #4
 8001236:	480f      	ldr	r0, [pc, #60]	; (8001274 <main+0xac>)
 8001238:	f004 f93a 	bl	80054b0 <HAL_TIM_IC_Start_IT>
  while (1)
  {
	  //micros = __HAL_TIM_GET_COUNTER(&htim3);
	  //sprintf(buf,"%d\r\n",int(roll)); // @suppress("Float formatting support")
	  //HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), 1000);
	  Check_Arm();
 800123c:	f000 fb98 	bl	8001970 <_Z9Check_Armv>
	  Check_Disarm();
 8001240:	f000 fbe4 	bl	8001a0c <_Z12Check_Disarmv>
	  if(armed) {
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <main+0xb4>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0f7      	beq.n	800123c <main+0x74>
		  if(!motor_start) {
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <main+0xb8>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	f083 0301 	eor.w	r3, r3, #1
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b00      	cmp	r3, #0
 8001258:	d004      	beq.n	8001264 <main+0x9c>
			  MotorBaslat();
 800125a:	f000 fcbd 	bl	8001bd8 <_Z11MotorBaslatv>
			  motor_start = true;
 800125e:	4b08      	ldr	r3, [pc, #32]	; (8001280 <main+0xb8>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
		  }

		  PWMYaz();
 8001264:	f000 fc6e 	bl	8001b44 <_Z6PWMYazv>
	  Check_Arm();
 8001268:	e7e8      	b.n	800123c <main+0x74>
 800126a:	bf00      	nop
 800126c:	2000024c 	.word	0x2000024c
 8001270:	20000128 	.word	0x20000128
 8001274:	20000170 	.word	0x20000170
 8001278:	200000e0 	.word	0x200000e0
 800127c:	20000545 	.word	0x20000545
 8001280:	20000546 	.word	0x20000546

08001284 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b090      	sub	sp, #64	; 0x40
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0318 	add.w	r3, r7, #24
 800128e:	2228      	movs	r2, #40	; 0x28
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f007 febe 	bl	8009014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012b4:	2301      	movs	r3, #1
 80012b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b8:	2302      	movs	r3, #2
 80012ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80012c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80012c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c8:	f107 0318 	add.w	r3, r7, #24
 80012cc:	4618      	mov	r0, r3
 80012ce:	f003 fa9f 	bl	8004810 <HAL_RCC_OscConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	bf14      	ite	ne
 80012d8:	2301      	movne	r3, #1
 80012da:	2300      	moveq	r3, #0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80012e2:	f000 fec7 	bl	8002074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e6:	230f      	movs	r3, #15
 80012e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ea:	2302      	movs	r3, #2
 80012ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2101      	movs	r1, #1
 80012fe:	4618      	mov	r0, r3
 8001300:	f003 fd06 	bl	8004d10 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	bf14      	ite	ne
 800130a:	2301      	movne	r3, #1
 800130c:	2300      	moveq	r3, #0
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <_Z18SystemClock_Configv+0x94>
  {
    Error_Handler();
 8001314:	f000 feae 	bl	8002074 <Error_Handler>
  }
}
 8001318:	bf00      	nop
 800131a:	3740      	adds	r7, #64	; 0x40
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001326:	4a16      	ldr	r2, [pc, #88]	; (8001380 <_ZL12MX_I2C1_Initv+0x60>)
 8001328:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800132a:	4b14      	ldr	r3, [pc, #80]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 800132c:	4a15      	ldr	r2, [pc, #84]	; (8001384 <_ZL12MX_I2C1_Initv+0x64>)
 800132e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 800133e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001342:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001344:	4b0d      	ldr	r3, [pc, #52]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001350:	4b0a      	ldr	r3, [pc, #40]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001352:	2200      	movs	r2, #0
 8001354:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 8001358:	2200      	movs	r2, #0
 800135a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800135c:	4807      	ldr	r0, [pc, #28]	; (800137c <_ZL12MX_I2C1_Initv+0x5c>)
 800135e:	f002 fa57 	bl	8003810 <HAL_I2C_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	bf14      	ite	ne
 8001368:	2301      	movne	r3, #1
 800136a:	2300      	moveq	r3, #0
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001372:	f000 fe7f 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000008c 	.word	0x2000008c
 8001380:	40005400 	.word	0x40005400
 8001384:	00061a80 	.word	0x00061a80

08001388 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b092      	sub	sp, #72	; 0x48
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]
 80013a8:	615a      	str	r2, [r3, #20]
 80013aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	2220      	movs	r2, #32
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f007 fe2e 	bl	8009014 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013b8:	4b56      	ldr	r3, [pc, #344]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013ba:	4a57      	ldr	r2, [pc, #348]	; (8001518 <_ZL12MX_TIM1_Initv+0x190>)
 80013bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32-1;
 80013be:	4b55      	ldr	r3, [pc, #340]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013c0:	221f      	movs	r2, #31
 80013c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c4:	4b53      	ldr	r3, [pc, #332]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80013ca:	4b52      	ldr	r3, [pc, #328]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013cc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80013d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d2:	4b50      	ldr	r3, [pc, #320]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d8:	4b4e      	ldr	r3, [pc, #312]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013de:	4b4d      	ldr	r3, [pc, #308]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013e4:	484b      	ldr	r0, [pc, #300]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80013e6:	f003 ff19 	bl	800521c <HAL_TIM_PWM_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	bf14      	ite	ne
 80013f0:	2301      	movne	r3, #1
 80013f2:	2300      	moveq	r3, #0
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 80013fa:	f000 fe3b 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fe:	2300      	movs	r3, #0
 8001400:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001406:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800140a:	4619      	mov	r1, r3
 800140c:	4841      	ldr	r0, [pc, #260]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 800140e:	f005 f885 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	bf14      	ite	ne
 8001418:	2301      	movne	r3, #1
 800141a:	2300      	moveq	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001422:	f000 fe27 	bl	8002074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001426:	2360      	movs	r3, #96	; 0x60
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001432:	2300      	movs	r3, #0
 8001434:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001436:	2300      	movs	r3, #0
 8001438:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800143e:	2300      	movs	r3, #0
 8001440:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001446:	2200      	movs	r2, #0
 8001448:	4619      	mov	r1, r3
 800144a:	4832      	ldr	r0, [pc, #200]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 800144c:	f004 fad2 	bl	80059f4 <HAL_TIM_PWM_ConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	bf14      	ite	ne
 8001456:	2301      	movne	r3, #1
 8001458:	2300      	moveq	r3, #0
 800145a:	b2db      	uxtb	r3, r3
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8001460:	f000 fe08 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001468:	2204      	movs	r2, #4
 800146a:	4619      	mov	r1, r3
 800146c:	4829      	ldr	r0, [pc, #164]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 800146e:	f004 fac1 	bl	80059f4 <HAL_TIM_PWM_ConfigChannel>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	bf14      	ite	ne
 8001478:	2301      	movne	r3, #1
 800147a:	2300      	moveq	r3, #0
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8001482:	f000 fdf7 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800148a:	2208      	movs	r2, #8
 800148c:	4619      	mov	r1, r3
 800148e:	4821      	ldr	r0, [pc, #132]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 8001490:	f004 fab0 	bl	80059f4 <HAL_TIM_PWM_ConfigChannel>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	bf14      	ite	ne
 800149a:	2301      	movne	r3, #1
 800149c:	2300      	moveq	r3, #0
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 80014a4:	f000 fde6 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ac:	220c      	movs	r2, #12
 80014ae:	4619      	mov	r1, r3
 80014b0:	4818      	ldr	r0, [pc, #96]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80014b2:	f004 fa9f 	bl	80059f4 <HAL_TIM_PWM_ConfigChannel>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bf14      	ite	ne
 80014bc:	2301      	movne	r3, #1
 80014be:	2300      	moveq	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 80014c6:	f000 fdd5 	bl	8002074 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4619      	mov	r1, r3
 80014ec:	4809      	ldr	r0, [pc, #36]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 80014ee:	f005 f873 	bl	80065d8 <HAL_TIMEx_ConfigBreakDeadTime>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	bf14      	ite	ne
 80014f8:	2301      	movne	r3, #1
 80014fa:	2300      	moveq	r3, #0
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001502:	f000 fdb7 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001506:	4803      	ldr	r0, [pc, #12]	; (8001514 <_ZL12MX_TIM1_Initv+0x18c>)
 8001508:	f001 fcfa 	bl	8002f00 <HAL_TIM_MspPostInit>

}
 800150c:	bf00      	nop
 800150e:	3748      	adds	r7, #72	; 0x48
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200000e0 	.word	0x200000e0
 8001518:	40012c00 	.word	0x40012c00

0800151c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001538:	4b25      	ldr	r3, [pc, #148]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 800153a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800153e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8001540:	4b23      	ldr	r3, [pc, #140]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001542:	221f      	movs	r2, #31
 8001544:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001546:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 800154c:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 800154e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001552:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001560:	481b      	ldr	r0, [pc, #108]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001562:	f003 fd6f 	bl	8005044 <HAL_TIM_Base_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	bf14      	ite	ne
 800156c:	2301      	movne	r3, #1
 800156e:	2300      	moveq	r3, #0
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001576:	f000 fd7d 	bl	8002074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800157a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800157e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001580:	f107 0308 	add.w	r3, r7, #8
 8001584:	4619      	mov	r1, r3
 8001586:	4812      	ldr	r0, [pc, #72]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001588:	f004 faf2 	bl	8005b70 <HAL_TIM_ConfigClockSource>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf14      	ite	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2300      	moveq	r3, #0
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 800159c:	f000 fd6a 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a0:	2300      	movs	r3, #0
 80015a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a8:	463b      	mov	r3, r7
 80015aa:	4619      	mov	r1, r3
 80015ac:	4808      	ldr	r0, [pc, #32]	; (80015d0 <_ZL12MX_TIM2_Initv+0xb4>)
 80015ae:	f004 ffb5 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bf14      	ite	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	2300      	moveq	r3, #0
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 80015c2:	f000 fd57 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000128 	.word	0x20000128

080015d4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80015f2:	463b      	mov	r3, r7
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015fe:	4b38      	ldr	r3, [pc, #224]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001600:	4a38      	ldr	r2, [pc, #224]	; (80016e4 <_ZL12MX_TIM3_Initv+0x110>)
 8001602:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 8001604:	4b36      	ldr	r3, [pc, #216]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001606:	221f      	movs	r2, #31
 8001608:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160a:	4b35      	ldr	r3, [pc, #212]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001610:	4b33      	ldr	r3, [pc, #204]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001612:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001616:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001618:	4b31      	ldr	r3, [pc, #196]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 800161a:	2200      	movs	r2, #0
 800161c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161e:	4b30      	ldr	r3, [pc, #192]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001624:	482e      	ldr	r0, [pc, #184]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001626:	f003 fd0d 	bl	8005044 <HAL_TIM_Base_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	bf14      	ite	ne
 8001630:	2301      	movne	r3, #1
 8001632:	2300      	moveq	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 800163a:	f000 fd1b 	bl	8002074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001644:	f107 0318 	add.w	r3, r7, #24
 8001648:	4619      	mov	r1, r3
 800164a:	4825      	ldr	r0, [pc, #148]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 800164c:	f004 fa90 	bl	8005b70 <HAL_TIM_ConfigClockSource>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	bf14      	ite	ne
 8001656:	2301      	movne	r3, #1
 8001658:	2300      	moveq	r3, #0
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 8001660:	f000 fd08 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001664:	481e      	ldr	r0, [pc, #120]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 8001666:	f003 fecb 	bl	8005400 <HAL_TIM_IC_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	bf14      	ite	ne
 8001670:	2301      	movne	r3, #1
 8001672:	2300      	moveq	r3, #0
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 800167a:	f000 fcfb 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001686:	f107 0310 	add.w	r3, r7, #16
 800168a:	4619      	mov	r1, r3
 800168c:	4814      	ldr	r0, [pc, #80]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 800168e:	f004 ff45 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	bf14      	ite	ne
 8001698:	2301      	movne	r3, #1
 800169a:	2300      	moveq	r3, #0
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 80016a2:	f000 fce7 	bl	8002074 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80016a6:	2300      	movs	r3, #0
 80016a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016aa:	2301      	movs	r3, #1
 80016ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	2204      	movs	r2, #4
 80016ba:	4619      	mov	r1, r3
 80016bc:	4808      	ldr	r0, [pc, #32]	; (80016e0 <_ZL12MX_TIM3_Initv+0x10c>)
 80016be:	f004 f905 	bl	80058cc <HAL_TIM_IC_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	bf14      	ite	ne
 80016c8:	2301      	movne	r3, #1
 80016ca:	2300      	moveq	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 80016d2:	f000 fccf 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000170 	.word	0x20000170
 80016e4:	40000400 	.word	0x40000400

080016e8 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fc:	463b      	mov	r3, r7
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001704:	4b25      	ldr	r3, [pc, #148]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 8001706:	4a26      	ldr	r2, [pc, #152]	; (80017a0 <_ZL12MX_TIM4_Initv+0xb8>)
 8001708:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 800170a:	4b24      	ldr	r3, [pc, #144]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 800170c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001710:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001712:	4b22      	ldr	r3, [pc, #136]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001718:	4b20      	ldr	r3, [pc, #128]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 800171a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800171e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001720:	4b1e      	ldr	r3, [pc, #120]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 8001722:	2200      	movs	r2, #0
 8001724:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001726:	4b1d      	ldr	r3, [pc, #116]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800172c:	481b      	ldr	r0, [pc, #108]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 800172e:	f003 fc89 	bl	8005044 <HAL_TIM_Base_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	bf14      	ite	ne
 8001738:	2301      	movne	r3, #1
 800173a:	2300      	moveq	r3, #0
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8001742:	f000 fc97 	bl	8002074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001746:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	4619      	mov	r1, r3
 8001752:	4812      	ldr	r0, [pc, #72]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 8001754:	f004 fa0c 	bl	8005b70 <HAL_TIM_ConfigClockSource>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	bf14      	ite	ne
 800175e:	2301      	movne	r3, #1
 8001760:	2300      	moveq	r3, #0
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8001768:	f000 fc84 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176c:	2300      	movs	r3, #0
 800176e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001770:	2300      	movs	r3, #0
 8001772:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001774:	463b      	mov	r3, r7
 8001776:	4619      	mov	r1, r3
 8001778:	4808      	ldr	r0, [pc, #32]	; (800179c <_ZL12MX_TIM4_Initv+0xb4>)
 800177a:	f004 fecf 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	bf14      	ite	ne
 8001784:	2301      	movne	r3, #1
 8001786:	2300      	moveq	r3, #0
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 800178e:	f000 fc71 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200001b8 	.word	0x200001b8
 80017a0:	40000800 	.word	0x40000800

080017a4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017a8:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017aa:	4a14      	ldr	r2, [pc, #80]	; (80017fc <_ZL19MX_USART2_UART_Initv+0x58>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017da:	4807      	ldr	r0, [pc, #28]	; (80017f8 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017dc:	f004 ff5f 	bl	800669e <HAL_UART_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	bf14      	ite	ne
 80017e6:	2301      	movne	r3, #1
 80017e8:	2300      	moveq	r3, #0
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80017f0:	f000 fc40 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000200 	.word	0x20000200
 80017fc:	40004400 	.word	0x40004400

08001800 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 0310 	add.w	r3, r7, #16
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001814:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a37      	ldr	r2, [pc, #220]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800181a:	f043 0310 	orr.w	r3, r3, #16
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b35      	ldr	r3, [pc, #212]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800182c:	4b32      	ldr	r3, [pc, #200]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a31      	ldr	r2, [pc, #196]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001832:	f043 0320 	orr.w	r3, r3, #32
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b2f      	ldr	r3, [pc, #188]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f003 0320 	and.w	r3, r3, #32
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b2c      	ldr	r3, [pc, #176]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a2b      	ldr	r2, [pc, #172]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800185c:	4b26      	ldr	r3, [pc, #152]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a25      	ldr	r2, [pc, #148]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <_ZL12MX_GPIO_Initv+0xf8>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800187a:	4820      	ldr	r0, [pc, #128]	; (80018fc <_ZL12MX_GPIO_Initv+0xfc>)
 800187c:	f001 ff96 	bl	80037ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	2102      	movs	r1, #2
 8001884:	481e      	ldr	r0, [pc, #120]	; (8001900 <_ZL12MX_GPIO_Initv+0x100>)
 8001886:	f001 ff91 	bl	80037ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001890:	481c      	ldr	r0, [pc, #112]	; (8001904 <_ZL12MX_GPIO_Initv+0x104>)
 8001892:	f001 ff8b 	bl	80037ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001896:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800189a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2302      	movs	r3, #2
 80018a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4619      	mov	r1, r3
 80018ae:	4813      	ldr	r0, [pc, #76]	; (80018fc <_ZL12MX_GPIO_Initv+0xfc>)
 80018b0:	f001 fdf8 	bl	80034a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018b4:	2302      	movs	r3, #2
 80018b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b8:	2301      	movs	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c0:	2302      	movs	r3, #2
 80018c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4619      	mov	r1, r3
 80018ca:	480d      	ldr	r0, [pc, #52]	; (8001900 <_ZL12MX_GPIO_Initv+0x100>)
 80018cc:	f001 fdea 	bl	80034a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2302      	movs	r3, #2
 80018e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	4619      	mov	r1, r3
 80018e8:	4806      	ldr	r0, [pc, #24]	; (8001904 <_ZL12MX_GPIO_Initv+0x104>)
 80018ea:	f001 fddb 	bl	80034a4 <HAL_GPIO_Init>

}
 80018ee:	bf00      	nop
 80018f0:	3720      	adds	r7, #32
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40011000 	.word	0x40011000
 8001900:	40010c00 	.word	0x40010c00
 8001904:	40010800 	.word	0x40010800

08001908 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 800190e:	2300      	movs	r3, #0
 8001910:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 8001912:	2305      	movs	r3, #5
 8001914:	9302      	str	r3, [sp, #8]
 8001916:	2301      	movs	r3, #1
 8001918:	9301      	str	r3, [sp, #4]
 800191a:	1dfb      	adds	r3, r7, #7
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2301      	movs	r3, #1
 8001920:	226b      	movs	r2, #107	; 0x6b
 8001922:	21d0      	movs	r1, #208	; 0xd0
 8001924:	4811      	ldr	r0, [pc, #68]	; (800196c <_Z14MPU6050_Baslatv+0x64>)
 8001926:	f002 f8b7 	bl	8003a98 <HAL_I2C_Mem_Write>
	config = 0x18;
 800192a:	2318      	movs	r3, #24
 800192c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 800192e:	2305      	movs	r3, #5
 8001930:	9302      	str	r3, [sp, #8]
 8001932:	2301      	movs	r3, #1
 8001934:	9301      	str	r3, [sp, #4]
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2301      	movs	r3, #1
 800193c:	221b      	movs	r2, #27
 800193e:	21d0      	movs	r1, #208	; 0xd0
 8001940:	480a      	ldr	r0, [pc, #40]	; (800196c <_Z14MPU6050_Baslatv+0x64>)
 8001942:	f002 f8a9 	bl	8003a98 <HAL_I2C_Mem_Write>
	config = 0x08;
 8001946:	2308      	movs	r3, #8
 8001948:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, ACC_CONF_REG, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800194a:	2305      	movs	r3, #5
 800194c:	9302      	str	r3, [sp, #8]
 800194e:	2301      	movs	r3, #1
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2301      	movs	r3, #1
 8001958:	221c      	movs	r2, #28
 800195a:	21d0      	movs	r1, #208	; 0xd0
 800195c:	4803      	ldr	r0, [pc, #12]	; (800196c <_Z14MPU6050_Baslatv+0x64>)
 800195e:	f002 f89b 	bl	8003a98 <HAL_I2C_Mem_Write>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	2000008c 	.word	0x2000008c

08001970 <_Z9Check_Armv>:


void Check_Arm() {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	if(!armed) {
 8001974:	4b20      	ldr	r3, [pc, #128]	; (80019f8 <_Z9Check_Armv+0x88>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	f083 0301 	eor.w	r3, r3, #1
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d038      	beq.n	80019f4 <_Z9Check_Armv+0x84>
		if((ch[2] < 1100) && (ch[3] > 1700)) {
 8001982:	4b1e      	ldr	r3, [pc, #120]	; (80019fc <_Z9Check_Armv+0x8c>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f240 424b 	movw	r2, #1099	; 0x44b
 800198a:	4293      	cmp	r3, r2
 800198c:	dc2e      	bgt.n	80019ec <_Z9Check_Armv+0x7c>
 800198e:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <_Z9Check_Armv+0x8c>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8001996:	4293      	cmp	r3, r2
 8001998:	dd28      	ble.n	80019ec <_Z9Check_Armv+0x7c>
				if(!arm_start){
 800199a:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <_Z9Check_Armv+0x90>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	f083 0301 	eor.w	r3, r3, #1
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d008      	beq.n	80019ba <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 80019a8:	f001 fc40 	bl	800322c <HAL_GetTick>
 80019ac:	4603      	mov	r3, r0
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <_Z9Check_Armv+0x94>)
 80019b2:	601a      	str	r2, [r3, #0]
					arm_start = true;
 80019b4:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <_Z9Check_Armv+0x90>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 80019ba:	f001 fc37 	bl	800322c <HAL_GetTick>
 80019be:	4603      	mov	r3, r0
 80019c0:	4a10      	ldr	r2, [pc, #64]	; (8001a04 <_Z9Check_Armv+0x94>)
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80019ca:	4293      	cmp	r3, r2
 80019cc:	bf8c      	ite	hi
 80019ce:	2301      	movhi	r3, #1
 80019d0:	2300      	movls	r3, #0
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00d      	beq.n	80019f4 <_Z9Check_Armv+0x84>
					armed = true;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <_Z9Check_Armv+0x88>)
 80019da:	2201      	movs	r2, #1
 80019dc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80019de:	2201      	movs	r2, #1
 80019e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019e4:	4808      	ldr	r0, [pc, #32]	; (8001a08 <_Z9Check_Armv+0x98>)
 80019e6:	f001 fee1 	bl	80037ac <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 80019ea:	e003      	b.n	80019f4 <_Z9Check_Armv+0x84>
				}

		}

		else {
			arm_start = false;
 80019ec:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <_Z9Check_Armv+0x90>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80019f2:	e7ff      	b.n	80019f4 <_Z9Check_Armv+0x84>
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000545 	.word	0x20000545
 80019fc:	20000514 	.word	0x20000514
 8001a00:	20000544 	.word	0x20000544
 8001a04:	2000053c 	.word	0x2000053c
 8001a08:	40010800 	.word	0x40010800

08001a0c <_Z12Check_Disarmv>:

void Check_Disarm() {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
	if(armed) {
 8001a10:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <_Z12Check_Disarmv+0x84>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d038      	beq.n	8001a8a <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <_Z12Check_Disarmv+0x88>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f240 424b 	movw	r2, #1099	; 0x44b
 8001a20:	4293      	cmp	r3, r2
 8001a22:	dc2e      	bgt.n	8001a82 <_Z12Check_Disarmv+0x76>
 8001a24:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <_Z12Check_Disarmv+0x88>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	f240 424b 	movw	r2, #1099	; 0x44b
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	dc28      	bgt.n	8001a82 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 8001a30:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <_Z12Check_Disarmv+0x8c>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	f083 0301 	eor.w	r3, r3, #1
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d008      	beq.n	8001a50 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8001a3e:	f001 fbf5 	bl	800322c <HAL_GetTick>
 8001a42:	4603      	mov	r3, r0
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <_Z12Check_Disarmv+0x90>)
 8001a48:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8001a4a:	4b13      	ldr	r3, [pc, #76]	; (8001a98 <_Z12Check_Disarmv+0x8c>)
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8001a50:	f001 fbec 	bl	800322c <HAL_GetTick>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <_Z12Check_Disarmv+0x90>)
 8001a58:	6812      	ldr	r2, [r2, #0]
 8001a5a:	1a9b      	subs	r3, r3, r2
 8001a5c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001a60:	4293      	cmp	r3, r2
 8001a62:	bf8c      	ite	hi
 8001a64:	2301      	movhi	r3, #1
 8001a66:	2300      	movls	r3, #0
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d00d      	beq.n	8001a8a <_Z12Check_Disarmv+0x7e>
					armed = false;
 8001a6e:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <_Z12Check_Disarmv+0x84>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a74:	2200      	movs	r2, #0
 8001a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <_Z12Check_Disarmv+0x94>)
 8001a7c:	f001 fe96 	bl	80037ac <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8001a80:	e003      	b.n	8001a8a <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8001a82:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <_Z12Check_Disarmv+0x8c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001a88:	e7ff      	b.n	8001a8a <_Z12Check_Disarmv+0x7e>
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000545 	.word	0x20000545
 8001a94:	20000514 	.word	0x20000514
 8001a98:	20000547 	.word	0x20000547
 8001a9c:	20000540 	.word	0x20000540
 8001aa0:	40010800 	.word	0x40010800

08001aa4 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af04      	add	r7, sp, #16
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	f107 030c 	add.w	r3, r7, #12
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	21d1      	movs	r1, #209	; 0xd1
 8001ac4:	4807      	ldr	r0, [pc, #28]	; (8001ae4 <_Z7GyroOkuh+0x40>)
 8001ac6:	f002 f8e1 	bl	8003c8c <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8001aca:	7b3b      	ldrb	r3, [r7, #12]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	b21a      	sxth	r2, r3
 8001ad0:	7b7b      	ldrb	r3, [r7, #13]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8001ad8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000008c 	.word	0x2000008c

08001ae8 <_Z7GyroErrh>:

float GyroErr(uint8_t addr) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
	float GyroXe=0;
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
	//2000 ornek al ve kayma degerini kaydet.
	for (int i=0; i<2000; i++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001b02:	da12      	bge.n	8001b2a <_Z7GyroErrh+0x42>
	{
		GyroXe += (float)GyroOku(addr);
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ffcc 	bl	8001aa4 <_Z7GyroOkuh>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff f8c6 	bl	8000ca0 <__aeabi_i2f>
 8001b14:	4603      	mov	r3, r0
 8001b16:	4619      	mov	r1, r3
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f7ff f80d 	bl	8000b38 <__addsf3>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	3301      	adds	r3, #1
 8001b26:	60bb      	str	r3, [r7, #8]
 8001b28:	e7e8      	b.n	8001afc <_Z7GyroErrh+0x14>

		} //Haberlemeyi durdur.
	GyroXe=GyroXe/2000; //Son okunan deeri 2000'e bl.
 8001b2a:	4905      	ldr	r1, [pc, #20]	; (8001b40 <_Z7GyroErrh+0x58>)
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f7ff f9bf 	bl	8000eb0 <__aeabi_fdiv>
 8001b32:	4603      	mov	r3, r0
 8001b34:	60fb      	str	r3, [r7, #12]
	return GyroXe;
 8001b36:	68fb      	ldr	r3, [r7, #12]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	44fa0000 	.word	0x44fa0000

08001b44 <_Z6PWMYazv>:


void PWMYaz() {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	  if(ch[EMERGENCY_CH-1] < 1500) {
 8001b48:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <_Z6PWMYazv+0x88>)
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	f240 52db 	movw	r2, #1499	; 0x5db
 8001b50:	4293      	cmp	r3, r2
 8001b52:	dc24      	bgt.n	8001b9e <_Z6PWMYazv+0x5a>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8001b54:	2100      	movs	r1, #0
 8001b56:	481e      	ldr	r0, [pc, #120]	; (8001bd0 <_Z6PWMYazv+0x8c>)
 8001b58:	f000 fac6 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8001b66:	2101      	movs	r1, #1
 8001b68:	4819      	ldr	r0, [pc, #100]	; (8001bd0 <_Z6PWMYazv+0x8c>)
 8001b6a:	f000 fabd 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 8001b78:	2102      	movs	r1, #2
 8001b7a:	4815      	ldr	r0, [pc, #84]	; (8001bd0 <_Z6PWMYazv+0x8c>)
 8001b7c:	f000 fab4 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001b80:	4603      	mov	r3, r0
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8001b8a:	2103      	movs	r1, #3
 8001b8c:	4810      	ldr	r0, [pc, #64]	; (8001bd0 <_Z6PWMYazv+0x8c>)
 8001b8e:	f000 faab 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001b92:	4603      	mov	r3, r0
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
}
 8001b9c:	e013      	b.n	8001bc6 <_Z6PWMYazv+0x82>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ba6:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bb0:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bba:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <_Z6PWMYazv+0x90>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bc4:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000514 	.word	0x20000514
 8001bd0:	200004e8 	.word	0x200004e8
 8001bd4:	200000e0 	.word	0x200000e0

08001bd8 <_Z11MotorBaslatv>:




void MotorBaslat(void) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <_Z11MotorBaslatv+0x38>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001be4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8001be6:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <_Z11MotorBaslatv+0x38>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bee:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8001bf0:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <_Z11MotorBaslatv+0x38>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bf8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8001bfa:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <_Z11MotorBaslatv+0x38>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c02:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8001c04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c08:	f001 fb1a 	bl	8003240 <HAL_Delay>
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200000e0 	.word	0x200000e0
 8001c14:	00000000 	.word	0x00000000

08001c18 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8001c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1a:	b09f      	sub	sp, #124	; 0x7c
 8001c1c:	af12      	add	r7, sp, #72	; 0x48
 8001c1e:	6078      	str	r0, [r7, #4]

	if(htim == &htim2) {
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4aad      	ldr	r2, [pc, #692]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	f040 8142 	bne.w	8001eae <HAL_TIM_PeriodElapsedCallback+0x296>


		  gyroX = (GyroOku(GYRO_X_ADDR))/32.8;
 8001c2a:	2043      	movs	r0, #67	; 0x43
 8001c2c:	f7ff ff3a 	bl	8001aa4 <_Z7GyroOkuh>
 8001c30:	4603      	mov	r3, r0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fbde 	bl	80003f4 <__aeabi_i2d>
 8001c38:	a39f      	add	r3, pc, #636	; (adr r3, 8001eb8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f7fe fd6d 	bl	800071c <__aeabi_ddiv>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4610      	mov	r0, r2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f7fe ff1f 	bl	8000a8c <__aeabi_d2f>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4aa2      	ldr	r2, [pc, #648]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001c52:	6013      	str	r3, [r2, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR))/32.8;
 8001c54:	2045      	movs	r0, #69	; 0x45
 8001c56:	f7ff ff25 	bl	8001aa4 <_Z7GyroOkuh>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7fe fbc9 	bl	80003f4 <__aeabi_i2d>
 8001c62:	a395      	add	r3, pc, #596	; (adr r3, 8001eb8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c68:	f7fe fd58 	bl	800071c <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	f7fe ff0a 	bl	8000a8c <__aeabi_d2f>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a99      	ldr	r2, [pc, #612]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001c7c:	6013      	str	r3, [r2, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR))/32.8;
 8001c7e:	2047      	movs	r0, #71	; 0x47
 8001c80:	f7ff ff10 	bl	8001aa4 <_Z7GyroOkuh>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fbb4 	bl	80003f4 <__aeabi_i2d>
 8001c8c:	a38a      	add	r3, pc, #552	; (adr r3, 8001eb8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c92:	f7fe fd43 	bl	800071c <__aeabi_ddiv>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f7fe fef5 	bl	8000a8c <__aeabi_d2f>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4a8f      	ldr	r2, [pc, #572]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001ca6:	6013      	str	r3, [r2, #0]
		  //gyroX_a_x = (GyroOku(GYRO_X_ADDR)-gyro_e_x)/65.5;
		  //gyroX_a += gyroX_a_x * st;

		  float gyro[3];
		  gyro[0] = gyroX;
 8001ca8:	4b8c      	ldr	r3, [pc, #560]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	617b      	str	r3, [r7, #20]
		  gyro[1] = gyroY;
 8001cae:	4b8c      	ldr	r3, [pc, #560]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	61bb      	str	r3, [r7, #24]
		  gyro[2] = gyroZ;
 8001cb4:	4b8b      	ldr	r3, [pc, #556]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61fb      	str	r3, [r7, #28]

		  //vmeler degerlerini oku
		  accX = GyroOku(ACC_X_ADDR);
 8001cba:	203b      	movs	r0, #59	; 0x3b
 8001cbc:	f7ff fef2 	bl	8001aa4 <_Z7GyroOkuh>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe ffec 	bl	8000ca0 <__aeabi_i2f>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4a87      	ldr	r2, [pc, #540]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001ccc:	6013      	str	r3, [r2, #0]
		  accY = GyroOku(ACC_Y_ADDR);
 8001cce:	203d      	movs	r0, #61	; 0x3d
 8001cd0:	f7ff fee8 	bl	8001aa4 <_Z7GyroOkuh>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe ffe2 	bl	8000ca0 <__aeabi_i2f>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4a83      	ldr	r2, [pc, #524]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001ce0:	6013      	str	r3, [r2, #0]
		  accZ = GyroOku(ACC_Z_ADDR);
 8001ce2:	203f      	movs	r0, #63	; 0x3f
 8001ce4:	f7ff fede 	bl	8001aa4 <_Z7GyroOkuh>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe ffd8 	bl	8000ca0 <__aeabi_i2f>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a7f      	ldr	r2, [pc, #508]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001cf4:	6013      	str	r3, [r2, #0]

		  float acc[3];
		  acc[0] = accX;
 8001cf6:	4b7c      	ldr	r3, [pc, #496]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	60bb      	str	r3, [r7, #8]
		  acc[1] = accY;
 8001cfc:	4b7b      	ldr	r3, [pc, #492]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	60fb      	str	r3, [r7, #12]
		  acc[2] = accZ;
 8001d02:	4b7b      	ldr	r3, [pc, #492]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	613b      	str	r3, [r7, #16]

		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
 8001d08:	4b77      	ldr	r3, [pc, #476]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a76      	ldr	r2, [pc, #472]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	4611      	mov	r1, r2
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff f818 	bl	8000d48 <__aeabi_fmul>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	461c      	mov	r4, r3
 8001d1c:	4b73      	ldr	r3, [pc, #460]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a72      	ldr	r2, [pc, #456]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001d22:	6812      	ldr	r2, [r2, #0]
 8001d24:	4611      	mov	r1, r2
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff f80e 	bl	8000d48 <__aeabi_fmul>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4620      	mov	r0, r4
 8001d32:	f7fe ff01 	bl	8000b38 <__addsf3>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461c      	mov	r4, r3
 8001d3a:	4b6d      	ldr	r3, [pc, #436]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a6c      	ldr	r2, [pc, #432]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe ffff 	bl	8000d48 <__aeabi_fmul>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4620      	mov	r0, r4
 8001d50:	f7fe fef2 	bl	8000b38 <__addsf3>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fa04 	bl	8001164 <_ZSt4sqrtf>
 8001d5c:	62f8      	str	r0, [r7, #44]	; 0x2c
		  pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as
 8001d5e:	4b63      	ldr	r3, [pc, #396]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff f8a3 	bl	8000eb0 <__aeabi_fdiv>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff f9ed 	bl	800114c <_ZSt4asinf>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fb4f 	bl	8000418 <__aeabi_f2d>
 8001d7a:	a351      	add	r3, pc, #324	; (adr r3, 8001ec0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fba2 	bl	80004c8 <__aeabi_dmul>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7fe fe7e 	bl	8000a8c <__aeabi_d2f>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4a58      	ldr	r2, [pc, #352]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001d94:	6013      	str	r3, [r2, #0]

		  EKF.Run(gyro,acc);
 8001d96:	f107 0208 	add.w	r2, r7, #8
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4855      	ldr	r0, [pc, #340]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001da2:	f005 fd7d 	bl	80078a0 <_ZN15Kalman_Filtresi3RunEPfS0_>
		  state.angles[0]  	  = EKF.state.angles[0] + ROLL_OFFSET;
 8001da6:	4b54      	ldr	r3, [pc, #336]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fb33 	bl	8000418 <__aeabi_f2d>
 8001db2:	a345      	add	r3, pc, #276	; (adr r3, 8001ec8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db8:	f7fe f9d0 	bl	800015c <__adddf3>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f7fe fe62 	bl	8000a8c <__aeabi_d2f>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4a4c      	ldr	r2, [pc, #304]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001dcc:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1] + PITCH_OFFSET;
 8001dce:	4b4a      	ldr	r3, [pc, #296]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001dd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fb1f 	bl	8000418 <__aeabi_f2d>
 8001dda:	a33d      	add	r3, pc, #244	; (adr r3, 8001ed0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de0:	f7fe f9ba 	bl	8000158 <__aeabi_dsub>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4610      	mov	r0, r2
 8001dea:	4619      	mov	r1, r3
 8001dec:	f7fe fe4e 	bl	8000a8c <__aeabi_d2f>
 8001df0:	4603      	mov	r3, r0
 8001df2:	4a42      	ldr	r2, [pc, #264]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001df4:	6053      	str	r3, [r2, #4]
		  state.angles[2]   = 	EKF.state.angles[2];
 8001df6:	4b40      	ldr	r3, [pc, #256]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001df8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8001dfc:	4a3f      	ldr	r2, [pc, #252]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001dfe:	6093      	str	r3, [r2, #8]

		  state.rates[0] = gyroX;
 8001e00:	4b36      	ldr	r3, [pc, #216]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a3d      	ldr	r2, [pc, #244]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001e06:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = gyroY;
 8001e08:	4b35      	ldr	r3, [pc, #212]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a3b      	ldr	r2, [pc, #236]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001e0e:	6113      	str	r3, [r2, #16]
		  state.rates[2] = gyroZ;
 8001e10:	4b34      	ldr	r3, [pc, #208]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a39      	ldr	r2, [pc, #228]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001e16:	6153      	str	r3, [r2, #20]
		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));


		  controller.Run(state, state_des, ch[2]);
 8001e18:	4b39      	ldr	r3, [pc, #228]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f107 0c20 	add.w	ip, r7, #32
 8001e20:	4e36      	ldr	r6, [pc, #216]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001e22:	9310      	str	r3, [sp, #64]	; 0x40
 8001e24:	4b37      	ldr	r3, [pc, #220]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001e26:	ac07      	add	r4, sp, #28
 8001e28:	461d      	mov	r5, r3
 8001e2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e32:	682b      	ldr	r3, [r5, #0]
 8001e34:	6023      	str	r3, [r4, #0]
 8001e36:	466d      	mov	r5, sp
 8001e38:	f106 0408 	add.w	r4, r6, #8
 8001e3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e40:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001e44:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001e48:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001e4c:	492e      	ldr	r1, [pc, #184]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001e4e:	4660      	mov	r0, ip
 8001e50:	f004 fdb4 	bl	80069bc <_ZN10Controller3RunE5stateS0_i>
 8001e54:	f107 0320 	add.w	r3, r7, #32
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f954 	bl	8002106 <_ZNSt6vectorIdSaIdEED1Ev>
		  controller_output = controller.controller_output_pwm;
 8001e5e:	492b      	ldr	r1, [pc, #172]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001e60:	482b      	ldr	r0, [pc, #172]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001e62:	f000 f979 	bl	8002158 <_ZNSt6vectorIiSaIiEEaSERKS1_>
		  w1 = controller_output[0];
 8001e66:	2100      	movs	r1, #0
 8001e68:	4829      	ldr	r0, [pc, #164]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001e6a:	f000 f93d 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a28      	ldr	r2, [pc, #160]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001e74:	6013      	str	r3, [r2, #0]
		  w2 = controller_output[1];
 8001e76:	2101      	movs	r1, #1
 8001e78:	4825      	ldr	r0, [pc, #148]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001e7a:	f000 f935 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a25      	ldr	r2, [pc, #148]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001e84:	6013      	str	r3, [r2, #0]
		  w3 = controller_output[2];
 8001e86:	2102      	movs	r1, #2
 8001e88:	4821      	ldr	r0, [pc, #132]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001e8a:	f000 f92d 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a22      	ldr	r2, [pc, #136]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001e94:	6013      	str	r3, [r2, #0]
		  w4 = controller_output[3];
 8001e96:	2103      	movs	r1, #3
 8001e98:	481d      	ldr	r0, [pc, #116]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001e9a:	f000 f925 	bl	80020e8 <_ZNSt6vectorIiSaIiEEixEj>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1f      	ldr	r2, [pc, #124]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001ea4:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	481e      	ldr	r0, [pc, #120]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001eaa:	f001 fc97 	bl	80037dc <HAL_GPIO_TogglePin>

	}
	}
 8001eae:	bf00      	nop
 8001eb0:	3734      	adds	r7, #52	; 0x34
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	66666666 	.word	0x66666666
 8001ebc:	40406666 	.word	0x40406666
 8001ec0:	d4fdf3b6 	.word	0xd4fdf3b6
 8001ec4:	404ca978 	.word	0x404ca978
 8001ec8:	cccccccd 	.word	0xcccccccd
 8001ecc:	3fdccccc 	.word	0x3fdccccc
 8001ed0:	cccccccd 	.word	0xcccccccd
 8001ed4:	4014cccc 	.word	0x4014cccc
 8001ed8:	20000128 	.word	0x20000128
 8001edc:	20000240 	.word	0x20000240
 8001ee0:	20000244 	.word	0x20000244
 8001ee4:	20000248 	.word	0x20000248
 8001ee8:	20000250 	.word	0x20000250
 8001eec:	20000254 	.word	0x20000254
 8001ef0:	20000258 	.word	0x20000258
 8001ef4:	2000025c 	.word	0x2000025c
 8001ef8:	200002a8 	.word	0x200002a8
 8001efc:	20000284 	.word	0x20000284
 8001f00:	20000514 	.word	0x20000514
 8001f04:	20000260 	.word	0x20000260
 8001f08:	20000400 	.word	0x20000400
 8001f0c:	200004dc 	.word	0x200004dc
 8001f10:	200004e8 	.word	0x200004e8
 8001f14:	200004f4 	.word	0x200004f4
 8001f18:	200004f8 	.word	0x200004f8
 8001f1c:	200004fc 	.word	0x200004fc
 8001f20:	20000500 	.word	0x20000500
 8001f24:	40010c00 	.word	0x40010c00

08001f28 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a46      	ldr	r2, [pc, #280]	; (800204c <HAL_TIM_IC_CaptureCallback+0x124>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	f040 8084 	bne.w	8002042 <HAL_TIM_IC_CaptureCallback+0x11a>

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // if the interrupt source is channel1
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	7f1b      	ldrb	r3, [r3, #28]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d17f      	bne.n	8002042 <HAL_TIM_IC_CaptureCallback+0x11a>
	{
				IC_Val1 = IC_Val2;
 8001f42:	4b43      	ldr	r3, [pc, #268]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a43      	ldr	r2, [pc, #268]	; (8002054 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001f48:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);  // read second value
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f003 fed3 	bl	8005cf8 <HAL_TIM_ReadCapturedValue>
 8001f52:	4603      	mov	r3, r0
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b3e      	ldr	r3, [pc, #248]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001f58:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8001f5a:	4b3d      	ldr	r3, [pc, #244]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	4b3d      	ldr	r3, [pc, #244]	; (8002054 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	4a3c      	ldr	r2, [pc, #240]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f66:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8001f68:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	0fdb      	lsrs	r3, r3, #31
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <HAL_TIM_IC_CaptureCallback+0x5a>
					Diff+=65535;
 8001f74:	4b38      	ldr	r3, [pc, #224]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001f7c:	33ff      	adds	r3, #255	; 0xff
 8001f7e:	4a36      	ldr	r2, [pc, #216]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f80:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
				ch[i] = Diff;
 8001f82:	4b36      	ldr	r3, [pc, #216]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	b21b      	sxth	r3, r3
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4b33      	ldr	r3, [pc, #204]	; (8002058 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a34      	ldr	r2, [pc, #208]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001f90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				if(!sync) {
 8001f94:	4b33      	ldr	r3, [pc, #204]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d116      	bne.n	8001fca <HAL_TIM_IC_CaptureCallback+0xa2>
					if(ch[i] > CH0) {
 8001f9c:	4b2f      	ldr	r3, [pc, #188]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	b21b      	sxth	r3, r3
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	bfcc      	ite	gt
 8001fb2:	2301      	movgt	r3, #1
 8001fb4:	2300      	movle	r3, #0
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d006      	beq.n	8001fca <HAL_TIM_IC_CaptureCallback+0xa2>
						//ch[CH_NUM] = ch[i];
						i = -1;
 8001fbc:	4b27      	ldr	r3, [pc, #156]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001fbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fc2:	801a      	strh	r2, [r3, #0]
						sync = 1;
 8001fc4:	4b27      	ldr	r3, [pc, #156]	; (8002064 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	801a      	strh	r2, [r3, #0]
					}
				}



				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 8001fca:	4b25      	ldr	r3, [pc, #148]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4825      	ldr	r0, [pc, #148]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001fd4:	f006 fd19 	bl	8008a0a <_ZN3PID7pwm2angEt>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	4a24      	ldr	r2, [pc, #144]	; (800206c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001fdc:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 8001fde:	4b20      	ldr	r3, [pc, #128]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4820      	ldr	r0, [pc, #128]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001fe8:	f006 fd0f 	bl	8008a0a <_ZN3PID7pwm2angEt>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a1f      	ldr	r2, [pc, #124]	; (800206c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ff0:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 8001ffa:	4b19      	ldr	r3, [pc, #100]	; (8002060 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	4619      	mov	r1, r3
 8002002:	4819      	ldr	r0, [pc, #100]	; (8002068 <HAL_TIM_IC_CaptureCallback+0x140>)
 8002004:	f006 fd29 	bl	8008a5a <_ZN3PID8pwm2rateEt>
 8002008:	4603      	mov	r3, r0
 800200a:	4a18      	ldr	r2, [pc, #96]	; (800206c <HAL_TIM_IC_CaptureCallback+0x144>)
 800200c:	6153      	str	r3, [r2, #20]

				i++;
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	b21b      	sxth	r3, r3
 8002014:	b29b      	uxth	r3, r3
 8002016:	3301      	adds	r3, #1
 8002018:	b29b      	uxth	r3, r3
 800201a:	b21a      	sxth	r2, r3
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 800201e:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8002020:	4b0e      	ldr	r3, [pc, #56]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	b21b      	sxth	r3, r3
 8002026:	4619      	mov	r1, r3
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <HAL_TIM_IC_CaptureCallback+0x148>)
 800202a:	fb83 2301 	smull	r2, r3, r3, r1
 800202e:	105a      	asrs	r2, r3, #1
 8002030:	17cb      	asrs	r3, r1, #31
 8002032:	1ad2      	subs	r2, r2, r3
 8002034:	4613      	mov	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	4413      	add	r3, r2
 800203a:	1aca      	subs	r2, r1, r3
 800203c:	b212      	sxth	r2, r2
 800203e:	4b07      	ldr	r3, [pc, #28]	; (800205c <HAL_TIM_IC_CaptureCallback+0x134>)
 8002040:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000170 	.word	0x20000170
 8002050:	20000504 	.word	0x20000504
 8002054:	20000508 	.word	0x20000508
 8002058:	2000050c 	.word	0x2000050c
 800205c:	20000510 	.word	0x20000510
 8002060:	20000514 	.word	0x20000514
 8002064:	20000538 	.word	0x20000538
 8002068:	200003c0 	.word	0x200003c0
 800206c:	20000260 	.word	0x20000260
 8002070:	38e38e39 	.word	0x38e38e39

08002074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002078:	b672      	cpsid	i
}
 800207a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800207c:	e7fe      	b.n	800207c <Error_Handler+0x8>

0800207e <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f95b 	bl	8002342 <_ZNSaIiEC1Ev>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f963 	bl	800235a <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <_ZNSaIiED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f96a 	bl	8002380 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <_ZNSt12_Vector_baseIiSaIiEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80020ce:	461a      	mov	r2, r3
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f95f 	bl	8002394 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      }
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff f84f 	bl	800117c <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4618      	mov	r0, r3
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <_ZNSt6vectorIiSaIiEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
      }
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <_ZNSt6vectorIdSaIdEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002106:	b5b0      	push	{r4, r5, r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681c      	ldr	r4, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4618      	mov	r0, r3
 800211a:	f000 f973 	bl	8002404 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800211e:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002120:	461a      	mov	r2, r3
 8002122:	4629      	mov	r1, r5
 8002124:	4620      	mov	r0, r4
 8002126:	f000 f977 	bl	8002418 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>
      }
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4618      	mov	r0, r3
 800212e:	f000 f950 	bl	80023d2 <_ZNSt12_Vector_baseIdSaIdEED1Ev>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bdb0      	pop	{r4, r5, r7, pc}

0800213c <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE27_S_propagate_on_copy_assignEv>:
    { return _Base_type::select_on_container_copy_construction(__a); }

    static void _S_on_swap(_Alloc& __a, _Alloc& __b)
    { std::__alloc_on_swap(__a, __b); }

    static constexpr bool _S_propagate_on_copy_assign()
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
    { return _Base_type::propagate_on_container_copy_assignment::value; }
 8002140:	2300      	movs	r3, #0
 8002142:	4618      	mov	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr

0800214a <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE15_S_always_equalEv>:
    { return _Base_type::propagate_on_container_move_assignment::value; }

    static constexpr bool _S_propagate_on_swap()
    { return _Base_type::propagate_on_container_swap::value; }

    static constexpr bool _S_always_equal()
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0
    { return _Base_type::is_always_equal::value; }
 800214e:	2301      	movs	r3, #1
 8002150:	4618      	mov	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <_ZNSt6vectorIiSaIiEEaSERKS1_>:
      return __first;
    }

  template<typename _Tp, typename _Alloc>
    vector<_Tp, _Alloc>&
    vector<_Tp, _Alloc>::
 8002158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
    operator=(const vector<_Tp, _Alloc>& __x)
    {
      if (&__x != this)
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	429a      	cmp	r2, r3
 8002168:	f000 80e6 	beq.w	8002338 <_ZNSt6vectorIiSaIiEEaSERKS1_+0x1e0>
	{
	  _GLIBCXX_ASAN_ANNOTATE_REINIT;
#if __cplusplus >= 201103L
	  if (_Alloc_traits::_S_propagate_on_copy_assign())
 800216c:	f7ff ffe6 	bl	800213c <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE27_S_propagate_on_copy_assignEv>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d043      	beq.n	80021fe <_ZNSt6vectorIiSaIiEEaSERKS1_+0xa6>
	    {
	      if (!_Alloc_traits::_S_always_equal()
 8002176:	f7ff ffe8 	bl	800214a <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE15_S_always_equalEv>
 800217a:	4603      	mov	r3, r0
 800217c:	f083 0301 	eor.w	r3, r3, #1
 8002180:	b2db      	uxtb	r3, r3
	          && _M_get_Tp_allocator() != __x._M_get_Tp_allocator())
 8002182:	2b00      	cmp	r3, #0
 8002184:	d012      	beq.n	80021ac <_ZNSt6vectorIiSaIiEEaSERKS1_+0x54>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4618      	mov	r0, r3
 800218a:	f000 f953 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800218e:	4604      	mov	r4, r0
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f958 	bl	8002448 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8002198:	4603      	mov	r3, r0
 800219a:	4619      	mov	r1, r3
 800219c:	4620      	mov	r0, r4
 800219e:	f000 f95d 	bl	800245c <_ZStneRKSaIiES1_>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <_ZNSt6vectorIiSaIiEEaSERKS1_+0x54>
 80021a8:	2301      	movs	r3, #1
 80021aa:	e000      	b.n	80021ae <_ZNSt6vectorIiSaIiEEaSERKS1_+0x56>
 80021ac:	2300      	movs	r3, #0
	      if (!_Alloc_traits::_S_always_equal()
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d017      	beq.n	80021e2 <_ZNSt6vectorIiSaIiEEaSERKS1_+0x8a>
	        {
		  // replacement allocator cannot free existing storage
		  this->clear();
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f95d 	bl	8002472 <_ZNSt6vectorIiSaIiEE5clearEv>
		  _M_deallocate(this->_M_impl._M_start,
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6819      	ldr	r1, [r3, #0]
				this->_M_impl._M_end_of_storage
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689a      	ldr	r2, [r3, #8]
				- this->_M_impl._M_start);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	109b      	asrs	r3, r3, #2
		  _M_deallocate(this->_M_impl._M_start,
 80021ca:	461a      	mov	r2, r3
 80021cc:	f000 f8e2 	bl	8002394 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
		  this->_M_impl._M_start = nullptr;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
		  this->_M_impl._M_finish = nullptr;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	605a      	str	r2, [r3, #4]
		  this->_M_impl._M_end_of_storage = nullptr;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
		}
	      std::__alloc_on_copy(_M_get_Tp_allocator(),
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 f925 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80021ea:	4604      	mov	r4, r0
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f92a 	bl	8002448 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80021f4:	4603      	mov	r3, r0
 80021f6:	4619      	mov	r1, r3
 80021f8:	4620      	mov	r0, r4
 80021fa:	f000 f948 	bl	800248e <_ZSt15__alloc_on_copyISaIiEEvRT_RKS1_>
				   __x._M_get_Tp_allocator());
	    }
#endif
	  const size_type __xlen = __x.size();
 80021fe:	6838      	ldr	r0, [r7, #0]
 8002200:	f000 f953 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8002204:	60f8      	str	r0, [r7, #12]
	  if (__xlen > capacity())
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f95e 	bl	80024c8 <_ZNKSt6vectorIiSaIiEE8capacityEv>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	4293      	cmp	r3, r2
 8002212:	bf8c      	ite	hi
 8002214:	2301      	movhi	r3, #1
 8002216:	2300      	movls	r3, #0
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d032      	beq.n	8002284 <_ZNSt6vectorIiSaIiEEaSERKS1_+0x12c>
	    {
	      pointer __tmp = _M_allocate_and_copy(__xlen, __x.begin(),
 800221e:	6838      	ldr	r0, [r7, #0]
 8002220:	f000 f961 	bl	80024e6 <_ZNKSt6vectorIiSaIiEE5beginEv>
 8002224:	4604      	mov	r4, r0
 8002226:	6838      	ldr	r0, [r7, #0]
 8002228:	f000 f971 	bl	800250e <_ZNKSt6vectorIiSaIiEE3endEv>
 800222c:	4603      	mov	r3, r0
 800222e:	4622      	mov	r2, r4
 8002230:	68f9      	ldr	r1, [r7, #12]
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f97f 	bl	8002536 <_ZNSt6vectorIiSaIiEE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKiS1_EEEEPijT_S9_>
 8002238:	60b8      	str	r0, [r7, #8]
						   __x.end());
	      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681c      	ldr	r4, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685d      	ldr	r5, [r3, #4]
			    _M_get_Tp_allocator());
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4618      	mov	r0, r3
 8002246:	f000 f8f5 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800224a:	4603      	mov	r3, r0
	      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800224c:	461a      	mov	r2, r3
 800224e:	4629      	mov	r1, r5
 8002250:	4620      	mov	r0, r4
 8002252:	f000 f98c 	bl	800256e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
	      _M_deallocate(this->_M_impl._M_start,
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6819      	ldr	r1, [r3, #0]
			    this->_M_impl._M_end_of_storage
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
			    - this->_M_impl._M_start);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	109b      	asrs	r3, r3, #2
	      _M_deallocate(this->_M_impl._M_start,
 8002268:	461a      	mov	r2, r3
 800226a:	f000 f893 	bl	8002394 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
	      this->_M_impl._M_start = __tmp;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	601a      	str	r2, [r3, #0]
	      this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __xlen;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	441a      	add	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	e052      	b.n	800232a <_ZNSt6vectorIiSaIiEEaSERKS1_+0x1d2>
	    }
	  else if (size() >= __xlen)
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 f910 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4293      	cmp	r3, r2
 8002290:	bf94      	ite	ls
 8002292:	2301      	movls	r3, #1
 8002294:	2300      	movhi	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d020      	beq.n	80022de <_ZNSt6vectorIiSaIiEEaSERKS1_+0x186>
	    {
	      std::_Destroy(std::copy(__x.begin(), __x.end(), begin()),
 800229c:	6838      	ldr	r0, [r7, #0]
 800229e:	f000 f922 	bl	80024e6 <_ZNKSt6vectorIiSaIiEE5beginEv>
 80022a2:	4604      	mov	r4, r0
 80022a4:	6838      	ldr	r0, [r7, #0]
 80022a6:	f000 f932 	bl	800250e <_ZNKSt6vectorIiSaIiEE3endEv>
 80022aa:	4605      	mov	r5, r0
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f96c 	bl	800258a <_ZNSt6vectorIiSaIiEE5beginEv>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	4629      	mov	r1, r5
 80022b8:	4620      	mov	r0, r4
 80022ba:	f000 f976 	bl	80025aa <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEENS1_IPiS6_EEET0_T_SB_SA_>
 80022be:	4604      	mov	r4, r0
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f98a 	bl	80025da <_ZNSt6vectorIiSaIiEE3endEv>
 80022c6:	4605      	mov	r5, r0
			    end(), _M_get_Tp_allocator());
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 f8b2 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80022d0:	4603      	mov	r3, r0
	      std::_Destroy(std::copy(__x.begin(), __x.end(), begin()),
 80022d2:	461a      	mov	r2, r3
 80022d4:	4629      	mov	r1, r5
 80022d6:	4620      	mov	r0, r4
 80022d8:	f000 f990 	bl	80025fc <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEiEvT_S7_RSaIT0_E>
 80022dc:	e025      	b.n	800232a <_ZNSt6vectorIiSaIiEEaSERKS1_+0x1d2>
	    }
	  else
	    {
	      std::copy(__x._M_impl._M_start, __x._M_impl._M_start + size(),
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681d      	ldr	r5, [r3, #0]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681c      	ldr	r4, [r3, #0]
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f8df 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 80022ec:	4603      	mov	r3, r0
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	18e1      	adds	r1, r4, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	4628      	mov	r0, r5
 80022fa:	f000 f98d 	bl	8002618 <_ZSt4copyIPiS0_ET0_T_S2_S1_>
			this->_M_impl._M_start);
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681c      	ldr	r4, [r3, #0]
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f8d1 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8002308:	4603      	mov	r3, r0
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	441c      	add	r4, r3
					  __x._M_impl._M_finish,
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685d      	ldr	r5, [r3, #4]
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685e      	ldr	r6, [r3, #4]
					  this->_M_impl._M_finish,
					  _M_get_Tp_allocator());
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4618      	mov	r0, r3
 800231a:	f000 f88b 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800231e:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 8002320:	4632      	mov	r2, r6
 8002322:	4629      	mov	r1, r5
 8002324:	4620      	mov	r0, r4
 8002326:	f000 f98f 	bl	8002648 <_ZSt22__uninitialized_copy_aIPiS0_iET0_T_S2_S1_RSaIT1_E>
	    }
	  this->_M_impl._M_finish = this->_M_impl._M_start + __xlen;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	441a      	add	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	605a      	str	r2, [r3, #4]
	}
      return *this;
 8002338:	687b      	ldr	r3, [r7, #4]
    }
 800233a:	4618      	mov	r0, r3
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002342 <_ZNSaIiEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f98d 	bl	800266a <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
	{ }
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
	if (__p)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d005      	beq.n	80023b2 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	68b9      	ldr	r1, [r7, #8]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f000 f966 	bl	800267e <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>:
      struct _Vector_impl
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f96a 	bl	800269c <_ZNSaIdED1Ev>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <_ZNSt12_Vector_baseIdSaIdEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 80023ea:	461a      	mov	r2, r3
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 f961 	bl	80026b4 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>
      }
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ffe0 	bl	80023ba <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f000 f957 	bl	80026da <_ZSt8_DestroyIPdEvT_S1_>
    }
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr

08002448 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <_ZStneRKSaIiES1_>:
      friend bool
      operator==(const allocator&, const allocator&) _GLIBCXX_NOTHROW
      { return true; }

      friend bool
      operator!=(const allocator&, const allocator&) _GLIBCXX_NOTHROW
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
      { return false; }
 8002466:	2300      	movs	r3, #0
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr

08002472 <_ZNSt6vectorIiSaIiEE5clearEv>:
       *  elements, and that if the elements themselves are pointers, the
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      void
      clear() _GLIBCXX_NOEXCEPT
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4619      	mov	r1, r3
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 f937 	bl	80026f4 <_ZNSt6vectorIiSaIiEE15_M_erase_at_endEPi>
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <_ZSt15__alloc_on_copyISaIiEEvRT_RKS1_>:
    inline void
    __do_alloc_on_copy(_Alloc&, const _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_copy(_Alloc& __one, const _Alloc& __two)
 800248e:	b580      	push	{r7, lr}
 8002490:	b084      	sub	sp, #16
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_copy_assignment __pocca;
      __do_alloc_on_copy(__one, __two, __pocca());
 8002498:	461a      	mov	r2, r3
 800249a:	6839      	ldr	r1, [r7, #0]
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f94a 	bl	8002736 <_ZSt18__do_alloc_on_copyISaIiEEvRT_RKS1_St17integral_constantIbLb0EE>
    }
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	109b      	asrs	r3, r3, #2
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <_ZNKSt6vectorIiSaIiEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_end_of_storage
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689a      	ldr	r2, [r3, #8]
			 - this->_M_impl._M_start); }
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	109b      	asrs	r3, r3, #2
 80024dc:	4618      	mov	r0, r3
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <_ZNKSt6vectorIiSaIiEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	f107 020c 	add.w	r2, r7, #12
 80024f8:	f107 0308 	add.w	r3, r7, #8
 80024fc:	4611      	mov	r1, r2
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f924 	bl	800274c <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <_ZNKSt6vectorIiSaIiEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	f107 020c 	add.w	r2, r7, #12
 8002520:	f107 0308 	add.w	r3, r7, #8
 8002524:	4611      	mov	r1, r2
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f910 	bl	800274c <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <_ZNSt6vectorIiSaIiEE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKiS1_EEEEPijT_S9_>:
       *  Memory expansion handler.  Uses the member allocation function to
       *  obtain @a n bytes of memory, and then copies [first,last) into it.
       */
      template<typename _ForwardIterator>
	pointer
	_M_allocate_and_copy(size_type __n,
 8002536:	b580      	push	{r7, lr}
 8002538:	b086      	sub	sp, #24
 800253a:	af00      	add	r7, sp, #0
 800253c:	60f8      	str	r0, [r7, #12]
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	603b      	str	r3, [r7, #0]
			     _ForwardIterator __first, _ForwardIterator __last)
	{
	  pointer __result = this->_M_allocate(__n);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	4618      	mov	r0, r3
 800254a:	f000 f90e 	bl	800276a <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 800254e:	6178      	str	r0, [r7, #20]
	  __try
	    {
	      std::__uninitialized_copy_a(__first, __last, __result,
					  _M_get_Tp_allocator());
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff ff6e 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8002558:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__first, __last, __result,
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	6839      	ldr	r1, [r7, #0]
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f917 	bl	8002792 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiiET0_T_SA_S9_RSaIT1_E>
	      return __result;
 8002564:	697b      	ldr	r3, [r7, #20]
	  __catch(...)
	    {
	      _M_deallocate(__result, __n);
	      __throw_exception_again;
	    }
	}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 800257a:	68b9      	ldr	r1, [r7, #8]
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 f919 	bl	80027b4 <_ZSt8_DestroyIPiEvT_S1_>
    }
 8002582:	bf00      	nop
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <_ZNSt6vectorIiSaIiEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800258a:	b580      	push	{r7, lr}
 800258c:	b084      	sub	sp, #16
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f917 	bl	80027ce <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEENS1_IPiS6_EEET0_T_SB_SA_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80025aa:	b590      	push	{r4, r7, lr}
 80025ac:	b085      	sub	sp, #20
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f918 	bl	80027ec <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 80025bc:	4604      	mov	r4, r0
 80025be:	68b8      	ldr	r0, [r7, #8]
 80025c0:	f000 f914 	bl	80027ec <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 80025c4:	4603      	mov	r3, r0
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4619      	mov	r1, r3
 80025ca:	4620      	mov	r0, r4
 80025cc:	f000 f918 	bl	8002800 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEENS1_IPiS6_EEET1_T0_SB_SA_>
 80025d0:	4603      	mov	r3, r0
    }
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}

080025da <_ZNSt6vectorIiSaIiEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80025da:	b580      	push	{r7, lr}
 80025dc:	b084      	sub	sp, #16
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	1d1a      	adds	r2, r3, #4
 80025e6:	f107 030c 	add.w	r3, r7, #12
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f8ee 	bl	80027ce <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEiEvT_S7_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f919 	bl	8002842 <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEEvT_S7_>
    }
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <_ZSt4copyIPiS0_ET0_T_S2_S1_>:
    copy(_II __first, _II __last, _OI __result)
 8002618:	b590      	push	{r4, r7, lr}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f919 	bl	800285c <_ZSt12__miter_baseIPiET_S1_>
 800262a:	4604      	mov	r4, r0
 800262c:	68b8      	ldr	r0, [r7, #8]
 800262e:	f000 f915 	bl	800285c <_ZSt12__miter_baseIPiET_S1_>
 8002632:	4603      	mov	r3, r0
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4619      	mov	r1, r3
 8002638:	4620      	mov	r0, r4
 800263a:	f000 f919 	bl	8002870 <_ZSt14__copy_move_a2ILb0EPiS0_ET1_T0_S2_S1_>
 800263e:	4603      	mov	r3, r0
    }
 8002640:	4618      	mov	r0, r3
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	bd90      	pop	{r4, r7, pc}

08002648 <_ZSt22__uninitialized_copy_aIPiS0_iET0_T_S2_S1_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 f92b 	bl	80028b6 <_ZSt18uninitialized_copyIPiS0_ET0_T_S2_S1_>
 8002660:	4603      	mov	r3, r0
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800267e:	b580      	push	{r7, lr}
 8002680:	b084      	sub	sp, #16
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 f923 	bl	80028da <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>
 8002694:	bf00      	nop
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <_ZNSaIdED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f925 	bl	80028f4 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>:
      _M_deallocate(pointer __p, size_t __n)
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
	if (__p)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	68b9      	ldr	r1, [r7, #8]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 f91b 	bl	8002908 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>
      }
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <_ZSt8_DestroyIPdEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80026e4:	6839      	ldr	r1, [r7, #0]
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f91d 	bl	8002926 <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>
    }
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_ZNSt6vectorIiSaIiEE15_M_erase_at_endEPi>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	109b      	asrs	r3, r3, #2
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d00e      	beq.n	800272e <_ZNSt6vectorIiSaIiEE15_M_erase_at_endEPi+0x3a>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fe8c 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800271c:	4603      	mov	r3, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 800271e:	461a      	mov	r2, r3
 8002720:	4621      	mov	r1, r4
 8002722:	6838      	ldr	r0, [r7, #0]
 8002724:	f7ff ff23 	bl	800256e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	bd90      	pop	{r4, r7, pc}

08002736 <_ZSt18__do_alloc_on_copyISaIiEEvRT_RKS1_St17integral_constantIbLb0EE>:
    __do_alloc_on_copy(_Alloc&, const _Alloc&, false_type)
 8002736:	b480      	push	{r7}
 8002738:	b085      	sub	sp, #20
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	713a      	strb	r2, [r7, #4]
    { }
 8002742:	bf00      	nop
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d006      	beq.n	8002788 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x1e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6839      	ldr	r1, [r7, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f8db 	bl	800293a <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 8002784:	4603      	mov	r3, r0
 8002786:	e000      	b.n	800278a <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 8002788:	2300      	movs	r3, #0
      }
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiiET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f000 f8d7 	bl	8002958 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>
 80027aa:	4603      	mov	r3, r0
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <_ZSt8_DestroyIPiEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80027be:	6839      	ldr	r1, [r7, #0]
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f8db 	bl	800297c <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
 80027d6:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4618      	mov	r0, r3
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    { return __it; }
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4618      	mov	r0, r3
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr

08002800 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEENS1_IPiS6_EEET1_T0_SB_SA_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002800:	b5b0      	push	{r4, r5, r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 f8bf 	bl	8002990 <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8002812:	4604      	mov	r4, r0
 8002814:	68b8      	ldr	r0, [r7, #8]
 8002816:	f000 f8bb 	bl	8002990 <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 800281a:	4605      	mov	r5, r0
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f8c5 	bl	80029ac <_ZSt12__niter_baseIPiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>
 8002822:	4603      	mov	r3, r0
 8002824:	461a      	mov	r2, r3
 8002826:	4629      	mov	r1, r5
 8002828:	4620      	mov	r0, r4
 800282a:	f000 f8cd 	bl	80029c8 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>
 800282e:	4603      	mov	r3, r0
 8002830:	4619      	mov	r1, r3
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f8da 	bl	80029ec <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEES2_ET_S7_T0_>
 8002838:	4603      	mov	r3, r0
    }
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bdb0      	pop	{r4, r5, r7, pc}

08002842 <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEEvT_S7_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f8e3 	bl	8002a1a <_ZNSt12_Destroy_auxILb1EE9__destroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEEEvT_S9_>
    }
 8002854:	bf00      	nop
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <_ZSt12__miter_baseIPiET_S1_>:
    __miter_base(_Iterator __it)
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <_ZSt14__copy_move_a2ILb0EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002870:	b5b0      	push	{r4, r5, r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 f8d6 	bl	8002a2e <_ZSt12__niter_baseIPiET_S1_>
 8002882:	4604      	mov	r4, r0
 8002884:	68b8      	ldr	r0, [r7, #8]
 8002886:	f000 f8d2 	bl	8002a2e <_ZSt12__niter_baseIPiET_S1_>
 800288a:	4605      	mov	r5, r0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f8cd 	bl	8002a2e <_ZSt12__niter_baseIPiET_S1_>
 8002894:	4603      	mov	r3, r0
 8002896:	461a      	mov	r2, r3
 8002898:	4629      	mov	r1, r5
 800289a:	4620      	mov	r0, r4
 800289c:	f000 f8d1 	bl	8002a42 <_ZSt13__copy_move_aILb0EPiS0_ET1_T0_S2_S1_>
 80028a0:	4602      	mov	r2, r0
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 f8dd 	bl	8002a66 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 80028ac:	4603      	mov	r3, r0
    }
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bdb0      	pop	{r4, r5, r7, pc}

080028b6 <_ZSt18uninitialized_copyIPiS0_ET0_T_S2_S1_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b086      	sub	sp, #24
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	60f8      	str	r0, [r7, #12]
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80028c2:	2301      	movs	r3, #1
 80028c4:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f8d6 	bl	8002a7c <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPiS2_EET0_T_S4_S3_>
 80028d0:	4603      	mov	r3, r0
    }
 80028d2:	4618      	mov	r0, r3
 80028d4:	3718      	adds	r7, #24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 80028e6:	68b8      	ldr	r0, [r7, #8]
 80028e8:	f006 f932 	bl	8008b50 <_ZdlPv>
      }
 80028ec:	bf00      	nop
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	68b9      	ldr	r1, [r7, #8]
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f000 f8bf 	bl	8002a9c <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>
 800291e:	bf00      	nop
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	6039      	str	r1, [r7, #0]
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr

0800293a <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002944:	2200      	movs	r2, #0
 8002946:	6839      	ldr	r1, [r7, #0]
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f8b4 	bl	8002ab6 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>
 800294e:	4603      	mov	r3, r0
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8002964:	2301      	movs	r3, #1
 8002966:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f8c0 	bl	8002af2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiEET0_T_SC_SB_>
 8002972:	4603      	mov	r3, r0
    }
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
{
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f8b9 	bl	8002b12 <_ZNK9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEE4baseEv>
 80029a0:	4603      	mov	r3, r0
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <_ZSt12__niter_baseIPiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>:
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f8b5 	bl	8002b26 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80029bc:	4603      	mov	r3, r0
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 80029d4:	2301      	movs	r3, #1
 80029d6:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	68b9      	ldr	r1, [r7, #8]
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 f8ac 	bl	8002b3a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 80029e2:	4603      	mov	r3, r0
    }
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEES2_ET_S7_T0_>:
    __niter_wrap(_From __from, _To __res)
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
    { return __from + (__res - std::__niter_base(__from)); }
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7ff ffd8 	bl	80029ac <_ZSt12__niter_baseIPiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>
 80029fc:	4602      	mov	r2, r0
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	109b      	asrs	r3, r3, #2
 8002a04:	461a      	mov	r2, r3
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	4611      	mov	r1, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 f8b2 	bl	8002b74 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEplEi>
 8002a10:	4603      	mov	r3, r0
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <_ZNSt12_Destroy_auxILb1EE9__destroyIN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEEEEvT_S9_>:
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr

08002a42 <_ZSt13__copy_move_aILb0EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b086      	sub	sp, #24
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8002a4e:	2301      	movs	r3, #1
 8002a50:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 f86f 	bl	8002b3a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 8002a5c:	4603      	mov	r3, r0
    }
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
 8002a6e:	6039      	str	r1, [r7, #0]
    { return __res; }
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr

08002a7c <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPiS2_EET0_T_S4_S3_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	68b9      	ldr	r1, [r7, #8]
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff fdc3 	bl	8002618 <_ZSt4copyIPiS0_ET0_T_S2_S1_>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>:
      deallocate(pointer __p, size_type)
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8002aa8:	68b8      	ldr	r0, [r7, #8]
 8002aaa:	f006 f851 	bl	8008b50 <_ZdlPv>
      }
 8002aae:	bf00      	nop
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b084      	sub	sp, #16
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	60f8      	str	r0, [r7, #12]
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f000 f86e 	bl	8002ba4 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bf8c      	ite	hi
 8002ad0:	2301      	movhi	r3, #1
 8002ad2:	2300      	movls	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8002ada:	f006 f84c 	bl	8008b76 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f006 f836 	bl	8008b54 <_Znwj>
 8002ae8:	4603      	mov	r3, r0
      }
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b084      	sub	sp, #16
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f859 	bl	8002bba <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <_ZNK9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr

08002b26 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	60f8      	str	r0, [r7, #12]
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	109b      	asrs	r3, r3, #2
 8002b4e:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d006      	beq.n	8002b64 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	68f9      	ldr	r1, [r7, #12]
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f006 fa3e 	bl	8008fe0 <memmove>
	  return __result + _Num;
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	4413      	add	r3, r2
	}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3718      	adds	r7, #24
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEplEi>:
      operator+(difference_type __n) const _GLIBCXX_NOEXCEPT
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
      { return __normal_iterator(_M_current + __n); }
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	f107 020c 	add.w	r2, r7, #12
 8002b8e:	f107 0308 	add.w	r3, r7, #8
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fe1a 	bl	80027ce <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002bac:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr

08002bba <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>:
    copy(_II __first, _II __last, _OI __result)
 8002bba:	b590      	push	{r4, r7, lr}
 8002bbc:	b085      	sub	sp, #20
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	60f8      	str	r0, [r7, #12]
 8002bc2:	60b9      	str	r1, [r7, #8]
 8002bc4:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f7ff fe10 	bl	80027ec <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 8002bcc:	4604      	mov	r4, r0
 8002bce:	68b8      	ldr	r0, [r7, #8]
 8002bd0:	f7ff fe0c 	bl	80027ec <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f000 f805 	bl	8002bea <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET1_T0_SA_S9_>
 8002be0:	4603      	mov	r3, r0
    }
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd90      	pop	{r4, r7, pc}

08002bea <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET1_T0_SA_S9_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002bea:	b5b0      	push	{r4, r5, r7, lr}
 8002bec:	b084      	sub	sp, #16
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f7ff feca 	bl	8002990 <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8002bfc:	4604      	mov	r4, r0
 8002bfe:	68b8      	ldr	r0, [r7, #8]
 8002c00:	f7ff fec6 	bl	8002990 <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8002c04:	4605      	mov	r5, r0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff10 	bl	8002a2e <_ZSt12__niter_baseIPiET_S1_>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	4629      	mov	r1, r5
 8002c14:	4620      	mov	r0, r4
 8002c16:	f7ff fed7 	bl	80029c8 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	1d3b      	adds	r3, r7, #4
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff20 	bl	8002a66 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8002c26:	4603      	mov	r3, r0
    }
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bdb0      	pop	{r4, r5, r7, pc}

08002c30 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d110      	bne.n	8002c62 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d10b      	bne.n	8002c62 <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 8002c4a:	4812      	ldr	r0, [pc, #72]	; (8002c94 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002c4c:	f004 fde8 	bl	8007820 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 8002c50:	4811      	ldr	r0, [pc, #68]	; (8002c98 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002c52:	f005 fbf5 	bl	8008440 <_ZN3PIDC1Ev>
Controller controller;
 8002c56:	4811      	ldr	r0, [pc, #68]	; (8002c9c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002c58:	f003 fdfe 	bl	8006858 <_ZN10ControllerC1Ev>
std::vector<int> controller_output;
 8002c5c:	4810      	ldr	r0, [pc, #64]	; (8002ca0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002c5e:	f7fe faa6 	bl	80011ae <_ZNSt6vectorIiSaIiEEC1Ev>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d110      	bne.n	8002c8a <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10b      	bne.n	8002c8a <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8002c72:	480b      	ldr	r0, [pc, #44]	; (8002ca0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002c74:	f000 f816 	bl	8002ca4 <_ZNSt6vectorIiSaIiEED1Ev>
Controller controller;
 8002c78:	4808      	ldr	r0, [pc, #32]	; (8002c9c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002c7a:	f004 f907 	bl	8006e8c <_ZN10ControllerD1Ev>
PID pid;
 8002c7e:	4806      	ldr	r0, [pc, #24]	; (8002c98 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002c80:	f005 ff5c 	bl	8008b3c <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 8002c84:	4803      	ldr	r0, [pc, #12]	; (8002c94 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002c86:	f005 fbd1 	bl	800842c <_ZN15Kalman_FiltresiD1Ev>
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200002a8 	.word	0x200002a8
 8002c98:	200003c0 	.word	0x200003c0
 8002c9c:	20000400 	.word	0x20000400
 8002ca0:	200004e8 	.word	0x200004e8

08002ca4 <_ZNSt6vectorIiSaIiEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002ca4:	b5b0      	push	{r4, r5, r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681c      	ldr	r4, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fbbc 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8002cbc:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	4629      	mov	r1, r5
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f7ff fc53 	bl	800256e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      }
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff f9f3 	bl	80020b6 <_ZNSt12_Vector_baseIiSaIiEED1Ev>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bdb0      	pop	{r4, r5, r7, pc}

08002cda <_GLOBAL__sub_I_hi2c1>:
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ce2:	2001      	movs	r0, #1
 8002ce4:	f7ff ffa4 	bl	8002c30 <_Z41__static_initialization_and_destruction_0ii>
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <_GLOBAL__sub_D_hi2c1>:
 8002cea:	b580      	push	{r7, lr}
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff ff9c 	bl	8002c30 <_Z41__static_initialization_and_destruction_0ii>
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d02:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	4a14      	ldr	r2, [pc, #80]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	6193      	str	r3, [r2, #24]
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	60bb      	str	r3, [r7, #8]
 8002d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	4a0e      	ldr	r2, [pc, #56]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d24:	61d3      	str	r3, [r2, #28]
 8002d26:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	607b      	str	r3, [r7, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d32:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <HAL_MspInit+0x60>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <HAL_MspInit+0x60>)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40010000 	.word	0x40010000

08002d60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a15      	ldr	r2, [pc, #84]	; (8002dd0 <HAL_I2C_MspInit+0x70>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d123      	bne.n	8002dc8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d80:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	4a13      	ldr	r2, [pc, #76]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002d86:	f043 0308 	orr.w	r3, r3, #8
 8002d8a:	6193      	str	r3, [r2, #24]
 8002d8c:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d98:	23c0      	movs	r3, #192	; 0xc0
 8002d9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d9c:	2312      	movs	r3, #18
 8002d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002da0:	2303      	movs	r3, #3
 8002da2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da4:	f107 0310 	add.w	r3, r7, #16
 8002da8:	4619      	mov	r1, r3
 8002daa:	480b      	ldr	r0, [pc, #44]	; (8002dd8 <HAL_I2C_MspInit+0x78>)
 8002dac:	f000 fb7a 	bl	80034a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002db0:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	4a07      	ldr	r2, [pc, #28]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002db6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002dba:	61d3      	str	r3, [r2, #28]
 8002dbc:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <HAL_I2C_MspInit+0x74>)
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002dc8:	bf00      	nop
 8002dca:	3720      	adds	r7, #32
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40005400 	.word	0x40005400
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40010c00 	.word	0x40010c00

08002ddc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a09      	ldr	r2, [pc, #36]	; (8002e10 <HAL_TIM_PWM_MspInit+0x34>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d10b      	bne.n	8002e06 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dee:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <HAL_TIM_PWM_MspInit+0x38>)
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	4a08      	ldr	r2, [pc, #32]	; (8002e14 <HAL_TIM_PWM_MspInit+0x38>)
 8002df4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002df8:	6193      	str	r3, [r2, #24]
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_TIM_PWM_MspInit+0x38>)
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002e06:	bf00      	nop
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr
 8002e10:	40012c00 	.word	0x40012c00
 8002e14:	40021000 	.word	0x40021000

08002e18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08a      	sub	sp, #40	; 0x28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0318 	add.w	r3, r7, #24
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e36:	d114      	bne.n	8002e62 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e38:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	61d3      	str	r3, [r2, #28]
 8002e44:	4b2a      	ldr	r3, [pc, #168]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2101      	movs	r1, #1
 8002e54:	201c      	movs	r0, #28
 8002e56:	f000 faee 	bl	8003436 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e5a:	201c      	movs	r0, #28
 8002e5c:	f000 fb07 	bl	800346e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e60:	e042      	b.n	8002ee8 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a23      	ldr	r2, [pc, #140]	; (8002ef4 <HAL_TIM_Base_MspInit+0xdc>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d12c      	bne.n	8002ec6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e6c:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	4a1f      	ldr	r2, [pc, #124]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e72:	f043 0302 	orr.w	r3, r3, #2
 8002e76:	61d3      	str	r3, [r2, #28]
 8002e78:	4b1d      	ldr	r3, [pc, #116]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e84:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	4a19      	ldr	r2, [pc, #100]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e8a:	f043 0304 	orr.w	r3, r3, #4
 8002e8e:	6193      	str	r3, [r2, #24]
 8002e90:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e9c:	2380      	movs	r3, #128	; 0x80
 8002e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea8:	f107 0318 	add.w	r3, r7, #24
 8002eac:	4619      	mov	r1, r3
 8002eae:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <HAL_TIM_Base_MspInit+0xe0>)
 8002eb0:	f000 faf8 	bl	80034a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	201d      	movs	r0, #29
 8002eba:	f000 fabc 	bl	8003436 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ebe:	201d      	movs	r0, #29
 8002ec0:	f000 fad5 	bl	800346e <HAL_NVIC_EnableIRQ>
}
 8002ec4:	e010      	b.n	8002ee8 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a0c      	ldr	r2, [pc, #48]	; (8002efc <HAL_TIM_Base_MspInit+0xe4>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d10b      	bne.n	8002ee8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ed0:	4b07      	ldr	r3, [pc, #28]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	4a06      	ldr	r2, [pc, #24]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002ed6:	f043 0304 	orr.w	r3, r3, #4
 8002eda:	61d3      	str	r3, [r2, #28]
 8002edc:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <HAL_TIM_Base_MspInit+0xd8>)
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
}
 8002ee8:	bf00      	nop
 8002eea:	3728      	adds	r7, #40	; 0x28
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	40000400 	.word	0x40000400
 8002ef8:	40010800 	.word	0x40010800
 8002efc:	40000800 	.word	0x40000800

08002f00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 0310 	add.w	r3, r7, #16
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a10      	ldr	r2, [pc, #64]	; (8002f5c <HAL_TIM_MspPostInit+0x5c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d118      	bne.n	8002f52 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f20:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <HAL_TIM_MspPostInit+0x60>)
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	4a0e      	ldr	r2, [pc, #56]	; (8002f60 <HAL_TIM_MspPostInit+0x60>)
 8002f26:	f043 0304 	orr.w	r3, r3, #4
 8002f2a:	6193      	str	r3, [r2, #24]
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <HAL_TIM_MspPostInit+0x60>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002f38:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002f3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f42:	2302      	movs	r3, #2
 8002f44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f46:	f107 0310 	add.w	r3, r7, #16
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4805      	ldr	r0, [pc, #20]	; (8002f64 <HAL_TIM_MspPostInit+0x64>)
 8002f4e:	f000 faa9 	bl	80034a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f52:	bf00      	nop
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40012c00 	.word	0x40012c00
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40010800 	.word	0x40010800

08002f68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0310 	add.w	r3, r7, #16
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a1b      	ldr	r2, [pc, #108]	; (8002ff0 <HAL_UART_MspInit+0x88>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d12f      	bne.n	8002fe8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f88:	4b1a      	ldr	r3, [pc, #104]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002f8a:	69db      	ldr	r3, [r3, #28]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f92:	61d3      	str	r3, [r2, #28]
 8002f94:	4b17      	ldr	r3, [pc, #92]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa0:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	4a13      	ldr	r2, [pc, #76]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002fa6:	f043 0304 	orr.w	r3, r3, #4
 8002faa:	6193      	str	r3, [r2, #24]
 8002fac:	4b11      	ldr	r3, [pc, #68]	; (8002ff4 <HAL_UART_MspInit+0x8c>)
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fb8:	2304      	movs	r3, #4
 8002fba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc4:	f107 0310 	add.w	r3, r7, #16
 8002fc8:	4619      	mov	r1, r3
 8002fca:	480b      	ldr	r0, [pc, #44]	; (8002ff8 <HAL_UART_MspInit+0x90>)
 8002fcc:	f000 fa6a 	bl	80034a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fdc:	f107 0310 	add.w	r3, r7, #16
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4805      	ldr	r0, [pc, #20]	; (8002ff8 <HAL_UART_MspInit+0x90>)
 8002fe4:	f000 fa5e 	bl	80034a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fe8:	bf00      	nop
 8002fea:	3720      	adds	r7, #32
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40004400 	.word	0x40004400
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40010800 	.word	0x40010800

08002ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003000:	e7fe      	b.n	8003000 <NMI_Handler+0x4>

08003002 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003002:	b480      	push	{r7}
 8003004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003006:	e7fe      	b.n	8003006 <HardFault_Handler+0x4>

08003008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800300c:	e7fe      	b.n	800300c <MemManage_Handler+0x4>

0800300e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800300e:	b480      	push	{r7}
 8003010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003012:	e7fe      	b.n	8003012 <BusFault_Handler+0x4>

08003014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003018:	e7fe      	b.n	8003018 <UsageFault_Handler+0x4>

0800301a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800301a:	b480      	push	{r7}
 800301c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800301e:	bf00      	nop
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr

08003026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003026:	b480      	push	{r7}
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003032:	b480      	push	{r7}
 8003034:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003036:	bf00      	nop
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr

0800303e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003042:	f000 f8e1 	bl	8003208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003050:	4802      	ldr	r0, [pc, #8]	; (800305c <TIM2_IRQHandler+0x10>)
 8003052:	f002 fb33 	bl	80056bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20000128 	.word	0x20000128

08003060 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003064:	4802      	ldr	r0, [pc, #8]	; (8003070 <TIM3_IRQHandler+0x10>)
 8003066:	f002 fb29 	bl	80056bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000170 	.word	0x20000170

08003074 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
	return 1;
 8003078:	2301      	movs	r3, #1
}
 800307a:	4618      	mov	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr

08003082 <_kill>:

int _kill(int pid, int sig)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b082      	sub	sp, #8
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800308c:	f005 ff6e 	bl	8008f6c <__errno>
 8003090:	4603      	mov	r3, r0
 8003092:	2216      	movs	r2, #22
 8003094:	601a      	str	r2, [r3, #0]
	return -1;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <_exit>:

void _exit (int status)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030aa:	f04f 31ff 	mov.w	r1, #4294967295
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff ffe7 	bl	8003082 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030b4:	e7fe      	b.n	80030b4 <_exit+0x12>
	...

080030b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030c0:	4a14      	ldr	r2, [pc, #80]	; (8003114 <_sbrk+0x5c>)
 80030c2:	4b15      	ldr	r3, [pc, #84]	; (8003118 <_sbrk+0x60>)
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030cc:	4b13      	ldr	r3, [pc, #76]	; (800311c <_sbrk+0x64>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030d4:	4b11      	ldr	r3, [pc, #68]	; (800311c <_sbrk+0x64>)
 80030d6:	4a12      	ldr	r2, [pc, #72]	; (8003120 <_sbrk+0x68>)
 80030d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030da:	4b10      	ldr	r3, [pc, #64]	; (800311c <_sbrk+0x64>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4413      	add	r3, r2
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d207      	bcs.n	80030f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030e8:	f005 ff40 	bl	8008f6c <__errno>
 80030ec:	4603      	mov	r3, r0
 80030ee:	220c      	movs	r2, #12
 80030f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030f2:	f04f 33ff 	mov.w	r3, #4294967295
 80030f6:	e009      	b.n	800310c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030f8:	4b08      	ldr	r3, [pc, #32]	; (800311c <_sbrk+0x64>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <_sbrk+0x64>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4413      	add	r3, r2
 8003106:	4a05      	ldr	r2, [pc, #20]	; (800311c <_sbrk+0x64>)
 8003108:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800310a:	68fb      	ldr	r3, [r7, #12]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20005000 	.word	0x20005000
 8003118:	00000400 	.word	0x00000400
 800311c:	20000548 	.word	0x20000548
 8003120:	20000570 	.word	0x20000570

08003124 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr

08003130 <Reset_Handler>:
 8003130:	2100      	movs	r1, #0
 8003132:	e003      	b.n	800313c <LoopCopyDataInit>

08003134 <CopyDataInit>:
 8003134:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <LoopFillZerobss+0x14>)
 8003136:	585b      	ldr	r3, [r3, r1]
 8003138:	5043      	str	r3, [r0, r1]
 800313a:	3104      	adds	r1, #4

0800313c <LoopCopyDataInit>:
 800313c:	480a      	ldr	r0, [pc, #40]	; (8003168 <LoopFillZerobss+0x18>)
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <LoopFillZerobss+0x1c>)
 8003140:	1842      	adds	r2, r0, r1
 8003142:	429a      	cmp	r2, r3
 8003144:	d3f6      	bcc.n	8003134 <CopyDataInit>
 8003146:	4a0a      	ldr	r2, [pc, #40]	; (8003170 <LoopFillZerobss+0x20>)
 8003148:	e002      	b.n	8003150 <LoopFillZerobss>

0800314a <FillZerobss>:
 800314a:	2300      	movs	r3, #0
 800314c:	f842 3b04 	str.w	r3, [r2], #4

08003150 <LoopFillZerobss>:
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <LoopFillZerobss+0x24>)
 8003152:	429a      	cmp	r2, r3
 8003154:	d3f9      	bcc.n	800314a <FillZerobss>
 8003156:	f7ff ffe5 	bl	8003124 <SystemInit>
 800315a:	f005 ff0d 	bl	8008f78 <__libc_init_array>
 800315e:	f7fe f833 	bl	80011c8 <main>
 8003162:	4770      	bx	lr
 8003164:	0800931c 	.word	0x0800931c
 8003168:	20000000 	.word	0x20000000
 800316c:	20000070 	.word	0x20000070
 8003170:	20000070 	.word	0x20000070
 8003174:	2000056c 	.word	0x2000056c

08003178 <ADC1_2_IRQHandler>:
 8003178:	e7fe      	b.n	8003178 <ADC1_2_IRQHandler>
	...

0800317c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <HAL_Init+0x28>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a07      	ldr	r2, [pc, #28]	; (80031a4 <HAL_Init+0x28>)
 8003186:	f043 0310 	orr.w	r3, r3, #16
 800318a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800318c:	2003      	movs	r0, #3
 800318e:	f000 f947 	bl	8003420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003192:	2000      	movs	r0, #0
 8003194:	f000 f808 	bl	80031a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003198:	f7ff fdb0 	bl	8002cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40022000 	.word	0x40022000

080031a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031b0:	4b12      	ldr	r3, [pc, #72]	; (80031fc <HAL_InitTick+0x54>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b12      	ldr	r3, [pc, #72]	; (8003200 <HAL_InitTick+0x58>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	4619      	mov	r1, r3
 80031ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031be:	fbb3 f3f1 	udiv	r3, r3, r1
 80031c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 f95f 	bl	800348a <HAL_SYSTICK_Config>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00e      	b.n	80031f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b0f      	cmp	r3, #15
 80031da:	d80a      	bhi.n	80031f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031dc:	2200      	movs	r2, #0
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	f000 f927 	bl	8003436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031e8:	4a06      	ldr	r2, [pc, #24]	; (8003204 <HAL_InitTick+0x5c>)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e000      	b.n	80031f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000000 	.word	0x20000000
 8003200:	20000008 	.word	0x20000008
 8003204:	20000004 	.word	0x20000004

08003208 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <HAL_IncTick+0x1c>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4b05      	ldr	r3, [pc, #20]	; (8003228 <HAL_IncTick+0x20>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4413      	add	r3, r2
 8003218:	4a03      	ldr	r2, [pc, #12]	; (8003228 <HAL_IncTick+0x20>)
 800321a:	6013      	str	r3, [r2, #0]
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	20000008 	.word	0x20000008
 8003228:	20000558 	.word	0x20000558

0800322c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return uwTick;
 8003230:	4b02      	ldr	r3, [pc, #8]	; (800323c <HAL_GetTick+0x10>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr
 800323c:	20000558 	.word	0x20000558

08003240 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003248:	f7ff fff0 	bl	800322c <HAL_GetTick>
 800324c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d005      	beq.n	8003266 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <HAL_Delay+0x44>)
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4413      	add	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003266:	bf00      	nop
 8003268:	f7ff ffe0 	bl	800322c <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	429a      	cmp	r2, r3
 8003276:	d8f7      	bhi.n	8003268 <HAL_Delay+0x28>
  {
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000008 	.word	0x20000008

08003288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003298:	4b0c      	ldr	r3, [pc, #48]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a4:	4013      	ands	r3, r2
 80032a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ba:	4a04      	ldr	r2, [pc, #16]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	60d3      	str	r3, [r2, #12]
}
 80032c0:	bf00      	nop
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d4:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <__NVIC_GetPriorityGrouping+0x18>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0307 	and.w	r3, r3, #7
}
 80032de:	4618      	mov	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	db0b      	blt.n	8003316 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 021f 	and.w	r2, r3, #31
 8003304:	4906      	ldr	r1, [pc, #24]	; (8003320 <__NVIC_EnableIRQ+0x34>)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	2001      	movs	r0, #1
 800330e:	fa00 f202 	lsl.w	r2, r0, r2
 8003312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr
 8003320:	e000e100 	.word	0xe000e100

08003324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	6039      	str	r1, [r7, #0]
 800332e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	db0a      	blt.n	800334e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	b2da      	uxtb	r2, r3
 800333c:	490c      	ldr	r1, [pc, #48]	; (8003370 <__NVIC_SetPriority+0x4c>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	0112      	lsls	r2, r2, #4
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	440b      	add	r3, r1
 8003348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800334c:	e00a      	b.n	8003364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4908      	ldr	r1, [pc, #32]	; (8003374 <__NVIC_SetPriority+0x50>)
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	3b04      	subs	r3, #4
 800335c:	0112      	lsls	r2, r2, #4
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	440b      	add	r3, r1
 8003362:	761a      	strb	r2, [r3, #24]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	bc80      	pop	{r7}
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	e000e100 	.word	0xe000e100
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003378:	b480      	push	{r7}
 800337a:	b089      	sub	sp, #36	; 0x24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f1c3 0307 	rsb	r3, r3, #7
 8003392:	2b04      	cmp	r3, #4
 8003394:	bf28      	it	cs
 8003396:	2304      	movcs	r3, #4
 8003398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3304      	adds	r3, #4
 800339e:	2b06      	cmp	r3, #6
 80033a0:	d902      	bls.n	80033a8 <NVIC_EncodePriority+0x30>
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3b03      	subs	r3, #3
 80033a6:	e000      	b.n	80033aa <NVIC_EncodePriority+0x32>
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ac:	f04f 32ff 	mov.w	r2, #4294967295
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43da      	mvns	r2, r3
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	401a      	ands	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c0:	f04f 31ff 	mov.w	r1, #4294967295
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	43d9      	mvns	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d0:	4313      	orrs	r3, r2
         );
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3724      	adds	r7, #36	; 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033ec:	d301      	bcc.n	80033f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ee:	2301      	movs	r3, #1
 80033f0:	e00f      	b.n	8003412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f2:	4a0a      	ldr	r2, [pc, #40]	; (800341c <SysTick_Config+0x40>)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fa:	210f      	movs	r1, #15
 80033fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003400:	f7ff ff90 	bl	8003324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003404:	4b05      	ldr	r3, [pc, #20]	; (800341c <SysTick_Config+0x40>)
 8003406:	2200      	movs	r2, #0
 8003408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340a:	4b04      	ldr	r3, [pc, #16]	; (800341c <SysTick_Config+0x40>)
 800340c:	2207      	movs	r2, #7
 800340e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	e000e010 	.word	0xe000e010

08003420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7ff ff2d 	bl	8003288 <__NVIC_SetPriorityGrouping>
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003436:	b580      	push	{r7, lr}
 8003438:	b086      	sub	sp, #24
 800343a:	af00      	add	r7, sp, #0
 800343c:	4603      	mov	r3, r0
 800343e:	60b9      	str	r1, [r7, #8]
 8003440:	607a      	str	r2, [r7, #4]
 8003442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003448:	f7ff ff42 	bl	80032d0 <__NVIC_GetPriorityGrouping>
 800344c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	68b9      	ldr	r1, [r7, #8]
 8003452:	6978      	ldr	r0, [r7, #20]
 8003454:	f7ff ff90 	bl	8003378 <NVIC_EncodePriority>
 8003458:	4602      	mov	r2, r0
 800345a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800345e:	4611      	mov	r1, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff ff5f 	bl	8003324 <__NVIC_SetPriority>
}
 8003466:	bf00      	nop
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	4603      	mov	r3, r0
 8003476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff ff35 	bl	80032ec <__NVIC_EnableIRQ>
}
 8003482:	bf00      	nop
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff ffa2 	bl	80033dc <SysTick_Config>
 8003498:	4603      	mov	r3, r0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b08b      	sub	sp, #44	; 0x2c
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ae:	2300      	movs	r3, #0
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034b2:	2300      	movs	r3, #0
 80034b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034b6:	e169      	b.n	800378c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034b8:	2201      	movs	r2, #1
 80034ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	69fa      	ldr	r2, [r7, #28]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	f040 8158 	bne.w	8003786 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a9a      	ldr	r2, [pc, #616]	; (8003744 <HAL_GPIO_Init+0x2a0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d05e      	beq.n	800359e <HAL_GPIO_Init+0xfa>
 80034e0:	4a98      	ldr	r2, [pc, #608]	; (8003744 <HAL_GPIO_Init+0x2a0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d875      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 80034e6:	4a98      	ldr	r2, [pc, #608]	; (8003748 <HAL_GPIO_Init+0x2a4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d058      	beq.n	800359e <HAL_GPIO_Init+0xfa>
 80034ec:	4a96      	ldr	r2, [pc, #600]	; (8003748 <HAL_GPIO_Init+0x2a4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d86f      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 80034f2:	4a96      	ldr	r2, [pc, #600]	; (800374c <HAL_GPIO_Init+0x2a8>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d052      	beq.n	800359e <HAL_GPIO_Init+0xfa>
 80034f8:	4a94      	ldr	r2, [pc, #592]	; (800374c <HAL_GPIO_Init+0x2a8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d869      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 80034fe:	4a94      	ldr	r2, [pc, #592]	; (8003750 <HAL_GPIO_Init+0x2ac>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d04c      	beq.n	800359e <HAL_GPIO_Init+0xfa>
 8003504:	4a92      	ldr	r2, [pc, #584]	; (8003750 <HAL_GPIO_Init+0x2ac>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d863      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 800350a:	4a92      	ldr	r2, [pc, #584]	; (8003754 <HAL_GPIO_Init+0x2b0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d046      	beq.n	800359e <HAL_GPIO_Init+0xfa>
 8003510:	4a90      	ldr	r2, [pc, #576]	; (8003754 <HAL_GPIO_Init+0x2b0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d85d      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 8003516:	2b12      	cmp	r3, #18
 8003518:	d82a      	bhi.n	8003570 <HAL_GPIO_Init+0xcc>
 800351a:	2b12      	cmp	r3, #18
 800351c:	d859      	bhi.n	80035d2 <HAL_GPIO_Init+0x12e>
 800351e:	a201      	add	r2, pc, #4	; (adr r2, 8003524 <HAL_GPIO_Init+0x80>)
 8003520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003524:	0800359f 	.word	0x0800359f
 8003528:	08003579 	.word	0x08003579
 800352c:	0800358b 	.word	0x0800358b
 8003530:	080035cd 	.word	0x080035cd
 8003534:	080035d3 	.word	0x080035d3
 8003538:	080035d3 	.word	0x080035d3
 800353c:	080035d3 	.word	0x080035d3
 8003540:	080035d3 	.word	0x080035d3
 8003544:	080035d3 	.word	0x080035d3
 8003548:	080035d3 	.word	0x080035d3
 800354c:	080035d3 	.word	0x080035d3
 8003550:	080035d3 	.word	0x080035d3
 8003554:	080035d3 	.word	0x080035d3
 8003558:	080035d3 	.word	0x080035d3
 800355c:	080035d3 	.word	0x080035d3
 8003560:	080035d3 	.word	0x080035d3
 8003564:	080035d3 	.word	0x080035d3
 8003568:	08003581 	.word	0x08003581
 800356c:	08003595 	.word	0x08003595
 8003570:	4a79      	ldr	r2, [pc, #484]	; (8003758 <HAL_GPIO_Init+0x2b4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d013      	beq.n	800359e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003576:	e02c      	b.n	80035d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	623b      	str	r3, [r7, #32]
          break;
 800357e:	e029      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	3304      	adds	r3, #4
 8003586:	623b      	str	r3, [r7, #32]
          break;
 8003588:	e024      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	3308      	adds	r3, #8
 8003590:	623b      	str	r3, [r7, #32]
          break;
 8003592:	e01f      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	330c      	adds	r3, #12
 800359a:	623b      	str	r3, [r7, #32]
          break;
 800359c:	e01a      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d102      	bne.n	80035ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035a6:	2304      	movs	r3, #4
 80035a8:	623b      	str	r3, [r7, #32]
          break;
 80035aa:	e013      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d105      	bne.n	80035c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035b4:	2308      	movs	r3, #8
 80035b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	69fa      	ldr	r2, [r7, #28]
 80035bc:	611a      	str	r2, [r3, #16]
          break;
 80035be:	e009      	b.n	80035d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035c0:	2308      	movs	r3, #8
 80035c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	69fa      	ldr	r2, [r7, #28]
 80035c8:	615a      	str	r2, [r3, #20]
          break;
 80035ca:	e003      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035cc:	2300      	movs	r3, #0
 80035ce:	623b      	str	r3, [r7, #32]
          break;
 80035d0:	e000      	b.n	80035d4 <HAL_GPIO_Init+0x130>
          break;
 80035d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	2bff      	cmp	r3, #255	; 0xff
 80035d8:	d801      	bhi.n	80035de <HAL_GPIO_Init+0x13a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	e001      	b.n	80035e2 <HAL_GPIO_Init+0x13e>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3304      	adds	r3, #4
 80035e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	2bff      	cmp	r3, #255	; 0xff
 80035e8:	d802      	bhi.n	80035f0 <HAL_GPIO_Init+0x14c>
 80035ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	e002      	b.n	80035f6 <HAL_GPIO_Init+0x152>
 80035f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f2:	3b08      	subs	r3, #8
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	210f      	movs	r1, #15
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	fa01 f303 	lsl.w	r3, r1, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	401a      	ands	r2, r3
 8003608:	6a39      	ldr	r1, [r7, #32]
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	fa01 f303 	lsl.w	r3, r1, r3
 8003610:	431a      	orrs	r2, r3
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 80b1 	beq.w	8003786 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003624:	4b4d      	ldr	r3, [pc, #308]	; (800375c <HAL_GPIO_Init+0x2b8>)
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	4a4c      	ldr	r2, [pc, #304]	; (800375c <HAL_GPIO_Init+0x2b8>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	6193      	str	r3, [r2, #24]
 8003630:	4b4a      	ldr	r3, [pc, #296]	; (800375c <HAL_GPIO_Init+0x2b8>)
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	60bb      	str	r3, [r7, #8]
 800363a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800363c:	4a48      	ldr	r2, [pc, #288]	; (8003760 <HAL_GPIO_Init+0x2bc>)
 800363e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003640:	089b      	lsrs	r3, r3, #2
 8003642:	3302      	adds	r3, #2
 8003644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003648:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	220f      	movs	r2, #15
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4013      	ands	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a40      	ldr	r2, [pc, #256]	; (8003764 <HAL_GPIO_Init+0x2c0>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d013      	beq.n	8003690 <HAL_GPIO_Init+0x1ec>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a3f      	ldr	r2, [pc, #252]	; (8003768 <HAL_GPIO_Init+0x2c4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d00d      	beq.n	800368c <HAL_GPIO_Init+0x1e8>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a3e      	ldr	r2, [pc, #248]	; (800376c <HAL_GPIO_Init+0x2c8>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d007      	beq.n	8003688 <HAL_GPIO_Init+0x1e4>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a3d      	ldr	r2, [pc, #244]	; (8003770 <HAL_GPIO_Init+0x2cc>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d101      	bne.n	8003684 <HAL_GPIO_Init+0x1e0>
 8003680:	2303      	movs	r3, #3
 8003682:	e006      	b.n	8003692 <HAL_GPIO_Init+0x1ee>
 8003684:	2304      	movs	r3, #4
 8003686:	e004      	b.n	8003692 <HAL_GPIO_Init+0x1ee>
 8003688:	2302      	movs	r3, #2
 800368a:	e002      	b.n	8003692 <HAL_GPIO_Init+0x1ee>
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <HAL_GPIO_Init+0x1ee>
 8003690:	2300      	movs	r3, #0
 8003692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003694:	f002 0203 	and.w	r2, r2, #3
 8003698:	0092      	lsls	r2, r2, #2
 800369a:	4093      	lsls	r3, r2
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036a2:	492f      	ldr	r1, [pc, #188]	; (8003760 <HAL_GPIO_Init+0x2bc>)
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	089b      	lsrs	r3, r3, #2
 80036a8:	3302      	adds	r3, #2
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d006      	beq.n	80036ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80036bc:	4b2d      	ldr	r3, [pc, #180]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	492c      	ldr	r1, [pc, #176]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	600b      	str	r3, [r1, #0]
 80036c8:	e006      	b.n	80036d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036ca:	4b2a      	ldr	r3, [pc, #168]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	43db      	mvns	r3, r3
 80036d2:	4928      	ldr	r1, [pc, #160]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036d4:	4013      	ands	r3, r2
 80036d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d006      	beq.n	80036f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80036e4:	4b23      	ldr	r3, [pc, #140]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	4922      	ldr	r1, [pc, #136]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	604b      	str	r3, [r1, #4]
 80036f0:	e006      	b.n	8003700 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80036f2:	4b20      	ldr	r3, [pc, #128]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	491e      	ldr	r1, [pc, #120]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d006      	beq.n	800371a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800370c:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	4918      	ldr	r1, [pc, #96]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	4313      	orrs	r3, r2
 8003716:	608b      	str	r3, [r1, #8]
 8003718:	e006      	b.n	8003728 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800371a:	4b16      	ldr	r3, [pc, #88]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	43db      	mvns	r3, r3
 8003722:	4914      	ldr	r1, [pc, #80]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 8003724:	4013      	ands	r3, r2
 8003726:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d021      	beq.n	8003778 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003734:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	490e      	ldr	r1, [pc, #56]	; (8003774 <HAL_GPIO_Init+0x2d0>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	4313      	orrs	r3, r2
 800373e:	60cb      	str	r3, [r1, #12]
 8003740:	e021      	b.n	8003786 <HAL_GPIO_Init+0x2e2>
 8003742:	bf00      	nop
 8003744:	10320000 	.word	0x10320000
 8003748:	10310000 	.word	0x10310000
 800374c:	10220000 	.word	0x10220000
 8003750:	10210000 	.word	0x10210000
 8003754:	10120000 	.word	0x10120000
 8003758:	10110000 	.word	0x10110000
 800375c:	40021000 	.word	0x40021000
 8003760:	40010000 	.word	0x40010000
 8003764:	40010800 	.word	0x40010800
 8003768:	40010c00 	.word	0x40010c00
 800376c:	40011000 	.word	0x40011000
 8003770:	40011400 	.word	0x40011400
 8003774:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003778:	4b0b      	ldr	r3, [pc, #44]	; (80037a8 <HAL_GPIO_Init+0x304>)
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	43db      	mvns	r3, r3
 8003780:	4909      	ldr	r1, [pc, #36]	; (80037a8 <HAL_GPIO_Init+0x304>)
 8003782:	4013      	ands	r3, r2
 8003784:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003788:	3301      	adds	r3, #1
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	fa22 f303 	lsr.w	r3, r2, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	f47f ae8e 	bne.w	80034b8 <HAL_GPIO_Init+0x14>
  }
}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	372c      	adds	r7, #44	; 0x2c
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr
 80037a8:	40010400 	.word	0x40010400

080037ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	807b      	strh	r3, [r7, #2]
 80037b8:	4613      	mov	r3, r2
 80037ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037bc:	787b      	ldrb	r3, [r7, #1]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037c2:	887a      	ldrh	r2, [r7, #2]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037c8:	e003      	b.n	80037d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037ca:	887b      	ldrh	r3, [r7, #2]
 80037cc:	041a      	lsls	r2, r3, #16
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	611a      	str	r2, [r3, #16]
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr

080037dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4013      	ands	r3, r2
 80037f4:	041a      	lsls	r2, r3, #16
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	43d9      	mvns	r1, r3
 80037fa:	887b      	ldrh	r3, [r7, #2]
 80037fc:	400b      	ands	r3, r1
 80037fe:	431a      	orrs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	611a      	str	r2, [r3, #16]
}
 8003804:	bf00      	nop
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr
	...

08003810 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e12b      	b.n	8003a7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7ff fa92 	bl	8002d60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	; 0x24
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003862:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003872:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003874:	f001 fba0 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8003878:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	4a81      	ldr	r2, [pc, #516]	; (8003a84 <HAL_I2C_Init+0x274>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d807      	bhi.n	8003894 <HAL_I2C_Init+0x84>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a80      	ldr	r2, [pc, #512]	; (8003a88 <HAL_I2C_Init+0x278>)
 8003888:	4293      	cmp	r3, r2
 800388a:	bf94      	ite	ls
 800388c:	2301      	movls	r3, #1
 800388e:	2300      	movhi	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	e006      	b.n	80038a2 <HAL_I2C_Init+0x92>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a7d      	ldr	r2, [pc, #500]	; (8003a8c <HAL_I2C_Init+0x27c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	bf94      	ite	ls
 800389c:	2301      	movls	r3, #1
 800389e:	2300      	movhi	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e0e7      	b.n	8003a7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4a78      	ldr	r2, [pc, #480]	; (8003a90 <HAL_I2C_Init+0x280>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	0c9b      	lsrs	r3, r3, #18
 80038b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	4a6a      	ldr	r2, [pc, #424]	; (8003a84 <HAL_I2C_Init+0x274>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d802      	bhi.n	80038e4 <HAL_I2C_Init+0xd4>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	3301      	adds	r3, #1
 80038e2:	e009      	b.n	80038f8 <HAL_I2C_Init+0xe8>
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	4a69      	ldr	r2, [pc, #420]	; (8003a94 <HAL_I2C_Init+0x284>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	3301      	adds	r3, #1
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	430b      	orrs	r3, r1
 80038fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800390a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	495c      	ldr	r1, [pc, #368]	; (8003a84 <HAL_I2C_Init+0x274>)
 8003914:	428b      	cmp	r3, r1
 8003916:	d819      	bhi.n	800394c <HAL_I2C_Init+0x13c>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1e59      	subs	r1, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	fbb1 f3f3 	udiv	r3, r1, r3
 8003926:	1c59      	adds	r1, r3, #1
 8003928:	f640 73fc 	movw	r3, #4092	; 0xffc
 800392c:	400b      	ands	r3, r1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <HAL_I2C_Init+0x138>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1e59      	subs	r1, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003940:	3301      	adds	r3, #1
 8003942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003946:	e051      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 8003948:	2304      	movs	r3, #4
 800394a:	e04f      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d111      	bne.n	8003978 <HAL_I2C_Init+0x168>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1e58      	subs	r0, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6859      	ldr	r1, [r3, #4]
 800395c:	460b      	mov	r3, r1
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	440b      	add	r3, r1
 8003962:	fbb0 f3f3 	udiv	r3, r0, r3
 8003966:	3301      	adds	r3, #1
 8003968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf0c      	ite	eq
 8003970:	2301      	moveq	r3, #1
 8003972:	2300      	movne	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	e012      	b.n	800399e <HAL_I2C_Init+0x18e>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	1e58      	subs	r0, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	460b      	mov	r3, r1
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	0099      	lsls	r1, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	fbb0 f3f3 	udiv	r3, r0, r3
 800398e:	3301      	adds	r3, #1
 8003990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf0c      	ite	eq
 8003998:	2301      	moveq	r3, #1
 800399a:	2300      	movne	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_I2C_Init+0x196>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e022      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10e      	bne.n	80039cc <HAL_I2C_Init+0x1bc>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	1e58      	subs	r0, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6859      	ldr	r1, [r3, #4]
 80039b6:	460b      	mov	r3, r1
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	440b      	add	r3, r1
 80039bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c0:	3301      	adds	r3, #1
 80039c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039ca:	e00f      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1e58      	subs	r0, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	0099      	lsls	r1, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	fbb0 f3f3 	udiv	r3, r0, r3
 80039e2:	3301      	adds	r3, #1
 80039e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	6809      	ldr	r1, [r1, #0]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6911      	ldr	r1, [r2, #16]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	68d2      	ldr	r2, [r2, #12]
 8003a26:	4311      	orrs	r1, r2
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695a      	ldr	r2, [r3, #20]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	000186a0 	.word	0x000186a0
 8003a88:	001e847f 	.word	0x001e847f
 8003a8c:	003d08ff 	.word	0x003d08ff
 8003a90:	431bde83 	.word	0x431bde83
 8003a94:	10624dd3 	.word	0x10624dd3

08003a98 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b088      	sub	sp, #32
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	817b      	strh	r3, [r7, #10]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	813b      	strh	r3, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ab2:	f7ff fbbb 	bl	800322c <HAL_GetTick>
 8003ab6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	f040 80d9 	bne.w	8003c78 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	2319      	movs	r3, #25
 8003acc:	2201      	movs	r2, #1
 8003ace:	496d      	ldr	r1, [pc, #436]	; (8003c84 <HAL_I2C_Mem_Write+0x1ec>)
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 fcc1 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003adc:	2302      	movs	r3, #2
 8003ade:	e0cc      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <HAL_I2C_Mem_Write+0x56>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e0c5      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d007      	beq.n	8003b14 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2221      	movs	r2, #33	; 0x21
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2240      	movs	r2, #64	; 0x40
 8003b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a3a      	ldr	r2, [r7, #32]
 8003b3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4a4d      	ldr	r2, [pc, #308]	; (8003c88 <HAL_I2C_Mem_Write+0x1f0>)
 8003b54:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b56:	88f8      	ldrh	r0, [r7, #6]
 8003b58:	893a      	ldrh	r2, [r7, #8]
 8003b5a:	8979      	ldrh	r1, [r7, #10]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	9301      	str	r3, [sp, #4]
 8003b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	4603      	mov	r3, r0
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 faf8 	bl	800415c <I2C_RequestMemoryWrite>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d052      	beq.n	8003c18 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e081      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 fd42 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00d      	beq.n	8003ba2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d107      	bne.n	8003b9e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e06b      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba6:	781a      	ldrb	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d11b      	bne.n	8003c18 <HAL_I2C_Mem_Write+0x180>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d017      	beq.n	8003c18 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	781a      	ldrb	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	3b01      	subs	r3, #1
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1aa      	bne.n	8003b76 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 fd2e 	bl	8004686 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00d      	beq.n	8003c4c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d107      	bne.n	8003c48 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c46:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e016      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	e000      	b.n	8003c7a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c78:	2302      	movs	r3, #2
  }
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	00100002 	.word	0x00100002
 8003c88:	ffff0000 	.word	0xffff0000

08003c8c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08c      	sub	sp, #48	; 0x30
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	4608      	mov	r0, r1
 8003c96:	4611      	mov	r1, r2
 8003c98:	461a      	mov	r2, r3
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	817b      	strh	r3, [r7, #10]
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	813b      	strh	r3, [r7, #8]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003caa:	f7ff fabf 	bl	800322c <HAL_GetTick>
 8003cae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	f040 8244 	bne.w	8004146 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	2319      	movs	r3, #25
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	4982      	ldr	r1, [pc, #520]	; (8003ed0 <HAL_I2C_Mem_Read+0x244>)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fbc5 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	e237      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_I2C_Mem_Read+0x5a>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e230      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d007      	beq.n	8003d0c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2222      	movs	r2, #34	; 0x22
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2240      	movs	r2, #64	; 0x40
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	4a62      	ldr	r2, [pc, #392]	; (8003ed4 <HAL_I2C_Mem_Read+0x248>)
 8003d4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d4e:	88f8      	ldrh	r0, [r7, #6]
 8003d50:	893a      	ldrh	r2, [r7, #8]
 8003d52:	8979      	ldrh	r1, [r7, #10]
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	9301      	str	r3, [sp, #4]
 8003d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fa92 	bl	8004288 <I2C_RequestMemoryRead>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e1ec      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d113      	bne.n	8003d9e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d76:	2300      	movs	r3, #0
 8003d78:	61fb      	str	r3, [r7, #28]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	61fb      	str	r3, [r7, #28]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	61fb      	str	r3, [r7, #28]
 8003d8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	e1c0      	b.n	8004120 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d11e      	bne.n	8003de4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003db4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003db6:	b672      	cpsid	i
}
 8003db8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	61bb      	str	r3, [r7, #24]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	61bb      	str	r3, [r7, #24]
 8003dce:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dde:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003de0:	b662      	cpsie	i
}
 8003de2:	e035      	b.n	8003e50 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d11e      	bne.n	8003e2a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dfa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003dfc:	b672      	cpsid	i
}
 8003dfe:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	617b      	str	r3, [r7, #20]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003e26:	b662      	cpsie	i
}
 8003e28:	e012      	b.n	8003e50 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e38:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	613b      	str	r3, [r7, #16]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	613b      	str	r3, [r7, #16]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	613b      	str	r3, [r7, #16]
 8003e4e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003e50:	e166      	b.n	8004120 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	f200 811f 	bhi.w	800409a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d123      	bne.n	8003eac <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 fc4d 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e167      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	691a      	ldr	r2, [r3, #16]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	b2d2      	uxtb	r2, r2
 8003e84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8a:	1c5a      	adds	r2, r3, #1
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003eaa:	e139      	b.n	8004120 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d152      	bne.n	8003f5a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eba:	2200      	movs	r2, #0
 8003ebc:	4906      	ldr	r1, [pc, #24]	; (8003ed8 <HAL_I2C_Mem_Read+0x24c>)
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 faca 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d008      	beq.n	8003edc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e13c      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
 8003ece:	bf00      	nop
 8003ed0:	00100002 	.word	0x00100002
 8003ed4:	ffff0000 	.word	0xffff0000
 8003ed8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003edc:	b672      	cpsid	i
}
 8003ede:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	691a      	ldr	r2, [r3, #16]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f22:	b662      	cpsie	i
}
 8003f24:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	1c5a      	adds	r2, r3, #1
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f42:	3b01      	subs	r3, #1
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f58:	e0e2      	b.n	8004120 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f60:	2200      	movs	r2, #0
 8003f62:	497b      	ldr	r1, [pc, #492]	; (8004150 <HAL_I2C_Mem_Read+0x4c4>)
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fa77 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e0e9      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f82:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f84:	b672      	cpsid	i
}
 8003f86:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691a      	ldr	r2, [r3, #16]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fba:	4b66      	ldr	r3, [pc, #408]	; (8004154 <HAL_I2C_Mem_Read+0x4c8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	08db      	lsrs	r3, r3, #3
 8003fc0:	4a65      	ldr	r2, [pc, #404]	; (8004158 <HAL_I2C_Mem_Read+0x4cc>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	0a1a      	lsrs	r2, r3, #8
 8003fc8:	4613      	mov	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	00da      	lsls	r2, r3, #3
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d118      	bne.n	8004012 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	f043 0220 	orr.w	r2, r3, #32
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004002:	b662      	cpsie	i
}
 8004004:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e09a      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b04      	cmp	r3, #4
 800401e:	d1d9      	bne.n	8003fd4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004062:	b662      	cpsie	i
}
 8004064:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	691a      	ldr	r2, [r3, #16]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	1c5a      	adds	r2, r3, #1
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408e:	b29b      	uxth	r3, r3
 8004090:	3b01      	subs	r3, #1
 8004092:	b29a      	uxth	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004098:	e042      	b.n	8004120 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800409a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800409c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 fb32 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e04c      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	691a      	ldr	r2, [r3, #16]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c0:	1c5a      	adds	r2, r3, #1
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	3b01      	subs	r3, #1
 80040da:	b29a      	uxth	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	f003 0304 	and.w	r3, r3, #4
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d118      	bne.n	8004120 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	691a      	ldr	r2, [r3, #16]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	b2d2      	uxtb	r2, r2
 80040fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004124:	2b00      	cmp	r3, #0
 8004126:	f47f ae94 	bne.w	8003e52 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2220      	movs	r2, #32
 800412e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	e000      	b.n	8004148 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8004146:	2302      	movs	r3, #2
  }
}
 8004148:	4618      	mov	r0, r3
 800414a:	3728      	adds	r7, #40	; 0x28
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	00010004 	.word	0x00010004
 8004154:	20000000 	.word	0x20000000
 8004158:	14f8b589 	.word	0x14f8b589

0800415c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	4608      	mov	r0, r1
 8004166:	4611      	mov	r1, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4603      	mov	r3, r0
 800416c:	817b      	strh	r3, [r7, #10]
 800416e:	460b      	mov	r3, r1
 8004170:	813b      	strh	r3, [r7, #8]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004184:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2200      	movs	r2, #0
 800418e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f960 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00d      	beq.n	80041ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ac:	d103      	bne.n	80041b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e05f      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ba:	897b      	ldrh	r3, [r7, #10]
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	6a3a      	ldr	r2, [r7, #32]
 80041ce:	492d      	ldr	r1, [pc, #180]	; (8004284 <I2C_RequestMemoryWrite+0x128>)
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f998 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e04c      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e0:	2300      	movs	r3, #0
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f8:	6a39      	ldr	r1, [r7, #32]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 fa02 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00d      	beq.n	8004222 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	2b04      	cmp	r3, #4
 800420c:	d107      	bne.n	800421e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e02b      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d105      	bne.n	8004234 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004228:	893b      	ldrh	r3, [r7, #8]
 800422a:	b2da      	uxtb	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	611a      	str	r2, [r3, #16]
 8004232:	e021      	b.n	8004278 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004234:	893b      	ldrh	r3, [r7, #8]
 8004236:	0a1b      	lsrs	r3, r3, #8
 8004238:	b29b      	uxth	r3, r3
 800423a:	b2da      	uxtb	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004244:	6a39      	ldr	r1, [r7, #32]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f9dc 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	2b04      	cmp	r3, #4
 8004258:	d107      	bne.n	800426a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004268:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e005      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800426e:	893b      	ldrh	r3, [r7, #8]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	00010002 	.word	0x00010002

08004288 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af02      	add	r7, sp, #8
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	817b      	strh	r3, [r7, #10]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 f8c2 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00d      	beq.n	80042f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e8:	d103      	bne.n	80042f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e0aa      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042f6:	897b      	ldrh	r3, [r7, #10]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	461a      	mov	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004304:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	6a3a      	ldr	r2, [r7, #32]
 800430a:	4952      	ldr	r1, [pc, #328]	; (8004454 <I2C_RequestMemoryRead+0x1cc>)
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f8fa 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e097      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	617b      	str	r3, [r7, #20]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004334:	6a39      	ldr	r1, [r7, #32]
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 f964 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00d      	beq.n	800435e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	2b04      	cmp	r3, #4
 8004348:	d107      	bne.n	800435a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004358:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e076      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800435e:	88fb      	ldrh	r3, [r7, #6]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004364:	893b      	ldrh	r3, [r7, #8]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	611a      	str	r2, [r3, #16]
 800436e:	e021      	b.n	80043b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004370:	893b      	ldrh	r3, [r7, #8]
 8004372:	0a1b      	lsrs	r3, r3, #8
 8004374:	b29b      	uxth	r3, r3
 8004376:	b2da      	uxtb	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800437e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004380:	6a39      	ldr	r1, [r7, #32]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f93e 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00d      	beq.n	80043aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	2b04      	cmp	r3, #4
 8004394:	d107      	bne.n	80043a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e050      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043aa:	893b      	ldrh	r3, [r7, #8]
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b6:	6a39      	ldr	r1, [r7, #32]
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f000 f923 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00d      	beq.n	80043e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d107      	bne.n	80043dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e035      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f82b 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00d      	beq.n	8004424 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004416:	d103      	bne.n	8004420 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800441e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e013      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004424:	897b      	ldrh	r3, [r7, #10]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f043 0301 	orr.w	r3, r3, #1
 800442c:	b2da      	uxtb	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	6a3a      	ldr	r2, [r7, #32]
 8004438:	4906      	ldr	r1, [pc, #24]	; (8004454 <I2C_RequestMemoryRead+0x1cc>)
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 f863 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e000      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	00010002 	.word	0x00010002

08004458 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	603b      	str	r3, [r7, #0]
 8004464:	4613      	mov	r3, r2
 8004466:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004468:	e025      	b.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004470:	d021      	beq.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004472:	f7fe fedb 	bl	800322c <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d302      	bcc.n	8004488 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d116      	bne.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	f043 0220 	orr.w	r2, r3, #32
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e023      	b.n	80044fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	0c1b      	lsrs	r3, r3, #16
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d10d      	bne.n	80044dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	43da      	mvns	r2, r3
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	4013      	ands	r3, r2
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	461a      	mov	r2, r3
 80044da:	e00c      	b.n	80044f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	43da      	mvns	r2, r3
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	4013      	ands	r3, r2
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d0b6      	beq.n	800446a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004514:	e051      	b.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004524:	d123      	bne.n	800456e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004534:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800453e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2220      	movs	r2, #32
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f043 0204 	orr.w	r2, r3, #4
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e046      	b.n	80045fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004574:	d021      	beq.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004576:	f7fe fe59 	bl	800322c <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	429a      	cmp	r2, r3
 8004584:	d302      	bcc.n	800458c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e020      	b.n	80045fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d10c      	bne.n	80045de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	43da      	mvns	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4013      	ands	r3, r2
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	bf14      	ite	ne
 80045d6:	2301      	movne	r3, #1
 80045d8:	2300      	moveq	r3, #0
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	e00b      	b.n	80045f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	43da      	mvns	r2, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	4013      	ands	r3, r2
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	bf14      	ite	ne
 80045f0:	2301      	movne	r3, #1
 80045f2:	2300      	moveq	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d18d      	bne.n	8004516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004610:	e02d      	b.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f8ce 	bl	80047b4 <I2C_IsAcknowledgeFailed>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e02d      	b.n	800467e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d021      	beq.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462a:	f7fe fdff 	bl	800322c <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	429a      	cmp	r2, r3
 8004638:	d302      	bcc.n	8004640 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d116      	bne.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	f043 0220 	orr.w	r2, r3, #32
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e007      	b.n	800467e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004678:	2b80      	cmp	r3, #128	; 0x80
 800467a:	d1ca      	bne.n	8004612 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004692:	e02d      	b.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 f88d 	bl	80047b4 <I2C_IsAcknowledgeFailed>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e02d      	b.n	8004700 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046aa:	d021      	beq.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ac:	f7fe fdbe 	bl	800322c <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d302      	bcc.n	80046c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d116      	bne.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	f043 0220 	orr.w	r2, r3, #32
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e007      	b.n	8004700 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d1ca      	bne.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004714:	e042      	b.n	800479c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b10      	cmp	r3, #16
 8004722:	d119      	bne.n	8004758 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0210 	mvn.w	r2, #16
 800472c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e029      	b.n	80047ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004758:	f7fe fd68 	bl	800322c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	429a      	cmp	r2, r3
 8004766:	d302      	bcc.n	800476e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d116      	bne.n	800479c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004788:	f043 0220 	orr.w	r2, r3, #32
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e007      	b.n	80047ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a6:	2b40      	cmp	r3, #64	; 0x40
 80047a8:	d1b5      	bne.n	8004716 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ca:	d11b      	bne.n	8004804 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f0:	f043 0204 	orr.w	r2, r3, #4
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e000      	b.n	8004806 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr

08004810 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e26c      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 8087 	beq.w	800493e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004830:	4b92      	ldr	r3, [pc, #584]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f003 030c 	and.w	r3, r3, #12
 8004838:	2b04      	cmp	r3, #4
 800483a:	d00c      	beq.n	8004856 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800483c:	4b8f      	ldr	r3, [pc, #572]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 030c 	and.w	r3, r3, #12
 8004844:	2b08      	cmp	r3, #8
 8004846:	d112      	bne.n	800486e <HAL_RCC_OscConfig+0x5e>
 8004848:	4b8c      	ldr	r3, [pc, #560]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004854:	d10b      	bne.n	800486e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004856:	4b89      	ldr	r3, [pc, #548]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d06c      	beq.n	800493c <HAL_RCC_OscConfig+0x12c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d168      	bne.n	800493c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e246      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004876:	d106      	bne.n	8004886 <HAL_RCC_OscConfig+0x76>
 8004878:	4b80      	ldr	r3, [pc, #512]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a7f      	ldr	r2, [pc, #508]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800487e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004882:	6013      	str	r3, [r2, #0]
 8004884:	e02e      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10c      	bne.n	80048a8 <HAL_RCC_OscConfig+0x98>
 800488e:	4b7b      	ldr	r3, [pc, #492]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a7a      	ldr	r2, [pc, #488]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b78      	ldr	r3, [pc, #480]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a77      	ldr	r2, [pc, #476]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	e01d      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048b0:	d10c      	bne.n	80048cc <HAL_RCC_OscConfig+0xbc>
 80048b2:	4b72      	ldr	r3, [pc, #456]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a71      	ldr	r2, [pc, #452]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	4b6f      	ldr	r3, [pc, #444]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a6e      	ldr	r2, [pc, #440]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	e00b      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 80048cc:	4b6b      	ldr	r3, [pc, #428]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a6a      	ldr	r2, [pc, #424]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	4b68      	ldr	r3, [pc, #416]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a67      	ldr	r2, [pc, #412]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d013      	beq.n	8004914 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ec:	f7fe fc9e 	bl	800322c <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f4:	f7fe fc9a 	bl	800322c <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b64      	cmp	r3, #100	; 0x64
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e1fa      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004906:	4b5d      	ldr	r3, [pc, #372]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0f0      	beq.n	80048f4 <HAL_RCC_OscConfig+0xe4>
 8004912:	e014      	b.n	800493e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004914:	f7fe fc8a 	bl	800322c <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800491c:	f7fe fc86 	bl	800322c <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	; 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1e6      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	4b53      	ldr	r3, [pc, #332]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x10c>
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800493c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d063      	beq.n	8004a12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800494a:	4b4c      	ldr	r3, [pc, #304]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f003 030c 	and.w	r3, r3, #12
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004956:	4b49      	ldr	r3, [pc, #292]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 030c 	and.w	r3, r3, #12
 800495e:	2b08      	cmp	r3, #8
 8004960:	d11c      	bne.n	800499c <HAL_RCC_OscConfig+0x18c>
 8004962:	4b46      	ldr	r3, [pc, #280]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d116      	bne.n	800499c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	4b43      	ldr	r3, [pc, #268]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_RCC_OscConfig+0x176>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1ba      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b3d      	ldr	r3, [pc, #244]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4939      	ldr	r1, [pc, #228]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	e03a      	b.n	8004a12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d020      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a4:	4b36      	ldr	r3, [pc, #216]	; (8004a80 <HAL_RCC_OscConfig+0x270>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fe fc3f 	bl	800322c <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b2:	f7fe fc3b 	bl	800322c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e19b      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c4:	4b2d      	ldr	r3, [pc, #180]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d0:	4b2a      	ldr	r3, [pc, #168]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	4927      	ldr	r1, [pc, #156]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	600b      	str	r3, [r1, #0]
 80049e4:	e015      	b.n	8004a12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e6:	4b26      	ldr	r3, [pc, #152]	; (8004a80 <HAL_RCC_OscConfig+0x270>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ec:	f7fe fc1e 	bl	800322c <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f4:	f7fe fc1a 	bl	800322c <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e17a      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	4b1d      	ldr	r3, [pc, #116]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d03a      	beq.n	8004a94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d019      	beq.n	8004a5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a26:	4b17      	ldr	r3, [pc, #92]	; (8004a84 <HAL_RCC_OscConfig+0x274>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2c:	f7fe fbfe 	bl	800322c <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a34:	f7fe fbfa 	bl	800322c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e15a      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a52:	2001      	movs	r0, #1
 8004a54:	f000 fad8 	bl	8005008 <RCC_Delay>
 8004a58:	e01c      	b.n	8004a94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a60:	f7fe fbe4 	bl	800322c <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a66:	e00f      	b.n	8004a88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a68:	f7fe fbe0 	bl	800322c <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d908      	bls.n	8004a88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e140      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
 8004a7a:	bf00      	nop
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	42420000 	.word	0x42420000
 8004a84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a88:	4b9e      	ldr	r3, [pc, #632]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e9      	bne.n	8004a68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80a6 	beq.w	8004bee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa6:	4b97      	ldr	r3, [pc, #604]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10d      	bne.n	8004ace <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab2:	4b94      	ldr	r3, [pc, #592]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	4a93      	ldr	r2, [pc, #588]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004abc:	61d3      	str	r3, [r2, #28]
 8004abe:	4b91      	ldr	r3, [pc, #580]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac6:	60bb      	str	r3, [r7, #8]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aca:	2301      	movs	r3, #1
 8004acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ace:	4b8e      	ldr	r3, [pc, #568]	; (8004d08 <HAL_RCC_OscConfig+0x4f8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d118      	bne.n	8004b0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ada:	4b8b      	ldr	r3, [pc, #556]	; (8004d08 <HAL_RCC_OscConfig+0x4f8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a8a      	ldr	r2, [pc, #552]	; (8004d08 <HAL_RCC_OscConfig+0x4f8>)
 8004ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae6:	f7fe fba1 	bl	800322c <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aee:	f7fe fb9d 	bl	800322c <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b64      	cmp	r3, #100	; 0x64
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e0fd      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	4b81      	ldr	r3, [pc, #516]	; (8004d08 <HAL_RCC_OscConfig+0x4f8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0f0      	beq.n	8004aee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d106      	bne.n	8004b22 <HAL_RCC_OscConfig+0x312>
 8004b14:	4b7b      	ldr	r3, [pc, #492]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	4a7a      	ldr	r2, [pc, #488]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	6213      	str	r3, [r2, #32]
 8004b20:	e02d      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x334>
 8004b2a:	4b76      	ldr	r3, [pc, #472]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	4a75      	ldr	r2, [pc, #468]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b30:	f023 0301 	bic.w	r3, r3, #1
 8004b34:	6213      	str	r3, [r2, #32]
 8004b36:	4b73      	ldr	r3, [pc, #460]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	4a72      	ldr	r2, [pc, #456]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b3c:	f023 0304 	bic.w	r3, r3, #4
 8004b40:	6213      	str	r3, [r2, #32]
 8004b42:	e01c      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	2b05      	cmp	r3, #5
 8004b4a:	d10c      	bne.n	8004b66 <HAL_RCC_OscConfig+0x356>
 8004b4c:	4b6d      	ldr	r3, [pc, #436]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	4a6c      	ldr	r2, [pc, #432]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b52:	f043 0304 	orr.w	r3, r3, #4
 8004b56:	6213      	str	r3, [r2, #32]
 8004b58:	4b6a      	ldr	r3, [pc, #424]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	4a69      	ldr	r2, [pc, #420]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	6213      	str	r3, [r2, #32]
 8004b64:	e00b      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b66:	4b67      	ldr	r3, [pc, #412]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4a66      	ldr	r2, [pc, #408]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b6c:	f023 0301 	bic.w	r3, r3, #1
 8004b70:	6213      	str	r3, [r2, #32]
 8004b72:	4b64      	ldr	r3, [pc, #400]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	4a63      	ldr	r2, [pc, #396]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004b78:	f023 0304 	bic.w	r3, r3, #4
 8004b7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d015      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b86:	f7fe fb51 	bl	800322c <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b8c:	e00a      	b.n	8004ba4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8e:	f7fe fb4d 	bl	800322c <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e0ab      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba4:	4b57      	ldr	r3, [pc, #348]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d0ee      	beq.n	8004b8e <HAL_RCC_OscConfig+0x37e>
 8004bb0:	e014      	b.n	8004bdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bb2:	f7fe fb3b 	bl	800322c <HAL_GetTick>
 8004bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bb8:	e00a      	b.n	8004bd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bba:	f7fe fb37 	bl	800322c <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e095      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bd0:	4b4c      	ldr	r3, [pc, #304]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1ee      	bne.n	8004bba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004bdc:	7dfb      	ldrb	r3, [r7, #23]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d105      	bne.n	8004bee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004be2:	4b48      	ldr	r3, [pc, #288]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	4a47      	ldr	r2, [pc, #284]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 8081 	beq.w	8004cfa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bf8:	4b42      	ldr	r3, [pc, #264]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d061      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d146      	bne.n	8004c9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c0c:	4b3f      	ldr	r3, [pc, #252]	; (8004d0c <HAL_RCC_OscConfig+0x4fc>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c12:	f7fe fb0b 	bl	800322c <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1a:	f7fe fb07 	bl	800322c <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e067      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c2c:	4b35      	ldr	r3, [pc, #212]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f0      	bne.n	8004c1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c40:	d108      	bne.n	8004c54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c42:	4b30      	ldr	r3, [pc, #192]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	492d      	ldr	r1, [pc, #180]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c54:	4b2b      	ldr	r3, [pc, #172]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a19      	ldr	r1, [r3, #32]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	430b      	orrs	r3, r1
 8004c66:	4927      	ldr	r1, [pc, #156]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c6c:	4b27      	ldr	r3, [pc, #156]	; (8004d0c <HAL_RCC_OscConfig+0x4fc>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c72:	f7fe fadb 	bl	800322c <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7a:	f7fe fad7 	bl	800322c <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e037      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c8c:	4b1d      	ldr	r3, [pc, #116]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x46a>
 8004c98:	e02f      	b.n	8004cfa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9a:	4b1c      	ldr	r3, [pc, #112]	; (8004d0c <HAL_RCC_OscConfig+0x4fc>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca0:	f7fe fac4 	bl	800322c <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca8:	f7fe fac0 	bl	800322c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e020      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cba:	4b12      	ldr	r3, [pc, #72]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x498>
 8004cc6:	e018      	b.n	8004cfa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e013      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004cd4:	4b0b      	ldr	r3, [pc, #44]	; (8004d04 <HAL_RCC_OscConfig+0x4f4>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d106      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d001      	beq.n	8004cfa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e000      	b.n	8004cfc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40021000 	.word	0x40021000
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	42420060 	.word	0x42420060

08004d10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0d0      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d24:	4b6a      	ldr	r3, [pc, #424]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d910      	bls.n	8004d54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d32:	4b67      	ldr	r3, [pc, #412]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f023 0207 	bic.w	r2, r3, #7
 8004d3a:	4965      	ldr	r1, [pc, #404]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d42:	4b63      	ldr	r3, [pc, #396]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d001      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e0b8      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d020      	beq.n	8004da2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d6c:	4b59      	ldr	r3, [pc, #356]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	4a58      	ldr	r2, [pc, #352]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0308 	and.w	r3, r3, #8
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d84:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	4a52      	ldr	r2, [pc, #328]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d90:	4b50      	ldr	r3, [pc, #320]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	494d      	ldr	r1, [pc, #308]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d040      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d107      	bne.n	8004dc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b47      	ldr	r3, [pc, #284]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d115      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e07f      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d107      	bne.n	8004dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dce:	4b41      	ldr	r3, [pc, #260]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e073      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dde:	4b3d      	ldr	r3, [pc, #244]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e06b      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dee:	4b39      	ldr	r3, [pc, #228]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f023 0203 	bic.w	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4936      	ldr	r1, [pc, #216]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e00:	f7fe fa14 	bl	800322c <HAL_GetTick>
 8004e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	e00a      	b.n	8004e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e08:	f7fe fa10 	bl	800322c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e053      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1e:	4b2d      	ldr	r3, [pc, #180]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f003 020c 	and.w	r2, r3, #12
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d1eb      	bne.n	8004e08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e30:	4b27      	ldr	r3, [pc, #156]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d210      	bcs.n	8004e60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3e:	4b24      	ldr	r3, [pc, #144]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f023 0207 	bic.w	r2, r3, #7
 8004e46:	4922      	ldr	r1, [pc, #136]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4e:	4b20      	ldr	r3, [pc, #128]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e032      	b.n	8004ec6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e6c:	4b19      	ldr	r3, [pc, #100]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4916      	ldr	r1, [pc, #88]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d009      	beq.n	8004e9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e8a:	4b12      	ldr	r3, [pc, #72]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	490e      	ldr	r1, [pc, #56]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e9e:	f000 f821 	bl	8004ee4 <HAL_RCC_GetSysClockFreq>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0b      	ldr	r3, [pc, #44]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	091b      	lsrs	r3, r3, #4
 8004eaa:	f003 030f 	and.w	r3, r3, #15
 8004eae:	490a      	ldr	r1, [pc, #40]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8004eb0:	5ccb      	ldrb	r3, [r1, r3]
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	4a09      	ldr	r2, [pc, #36]	; (8004edc <HAL_RCC_ClockConfig+0x1cc>)
 8004eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004eba:	4b09      	ldr	r3, [pc, #36]	; (8004ee0 <HAL_RCC_ClockConfig+0x1d0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fe f972 	bl	80031a8 <HAL_InitTick>

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40022000 	.word	0x40022000
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	08009290 	.word	0x08009290
 8004edc:	20000000 	.word	0x20000000
 8004ee0:	20000004 	.word	0x20000004

08004ee4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ee4:	b490      	push	{r4, r7}
 8004ee6:	b08a      	sub	sp, #40	; 0x28
 8004ee8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004eea:	4b2a      	ldr	r3, [pc, #168]	; (8004f94 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004eec:	1d3c      	adds	r4, r7, #4
 8004eee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ef4:	f240 2301 	movw	r3, #513	; 0x201
 8004ef8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	2300      	movs	r3, #0
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	2300      	movs	r3, #0
 8004f04:	627b      	str	r3, [r7, #36]	; 0x24
 8004f06:	2300      	movs	r3, #0
 8004f08:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f0e:	4b22      	ldr	r3, [pc, #136]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	f003 030c 	and.w	r3, r3, #12
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	d002      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0x40>
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d003      	beq.n	8004f2a <HAL_RCC_GetSysClockFreq+0x46>
 8004f22:	e02d      	b.n	8004f80 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f24:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f26:	623b      	str	r3, [r7, #32]
      break;
 8004f28:	e02d      	b.n	8004f86 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	0c9b      	lsrs	r3, r3, #18
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f36:	4413      	add	r3, r2
 8004f38:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f3c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d013      	beq.n	8004f70 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f48:	4b13      	ldr	r3, [pc, #76]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	0c5b      	lsrs	r3, r3, #17
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f56:	4413      	add	r3, r2
 8004f58:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f5c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	4a0e      	ldr	r2, [pc, #56]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f62:	fb02 f203 	mul.w	r2, r2, r3
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f6e:	e004      	b.n	8004f7a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	4a0b      	ldr	r2, [pc, #44]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f74:	fb02 f303 	mul.w	r3, r2, r3
 8004f78:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	623b      	str	r3, [r7, #32]
      break;
 8004f7e:	e002      	b.n	8004f86 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f80:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f82:	623b      	str	r3, [r7, #32]
      break;
 8004f84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f86:	6a3b      	ldr	r3, [r7, #32]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3728      	adds	r7, #40	; 0x28
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc90      	pop	{r4, r7}
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	0800924c 	.word	0x0800924c
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	007a1200 	.word	0x007a1200
 8004fa0:	003d0900 	.word	0x003d0900

08004fa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa8:	4b02      	ldr	r3, [pc, #8]	; (8004fb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004faa:	681b      	ldr	r3, [r3, #0]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bc80      	pop	{r7}
 8004fb2:	4770      	bx	lr
 8004fb4:	20000000 	.word	0x20000000

08004fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fbc:	f7ff fff2 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	4903      	ldr	r1, [pc, #12]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fce:	5ccb      	ldrb	r3, [r1, r3]
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	080092a0 	.word	0x080092a0

08004fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fe4:	f7ff ffde 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	4b05      	ldr	r3, [pc, #20]	; (8005000 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	0adb      	lsrs	r3, r3, #11
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	4903      	ldr	r1, [pc, #12]	; (8005004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ff6:	5ccb      	ldrb	r3, [r1, r3]
 8004ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	080092a0 	.word	0x080092a0

08005008 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005010:	4b0a      	ldr	r3, [pc, #40]	; (800503c <RCC_Delay+0x34>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a0a      	ldr	r2, [pc, #40]	; (8005040 <RCC_Delay+0x38>)
 8005016:	fba2 2303 	umull	r2, r3, r2, r3
 800501a:	0a5b      	lsrs	r3, r3, #9
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005024:	bf00      	nop
  }
  while (Delay --);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1e5a      	subs	r2, r3, #1
 800502a:	60fa      	str	r2, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f9      	bne.n	8005024 <RCC_Delay+0x1c>
}
 8005030:	bf00      	nop
 8005032:	bf00      	nop
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr
 800503c:	20000000 	.word	0x20000000
 8005040:	10624dd3 	.word	0x10624dd3

08005044 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e041      	b.n	80050da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d106      	bne.n	8005070 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7fd fed4 	bl	8002e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3304      	adds	r3, #4
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f000 fe98 	bl	8005db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
	...

080050e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d001      	beq.n	80050fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e032      	b.n	8005162 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a18      	ldr	r2, [pc, #96]	; (800516c <HAL_TIM_Base_Start+0x88>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00e      	beq.n	800512c <HAL_TIM_Base_Start+0x48>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005116:	d009      	beq.n	800512c <HAL_TIM_Base_Start+0x48>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a14      	ldr	r2, [pc, #80]	; (8005170 <HAL_TIM_Base_Start+0x8c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d004      	beq.n	800512c <HAL_TIM_Base_Start+0x48>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a13      	ldr	r2, [pc, #76]	; (8005174 <HAL_TIM_Base_Start+0x90>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d111      	bne.n	8005150 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b06      	cmp	r3, #6
 800513c:	d010      	beq.n	8005160 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f042 0201 	orr.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514e:	e007      	b.n	8005160 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0201 	orr.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3714      	adds	r7, #20
 8005166:	46bd      	mov	sp, r7
 8005168:	bc80      	pop	{r7}
 800516a:	4770      	bx	lr
 800516c:	40012c00 	.word	0x40012c00
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800

08005178 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b01      	cmp	r3, #1
 800518a:	d001      	beq.n	8005190 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e03a      	b.n	8005206 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a18      	ldr	r2, [pc, #96]	; (8005210 <HAL_TIM_Base_Start_IT+0x98>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00e      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x58>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ba:	d009      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x58>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a14      	ldr	r2, [pc, #80]	; (8005214 <HAL_TIM_Base_Start_IT+0x9c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d004      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x58>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a13      	ldr	r2, [pc, #76]	; (8005218 <HAL_TIM_Base_Start_IT+0xa0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d111      	bne.n	80051f4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 0307 	and.w	r3, r3, #7
 80051da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b06      	cmp	r3, #6
 80051e0:	d010      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f042 0201 	orr.w	r2, r2, #1
 80051f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f2:	e007      	b.n	8005204 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0201 	orr.w	r2, r2, #1
 8005202:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr
 8005210:	40012c00 	.word	0x40012c00
 8005214:	40000400 	.word	0x40000400
 8005218:	40000800 	.word	0x40000800

0800521c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e041      	b.n	80052b2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d106      	bne.n	8005248 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f7fd fdca 	bl	8002ddc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2202      	movs	r2, #2
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3304      	adds	r3, #4
 8005258:	4619      	mov	r1, r3
 800525a:	4610      	mov	r0, r2
 800525c:	f000 fdac 	bl	8005db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3708      	adds	r7, #8
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
	...

080052bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d109      	bne.n	80052e0 <HAL_TIM_PWM_Start+0x24>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	bf14      	ite	ne
 80052d8:	2301      	movne	r3, #1
 80052da:	2300      	moveq	r3, #0
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	e022      	b.n	8005326 <HAL_TIM_PWM_Start+0x6a>
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	d109      	bne.n	80052fa <HAL_TIM_PWM_Start+0x3e>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	bf14      	ite	ne
 80052f2:	2301      	movne	r3, #1
 80052f4:	2300      	moveq	r3, #0
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	e015      	b.n	8005326 <HAL_TIM_PWM_Start+0x6a>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d109      	bne.n	8005314 <HAL_TIM_PWM_Start+0x58>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b01      	cmp	r3, #1
 800530a:	bf14      	ite	ne
 800530c:	2301      	movne	r3, #1
 800530e:	2300      	moveq	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	e008      	b.n	8005326 <HAL_TIM_PWM_Start+0x6a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b01      	cmp	r3, #1
 800531e:	bf14      	ite	ne
 8005320:	2301      	movne	r3, #1
 8005322:	2300      	moveq	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e05e      	b.n	80053ec <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d104      	bne.n	800533e <HAL_TIM_PWM_Start+0x82>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800533c:	e013      	b.n	8005366 <HAL_TIM_PWM_Start+0xaa>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b04      	cmp	r3, #4
 8005342:	d104      	bne.n	800534e <HAL_TIM_PWM_Start+0x92>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800534c:	e00b      	b.n	8005366 <HAL_TIM_PWM_Start+0xaa>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b08      	cmp	r3, #8
 8005352:	d104      	bne.n	800535e <HAL_TIM_PWM_Start+0xa2>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800535c:	e003      	b.n	8005366 <HAL_TIM_PWM_Start+0xaa>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2202      	movs	r2, #2
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2201      	movs	r2, #1
 800536c:	6839      	ldr	r1, [r7, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f001 f8af 	bl	80064d2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a1e      	ldr	r2, [pc, #120]	; (80053f4 <HAL_TIM_PWM_Start+0x138>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d107      	bne.n	800538e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800538c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a18      	ldr	r2, [pc, #96]	; (80053f4 <HAL_TIM_PWM_Start+0x138>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d00e      	beq.n	80053b6 <HAL_TIM_PWM_Start+0xfa>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a0:	d009      	beq.n	80053b6 <HAL_TIM_PWM_Start+0xfa>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <HAL_TIM_PWM_Start+0x13c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d004      	beq.n	80053b6 <HAL_TIM_PWM_Start+0xfa>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a12      	ldr	r2, [pc, #72]	; (80053fc <HAL_TIM_PWM_Start+0x140>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d111      	bne.n	80053da <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f003 0307 	and.w	r3, r3, #7
 80053c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2b06      	cmp	r3, #6
 80053c6:	d010      	beq.n	80053ea <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0201 	orr.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053d8:	e007      	b.n	80053ea <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0201 	orr.w	r2, r2, #1
 80053e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40012c00 	.word	0x40012c00
 80053f8:	40000400 	.word	0x40000400
 80053fc:	40000800 	.word	0x40000800

08005400 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e041      	b.n	8005496 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d106      	bne.n	800542c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f839 	bl	800549e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	3304      	adds	r3, #4
 800543c:	4619      	mov	r1, r3
 800543e:	4610      	mov	r0, r2
 8005440:	f000 fcba 	bl	8005db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bc80      	pop	{r7}
 80054ae:	4770      	bx	lr

080054b0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <HAL_TIM_IC_Start_IT+0x1a>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	e013      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x42>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d104      	bne.n	80054da <HAL_TIM_IC_Start_IT+0x2a>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	e00b      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x42>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d104      	bne.n	80054ea <HAL_TIM_IC_Start_IT+0x3a>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	e003      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x42>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d104      	bne.n	8005504 <HAL_TIM_IC_Start_IT+0x54>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005500:	b2db      	uxtb	r3, r3
 8005502:	e013      	b.n	800552c <HAL_TIM_IC_Start_IT+0x7c>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b04      	cmp	r3, #4
 8005508:	d104      	bne.n	8005514 <HAL_TIM_IC_Start_IT+0x64>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005510:	b2db      	uxtb	r3, r3
 8005512:	e00b      	b.n	800552c <HAL_TIM_IC_Start_IT+0x7c>
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2b08      	cmp	r3, #8
 8005518:	d104      	bne.n	8005524 <HAL_TIM_IC_Start_IT+0x74>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005520:	b2db      	uxtb	r3, r3
 8005522:	e003      	b.n	800552c <HAL_TIM_IC_Start_IT+0x7c>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800552a:	b2db      	uxtb	r3, r3
 800552c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800552e:	7bfb      	ldrb	r3, [r7, #15]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d102      	bne.n	800553a <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005534:	7bbb      	ldrb	r3, [r7, #14]
 8005536:	2b01      	cmp	r3, #1
 8005538:	d001      	beq.n	800553e <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e0b3      	b.n	80056a6 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d104      	bne.n	800554e <HAL_TIM_IC_Start_IT+0x9e>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800554c:	e013      	b.n	8005576 <HAL_TIM_IC_Start_IT+0xc6>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b04      	cmp	r3, #4
 8005552:	d104      	bne.n	800555e <HAL_TIM_IC_Start_IT+0xae>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800555c:	e00b      	b.n	8005576 <HAL_TIM_IC_Start_IT+0xc6>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2b08      	cmp	r3, #8
 8005562:	d104      	bne.n	800556e <HAL_TIM_IC_Start_IT+0xbe>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800556c:	e003      	b.n	8005576 <HAL_TIM_IC_Start_IT+0xc6>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2202      	movs	r2, #2
 8005572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d104      	bne.n	8005586 <HAL_TIM_IC_Start_IT+0xd6>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005584:	e013      	b.n	80055ae <HAL_TIM_IC_Start_IT+0xfe>
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	2b04      	cmp	r3, #4
 800558a:	d104      	bne.n	8005596 <HAL_TIM_IC_Start_IT+0xe6>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005594:	e00b      	b.n	80055ae <HAL_TIM_IC_Start_IT+0xfe>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b08      	cmp	r3, #8
 800559a:	d104      	bne.n	80055a6 <HAL_TIM_IC_Start_IT+0xf6>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055a4:	e003      	b.n	80055ae <HAL_TIM_IC_Start_IT+0xfe>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2202      	movs	r2, #2
 80055aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b0c      	cmp	r3, #12
 80055b2:	d841      	bhi.n	8005638 <HAL_TIM_IC_Start_IT+0x188>
 80055b4:	a201      	add	r2, pc, #4	; (adr r2, 80055bc <HAL_TIM_IC_Start_IT+0x10c>)
 80055b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ba:	bf00      	nop
 80055bc:	080055f1 	.word	0x080055f1
 80055c0:	08005639 	.word	0x08005639
 80055c4:	08005639 	.word	0x08005639
 80055c8:	08005639 	.word	0x08005639
 80055cc:	08005603 	.word	0x08005603
 80055d0:	08005639 	.word	0x08005639
 80055d4:	08005639 	.word	0x08005639
 80055d8:	08005639 	.word	0x08005639
 80055dc:	08005615 	.word	0x08005615
 80055e0:	08005639 	.word	0x08005639
 80055e4:	08005639 	.word	0x08005639
 80055e8:	08005639 	.word	0x08005639
 80055ec:	08005627 	.word	0x08005627
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0202 	orr.w	r2, r2, #2
 80055fe:	60da      	str	r2, [r3, #12]
      break;
 8005600:	e01b      	b.n	800563a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f042 0204 	orr.w	r2, r2, #4
 8005610:	60da      	str	r2, [r3, #12]
      break;
 8005612:	e012      	b.n	800563a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0208 	orr.w	r2, r2, #8
 8005622:	60da      	str	r2, [r3, #12]
      break;
 8005624:	e009      	b.n	800563a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f042 0210 	orr.w	r2, r2, #16
 8005634:	60da      	str	r2, [r3, #12]
      break;
 8005636:	e000      	b.n	800563a <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8005638:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2201      	movs	r2, #1
 8005640:	6839      	ldr	r1, [r7, #0]
 8005642:	4618      	mov	r0, r3
 8005644:	f000 ff45 	bl	80064d2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <HAL_TIM_IC_Start_IT+0x200>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d00e      	beq.n	8005670 <HAL_TIM_IC_Start_IT+0x1c0>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800565a:	d009      	beq.n	8005670 <HAL_TIM_IC_Start_IT+0x1c0>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a14      	ldr	r2, [pc, #80]	; (80056b4 <HAL_TIM_IC_Start_IT+0x204>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d004      	beq.n	8005670 <HAL_TIM_IC_Start_IT+0x1c0>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a13      	ldr	r2, [pc, #76]	; (80056b8 <HAL_TIM_IC_Start_IT+0x208>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d111      	bne.n	8005694 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2b06      	cmp	r3, #6
 8005680:	d010      	beq.n	80056a4 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0201 	orr.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005692:	e007      	b.n	80056a4 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0201 	orr.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	40012c00 	.word	0x40012c00
 80056b4:	40000400 	.word	0x40000400
 80056b8:	40000800 	.word	0x40000800

080056bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d122      	bne.n	8005718 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d11b      	bne.n	8005718 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f06f 0202 	mvn.w	r2, #2
 80056e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f003 0303 	and.w	r3, r3, #3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d003      	beq.n	8005706 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7fc fc12 	bl	8001f28 <HAL_TIM_IC_CaptureCallback>
 8005704:	e005      	b.n	8005712 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fb3a 	bl	8005d80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fb40 	bl	8005d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	f003 0304 	and.w	r3, r3, #4
 8005722:	2b04      	cmp	r3, #4
 8005724:	d122      	bne.n	800576c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b04      	cmp	r3, #4
 8005732:	d11b      	bne.n	800576c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f06f 0204 	mvn.w	r2, #4
 800573c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2202      	movs	r2, #2
 8005742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7fc fbe8 	bl	8001f28 <HAL_TIM_IC_CaptureCallback>
 8005758:	e005      	b.n	8005766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 fb10 	bl	8005d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fb16 	bl	8005d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	2b08      	cmp	r3, #8
 8005778:	d122      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	f003 0308 	and.w	r3, r3, #8
 8005784:	2b08      	cmp	r3, #8
 8005786:	d11b      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f06f 0208 	mvn.w	r2, #8
 8005790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2204      	movs	r2, #4
 8005796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	69db      	ldr	r3, [r3, #28]
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7fc fbbe 	bl	8001f28 <HAL_TIM_IC_CaptureCallback>
 80057ac:	e005      	b.n	80057ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 fae6 	bl	8005d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 faec 	bl	8005d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	2b10      	cmp	r3, #16
 80057cc:	d122      	bne.n	8005814 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f003 0310 	and.w	r3, r3, #16
 80057d8:	2b10      	cmp	r3, #16
 80057da:	d11b      	bne.n	8005814 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f06f 0210 	mvn.w	r2, #16
 80057e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2208      	movs	r2, #8
 80057ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7fc fb94 	bl	8001f28 <HAL_TIM_IC_CaptureCallback>
 8005800:	e005      	b.n	800580e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 fabc 	bl	8005d80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 fac2 	bl	8005d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b01      	cmp	r3, #1
 8005820:	d10e      	bne.n	8005840 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b01      	cmp	r3, #1
 800582e:	d107      	bne.n	8005840 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0201 	mvn.w	r2, #1
 8005838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f7fc f9ec 	bl	8001c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584a:	2b80      	cmp	r3, #128	; 0x80
 800584c:	d10e      	bne.n	800586c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005858:	2b80      	cmp	r3, #128	; 0x80
 800585a:	d107      	bne.n	800586c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 ff10 	bl	800668c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005876:	2b40      	cmp	r3, #64	; 0x40
 8005878:	d10e      	bne.n	8005898 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005884:	2b40      	cmp	r3, #64	; 0x40
 8005886:	d107      	bne.n	8005898 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fa86 	bl	8005da4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0320 	and.w	r3, r3, #32
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	d10e      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f003 0320 	and.w	r3, r3, #32
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d107      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0220 	mvn.w	r2, #32
 80058bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fedb 	bl	800667a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058c4:	bf00      	nop
 80058c6:	3708      	adds	r7, #8
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d101      	bne.n	80058e6 <HAL_TIM_IC_ConfigChannel+0x1a>
 80058e2:	2302      	movs	r3, #2
 80058e4:	e082      	b.n	80059ec <HAL_TIM_IC_ConfigChannel+0x120>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d11b      	bne.n	800592c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6818      	ldr	r0, [r3, #0]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	6819      	ldr	r1, [r3, #0]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f000 fc42 	bl	800618c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 020c 	bic.w	r2, r2, #12
 8005916:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6999      	ldr	r1, [r3, #24]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	619a      	str	r2, [r3, #24]
 800592a:	e05a      	b.n	80059e2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b04      	cmp	r3, #4
 8005930:	d11c      	bne.n	800596c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	6819      	ldr	r1, [r3, #0]
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f000 fcab 	bl	800629c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	699a      	ldr	r2, [r3, #24]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005954:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6999      	ldr	r1, [r3, #24]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	021a      	lsls	r2, r3, #8
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	619a      	str	r2, [r3, #24]
 800596a:	e03a      	b.n	80059e2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b08      	cmp	r3, #8
 8005970:	d11b      	bne.n	80059aa <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6818      	ldr	r0, [r3, #0]
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	6819      	ldr	r1, [r3, #0]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f000 fcf6 	bl	8006372 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 020c 	bic.w	r2, r2, #12
 8005994:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69d9      	ldr	r1, [r3, #28]
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	61da      	str	r2, [r3, #28]
 80059a8:	e01b      	b.n	80059e2 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6818      	ldr	r0, [r3, #0]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	6819      	ldr	r1, [r3, #0]
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f000 fd15 	bl	80063e8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69da      	ldr	r2, [r3, #28]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80059cc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69d9      	ldr	r1, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	021a      	lsls	r2, r3, #8
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	430a      	orrs	r2, r1
 80059e0:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d101      	bne.n	8005a0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	e0ac      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2201      	movs	r2, #1
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b0c      	cmp	r3, #12
 8005a1a:	f200 809f 	bhi.w	8005b5c <HAL_TIM_PWM_ConfigChannel+0x168>
 8005a1e:	a201      	add	r2, pc, #4	; (adr r2, 8005a24 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a24:	08005a59 	.word	0x08005a59
 8005a28:	08005b5d 	.word	0x08005b5d
 8005a2c:	08005b5d 	.word	0x08005b5d
 8005a30:	08005b5d 	.word	0x08005b5d
 8005a34:	08005a99 	.word	0x08005a99
 8005a38:	08005b5d 	.word	0x08005b5d
 8005a3c:	08005b5d 	.word	0x08005b5d
 8005a40:	08005b5d 	.word	0x08005b5d
 8005a44:	08005adb 	.word	0x08005adb
 8005a48:	08005b5d 	.word	0x08005b5d
 8005a4c:	08005b5d 	.word	0x08005b5d
 8005a50:	08005b5d 	.word	0x08005b5d
 8005a54:	08005b1b 	.word	0x08005b1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68b9      	ldr	r1, [r7, #8]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fa0c 	bl	8005e7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699a      	ldr	r2, [r3, #24]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0208 	orr.w	r2, r2, #8
 8005a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699a      	ldr	r2, [r3, #24]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0204 	bic.w	r2, r2, #4
 8005a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6999      	ldr	r1, [r3, #24]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	691a      	ldr	r2, [r3, #16]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	430a      	orrs	r2, r1
 8005a94:	619a      	str	r2, [r3, #24]
      break;
 8005a96:	e062      	b.n	8005b5e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68b9      	ldr	r1, [r7, #8]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 fa52 	bl	8005f48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	699a      	ldr	r2, [r3, #24]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ab2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ac2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6999      	ldr	r1, [r3, #24]
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	021a      	lsls	r2, r3, #8
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	619a      	str	r2, [r3, #24]
      break;
 8005ad8:	e041      	b.n	8005b5e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68b9      	ldr	r1, [r7, #8]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f000 fa9b 	bl	800601c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69da      	ldr	r2, [r3, #28]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0208 	orr.w	r2, r2, #8
 8005af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	69da      	ldr	r2, [r3, #28]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 0204 	bic.w	r2, r2, #4
 8005b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	69d9      	ldr	r1, [r3, #28]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	61da      	str	r2, [r3, #28]
      break;
 8005b18:	e021      	b.n	8005b5e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68b9      	ldr	r1, [r7, #8]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f000 fae5 	bl	80060f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	69da      	ldr	r2, [r3, #28]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	69da      	ldr	r2, [r3, #28]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69d9      	ldr	r1, [r3, #28]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	021a      	lsls	r2, r3, #8
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	61da      	str	r2, [r3, #28]
      break;
 8005b5a:	e000      	b.n	8005b5e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005b5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d101      	bne.n	8005b88 <HAL_TIM_ConfigClockSource+0x18>
 8005b84:	2302      	movs	r3, #2
 8005b86:	e0b3      	b.n	8005cf0 <HAL_TIM_ConfigClockSource+0x180>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ba6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bc0:	d03e      	beq.n	8005c40 <HAL_TIM_ConfigClockSource+0xd0>
 8005bc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bc6:	f200 8087 	bhi.w	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bce:	f000 8085 	beq.w	8005cdc <HAL_TIM_ConfigClockSource+0x16c>
 8005bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd6:	d87f      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005bd8:	2b70      	cmp	r3, #112	; 0x70
 8005bda:	d01a      	beq.n	8005c12 <HAL_TIM_ConfigClockSource+0xa2>
 8005bdc:	2b70      	cmp	r3, #112	; 0x70
 8005bde:	d87b      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005be0:	2b60      	cmp	r3, #96	; 0x60
 8005be2:	d050      	beq.n	8005c86 <HAL_TIM_ConfigClockSource+0x116>
 8005be4:	2b60      	cmp	r3, #96	; 0x60
 8005be6:	d877      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005be8:	2b50      	cmp	r3, #80	; 0x50
 8005bea:	d03c      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0xf6>
 8005bec:	2b50      	cmp	r3, #80	; 0x50
 8005bee:	d873      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005bf0:	2b40      	cmp	r3, #64	; 0x40
 8005bf2:	d058      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x136>
 8005bf4:	2b40      	cmp	r3, #64	; 0x40
 8005bf6:	d86f      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005bf8:	2b30      	cmp	r3, #48	; 0x30
 8005bfa:	d064      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0x156>
 8005bfc:	2b30      	cmp	r3, #48	; 0x30
 8005bfe:	d86b      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005c00:	2b20      	cmp	r3, #32
 8005c02:	d060      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0x156>
 8005c04:	2b20      	cmp	r3, #32
 8005c06:	d867      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d05c      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0x156>
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d05a      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005c10:	e062      	b.n	8005cd8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6818      	ldr	r0, [r3, #0]
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	6899      	ldr	r1, [r3, #8]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	f000 fc37 	bl	8006494 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c34:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	609a      	str	r2, [r3, #8]
      break;
 8005c3e:	e04e      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6818      	ldr	r0, [r3, #0]
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	6899      	ldr	r1, [r3, #8]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f000 fc20 	bl	8006494 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c62:	609a      	str	r2, [r3, #8]
      break;
 8005c64:	e03b      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	6859      	ldr	r1, [r3, #4]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	461a      	mov	r2, r3
 8005c74:	f000 fae4 	bl	8006240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2150      	movs	r1, #80	; 0x50
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fbee 	bl	8006460 <TIM_ITRx_SetConfig>
      break;
 8005c84:	e02b      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6818      	ldr	r0, [r3, #0]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	6859      	ldr	r1, [r3, #4]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	461a      	mov	r2, r3
 8005c94:	f000 fb3e 	bl	8006314 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2160      	movs	r1, #96	; 0x60
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 fbde 	bl	8006460 <TIM_ITRx_SetConfig>
      break;
 8005ca4:	e01b      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6818      	ldr	r0, [r3, #0]
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	6859      	ldr	r1, [r3, #4]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	f000 fac4 	bl	8006240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2140      	movs	r1, #64	; 0x40
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fbce 	bl	8006460 <TIM_ITRx_SetConfig>
      break;
 8005cc4:	e00b      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	f000 fbc5 	bl	8006460 <TIM_ITRx_SetConfig>
        break;
 8005cd6:	e002      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005cd8:	bf00      	nop
 8005cda:	e000      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005cdc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b0c      	cmp	r3, #12
 8005d0a:	d831      	bhi.n	8005d70 <HAL_TIM_ReadCapturedValue+0x78>
 8005d0c:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d12:	bf00      	nop
 8005d14:	08005d49 	.word	0x08005d49
 8005d18:	08005d71 	.word	0x08005d71
 8005d1c:	08005d71 	.word	0x08005d71
 8005d20:	08005d71 	.word	0x08005d71
 8005d24:	08005d53 	.word	0x08005d53
 8005d28:	08005d71 	.word	0x08005d71
 8005d2c:	08005d71 	.word	0x08005d71
 8005d30:	08005d71 	.word	0x08005d71
 8005d34:	08005d5d 	.word	0x08005d5d
 8005d38:	08005d71 	.word	0x08005d71
 8005d3c:	08005d71 	.word	0x08005d71
 8005d40:	08005d71 	.word	0x08005d71
 8005d44:	08005d67 	.word	0x08005d67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d4e:	60fb      	str	r3, [r7, #12]

      break;
 8005d50:	e00f      	b.n	8005d72 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d58:	60fb      	str	r3, [r7, #12]

      break;
 8005d5a:	e00a      	b.n	8005d72 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d62:	60fb      	str	r3, [r7, #12]

      break;
 8005d64:	e005      	b.n	8005d72 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6c:	60fb      	str	r3, [r7, #12]

      break;
 8005d6e:	e000      	b.n	8005d72 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005d70:	bf00      	nop
  }

  return tmpreg;
 8005d72:	68fb      	ldr	r3, [r7, #12]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop

08005d80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bc80      	pop	{r7}
 8005d90:	4770      	bx	lr

08005d92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b083      	sub	sp, #12
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d9a:	bf00      	nop
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bc80      	pop	{r7}
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bc80      	pop	{r7}
 8005db4:	4770      	bx	lr
	...

08005db8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a29      	ldr	r2, [pc, #164]	; (8005e70 <TIM_Base_SetConfig+0xb8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d00b      	beq.n	8005de8 <TIM_Base_SetConfig+0x30>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd6:	d007      	beq.n	8005de8 <TIM_Base_SetConfig+0x30>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a26      	ldr	r2, [pc, #152]	; (8005e74 <TIM_Base_SetConfig+0xbc>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d003      	beq.n	8005de8 <TIM_Base_SetConfig+0x30>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a25      	ldr	r2, [pc, #148]	; (8005e78 <TIM_Base_SetConfig+0xc0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d108      	bne.n	8005dfa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1c      	ldr	r2, [pc, #112]	; (8005e70 <TIM_Base_SetConfig+0xb8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d00b      	beq.n	8005e1a <TIM_Base_SetConfig+0x62>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e08:	d007      	beq.n	8005e1a <TIM_Base_SetConfig+0x62>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a19      	ldr	r2, [pc, #100]	; (8005e74 <TIM_Base_SetConfig+0xbc>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d003      	beq.n	8005e1a <TIM_Base_SetConfig+0x62>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a18      	ldr	r2, [pc, #96]	; (8005e78 <TIM_Base_SetConfig+0xc0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d108      	bne.n	8005e2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a07      	ldr	r2, [pc, #28]	; (8005e70 <TIM_Base_SetConfig+0xb8>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d103      	bne.n	8005e60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	691a      	ldr	r2, [r3, #16]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	615a      	str	r2, [r3, #20]
}
 8005e66:	bf00      	nop
 8005e68:	3714      	adds	r7, #20
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr
 8005e70:	40012c00 	.word	0x40012c00
 8005e74:	40000400 	.word	0x40000400
 8005e78:	40000800 	.word	0x40000800

08005e7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	f023 0201 	bic.w	r2, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f023 0302 	bic.w	r3, r3, #2
 8005ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a1c      	ldr	r2, [pc, #112]	; (8005f44 <TIM_OC1_SetConfig+0xc8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d10c      	bne.n	8005ef2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f023 0308 	bic.w	r3, r3, #8
 8005ede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f023 0304 	bic.w	r3, r3, #4
 8005ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a13      	ldr	r2, [pc, #76]	; (8005f44 <TIM_OC1_SetConfig+0xc8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d111      	bne.n	8005f1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	697a      	ldr	r2, [r7, #20]
 8005f36:	621a      	str	r2, [r3, #32]
}
 8005f38:	bf00      	nop
 8005f3a:	371c      	adds	r7, #28
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bc80      	pop	{r7}
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	40012c00 	.word	0x40012c00

08005f48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	f023 0210 	bic.w	r2, r3, #16
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	021b      	lsls	r3, r3, #8
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f023 0320 	bic.w	r3, r3, #32
 8005f92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	011b      	lsls	r3, r3, #4
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a1d      	ldr	r2, [pc, #116]	; (8006018 <TIM_OC2_SetConfig+0xd0>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d10d      	bne.n	8005fc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a14      	ldr	r2, [pc, #80]	; (8006018 <TIM_OC2_SetConfig+0xd0>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d113      	bne.n	8005ff4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	693a      	ldr	r2, [r7, #16]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	621a      	str	r2, [r3, #32]
}
 800600e:	bf00      	nop
 8006010:	371c      	adds	r7, #28
 8006012:	46bd      	mov	sp, r7
 8006014:	bc80      	pop	{r7}
 8006016:	4770      	bx	lr
 8006018:	40012c00 	.word	0x40012c00

0800601c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1d      	ldr	r2, [pc, #116]	; (80060ec <TIM_OC3_SetConfig+0xd0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d10d      	bne.n	8006096 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006080:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	021b      	lsls	r3, r3, #8
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a14      	ldr	r2, [pc, #80]	; (80060ec <TIM_OC3_SetConfig+0xd0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d113      	bne.n	80060c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	621a      	str	r2, [r3, #32]
}
 80060e0:	bf00      	nop
 80060e2:	371c      	adds	r7, #28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40012c00 	.word	0x40012c00

080060f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800611e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	021b      	lsls	r3, r3, #8
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4313      	orrs	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800613a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	031b      	lsls	r3, r3, #12
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a0f      	ldr	r2, [pc, #60]	; (8006188 <TIM_OC4_SetConfig+0x98>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d109      	bne.n	8006164 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006156:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	019b      	lsls	r3, r3, #6
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	4313      	orrs	r3, r2
 8006162:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	621a      	str	r2, [r3, #32]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr
 8006188:	40012c00 	.word	0x40012c00

0800618c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	f023 0201 	bic.w	r2, r3, #1
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4a1f      	ldr	r2, [pc, #124]	; (8006234 <TIM_TI1_SetConfig+0xa8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00b      	beq.n	80061d2 <TIM_TI1_SetConfig+0x46>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061c0:	d007      	beq.n	80061d2 <TIM_TI1_SetConfig+0x46>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	4a1c      	ldr	r2, [pc, #112]	; (8006238 <TIM_TI1_SetConfig+0xac>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d003      	beq.n	80061d2 <TIM_TI1_SetConfig+0x46>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4a1b      	ldr	r2, [pc, #108]	; (800623c <TIM_TI1_SetConfig+0xb0>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d101      	bne.n	80061d6 <TIM_TI1_SetConfig+0x4a>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e000      	b.n	80061d8 <TIM_TI1_SetConfig+0x4c>
 80061d6:	2300      	movs	r3, #0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d008      	beq.n	80061ee <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f023 0303 	bic.w	r3, r3, #3
 80061e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	617b      	str	r3, [r7, #20]
 80061ec:	e003      	b.n	80061f6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f043 0301 	orr.w	r3, r3, #1
 80061f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	b2db      	uxtb	r3, r3
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	4313      	orrs	r3, r2
 8006208:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	f023 030a 	bic.w	r3, r3, #10
 8006210:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	f003 030a 	and.w	r3, r3, #10
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	621a      	str	r2, [r3, #32]
}
 800622a:	bf00      	nop
 800622c:	371c      	adds	r7, #28
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr
 8006234:	40012c00 	.word	0x40012c00
 8006238:	40000400 	.word	0x40000400
 800623c:	40000800 	.word	0x40000800

08006240 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006240:	b480      	push	{r7}
 8006242:	b087      	sub	sp, #28
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a1b      	ldr	r3, [r3, #32]
 8006250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	f023 0201 	bic.w	r2, r3, #1
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800626a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	4313      	orrs	r3, r2
 8006274:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f023 030a 	bic.w	r3, r3, #10
 800627c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	621a      	str	r2, [r3, #32]
}
 8006292:	bf00      	nop
 8006294:	371c      	adds	r7, #28
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr

0800629c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
 80062a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	f023 0210 	bic.w	r2, r3, #16
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a1b      	ldr	r3, [r3, #32]
 80062c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	021b      	lsls	r3, r3, #8
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	031b      	lsls	r3, r3, #12
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	011b      	lsls	r3, r3, #4
 80062f4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	621a      	str	r2, [r3, #32]
}
 800630a:	bf00      	nop
 800630c:	371c      	adds	r7, #28
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr

08006314 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006314:	b480      	push	{r7}
 8006316:	b087      	sub	sp, #28
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f023 0210 	bic.w	r2, r3, #16
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800633e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	031b      	lsls	r3, r3, #12
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006350:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	621a      	str	r2, [r3, #32]
}
 8006368:	bf00      	nop
 800636a:	371c      	adds	r7, #28
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr

08006372 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006372:	b480      	push	{r7}
 8006374:	b087      	sub	sp, #28
 8006376:	af00      	add	r7, sp, #0
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	607a      	str	r2, [r7, #4]
 800637e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6a1b      	ldr	r3, [r3, #32]
 8006384:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	69db      	ldr	r3, [r3, #28]
 8006390:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	f023 0303 	bic.w	r3, r3, #3
 800639e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	011b      	lsls	r3, r3, #4
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	021b      	lsls	r3, r3, #8
 80063c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	621a      	str	r2, [r3, #32]
}
 80063de:	bf00      	nop
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bc80      	pop	{r7}
 80063e6:	4770      	bx	lr

080063e8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b087      	sub	sp, #28
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6a1b      	ldr	r3, [r3, #32]
 80063fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006414:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	021b      	lsls	r3, r3, #8
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	4313      	orrs	r3, r2
 800641e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006426:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	031b      	lsls	r3, r3, #12
 800642c:	b29b      	uxth	r3, r3
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800643a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	031b      	lsls	r3, r3, #12
 8006440:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4313      	orrs	r3, r2
 8006448:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	621a      	str	r2, [r3, #32]
}
 8006456:	bf00      	nop
 8006458:	371c      	adds	r7, #28
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006476:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006478:	683a      	ldr	r2, [r7, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4313      	orrs	r3, r2
 800647e:	f043 0307 	orr.w	r3, r3, #7
 8006482:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	609a      	str	r2, [r3, #8]
}
 800648a:	bf00      	nop
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	bc80      	pop	{r7}
 8006492:	4770      	bx	lr

08006494 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006494:	b480      	push	{r7}
 8006496:	b087      	sub	sp, #28
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
 80064a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	021a      	lsls	r2, r3, #8
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	431a      	orrs	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	697a      	ldr	r2, [r7, #20]
 80064be:	4313      	orrs	r3, r2
 80064c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	609a      	str	r2, [r3, #8]
}
 80064c8:	bf00      	nop
 80064ca:	371c      	adds	r7, #28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bc80      	pop	{r7}
 80064d0:	4770      	bx	lr

080064d2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064d2:	b480      	push	{r7}
 80064d4:	b087      	sub	sp, #28
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f003 031f 	and.w	r3, r3, #31
 80064e4:	2201      	movs	r2, #1
 80064e6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ea:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6a1a      	ldr	r2, [r3, #32]
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	43db      	mvns	r3, r3
 80064f4:	401a      	ands	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a1a      	ldr	r2, [r3, #32]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	f003 031f 	and.w	r3, r3, #31
 8006504:	6879      	ldr	r1, [r7, #4]
 8006506:	fa01 f303 	lsl.w	r3, r1, r3
 800650a:	431a      	orrs	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	621a      	str	r2, [r3, #32]
}
 8006510:	bf00      	nop
 8006512:	371c      	adds	r7, #28
 8006514:	46bd      	mov	sp, r7
 8006516:	bc80      	pop	{r7}
 8006518:	4770      	bx	lr
	...

0800651c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800652c:	2b01      	cmp	r3, #1
 800652e:	d101      	bne.n	8006534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006530:	2302      	movs	r3, #2
 8006532:	e046      	b.n	80065c2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	4313      	orrs	r3, r2
 8006564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a16      	ldr	r2, [pc, #88]	; (80065cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00e      	beq.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006580:	d009      	beq.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a12      	ldr	r2, [pc, #72]	; (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d004      	beq.n	8006596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a10      	ldr	r2, [pc, #64]	; (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d10c      	bne.n	80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800659c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68ba      	ldr	r2, [r7, #8]
 80065ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr
 80065cc:	40012c00 	.word	0x40012c00
 80065d0:	40000400 	.word	0x40000400
 80065d4:	40000800 	.word	0x40000800

080065d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065d8:	b480      	push	{r7}
 80065da:	b085      	sub	sp, #20
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e03d      	b.n	8006670 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	4313      	orrs	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4313      	orrs	r3, r2
 8006632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	bc80      	pop	{r7}
 8006678:	4770      	bx	lr

0800667a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800667a:	b480      	push	{r7}
 800667c:	b083      	sub	sp, #12
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	bc80      	pop	{r7}
 800668a:	4770      	bx	lr

0800668c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr

0800669e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d101      	bne.n	80066b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e03f      	b.n	8006730 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d106      	bne.n	80066ca <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f7fc fc4f 	bl	8002f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2224      	movs	r2, #36	; 0x24
 80066ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066e0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f828 	bl	8006738 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691a      	ldr	r2, [r3, #16]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066f6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	695a      	ldr	r2, [r3, #20]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006706:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006716:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2220      	movs	r2, #32
 8006722:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689a      	ldr	r2, [r3, #8]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	431a      	orrs	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	4313      	orrs	r3, r2
 8006766:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006772:	f023 030c 	bic.w	r3, r3, #12
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	6812      	ldr	r2, [r2, #0]
 800677a:	68b9      	ldr	r1, [r7, #8]
 800677c:	430b      	orrs	r3, r1
 800677e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	699a      	ldr	r2, [r3, #24]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a2c      	ldr	r2, [pc, #176]	; (800684c <UART_SetConfig+0x114>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d103      	bne.n	80067a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067a0:	f7fe fc1e 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 80067a4:	60f8      	str	r0, [r7, #12]
 80067a6:	e002      	b.n	80067ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067a8:	f7fe fc06 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 80067ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	4613      	mov	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4413      	add	r3, r2
 80067b6:	009a      	lsls	r2, r3, #2
 80067b8:	441a      	add	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067c4:	4a22      	ldr	r2, [pc, #136]	; (8006850 <UART_SetConfig+0x118>)
 80067c6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	0119      	lsls	r1, r3, #4
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	009a      	lsls	r2, r3, #2
 80067d8:	441a      	add	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80067e4:	4b1a      	ldr	r3, [pc, #104]	; (8006850 <UART_SetConfig+0x118>)
 80067e6:	fba3 0302 	umull	r0, r3, r3, r2
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	2064      	movs	r0, #100	; 0x64
 80067ee:	fb00 f303 	mul.w	r3, r0, r3
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	3332      	adds	r3, #50	; 0x32
 80067f8:	4a15      	ldr	r2, [pc, #84]	; (8006850 <UART_SetConfig+0x118>)
 80067fa:	fba2 2303 	umull	r2, r3, r2, r3
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006804:	4419      	add	r1, r3
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	4613      	mov	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4413      	add	r3, r2
 800680e:	009a      	lsls	r2, r3, #2
 8006810:	441a      	add	r2, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	fbb2 f2f3 	udiv	r2, r2, r3
 800681c:	4b0c      	ldr	r3, [pc, #48]	; (8006850 <UART_SetConfig+0x118>)
 800681e:	fba3 0302 	umull	r0, r3, r3, r2
 8006822:	095b      	lsrs	r3, r3, #5
 8006824:	2064      	movs	r0, #100	; 0x64
 8006826:	fb00 f303 	mul.w	r3, r0, r3
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	011b      	lsls	r3, r3, #4
 800682e:	3332      	adds	r3, #50	; 0x32
 8006830:	4a07      	ldr	r2, [pc, #28]	; (8006850 <UART_SetConfig+0x118>)
 8006832:	fba2 2303 	umull	r2, r3, r2, r3
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	f003 020f 	and.w	r2, r3, #15
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	440a      	add	r2, r1
 8006842:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006844:	bf00      	nop
 8006846:	3710      	adds	r7, #16
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	40013800 	.word	0x40013800
 8006850:	51eb851f 	.word	0x51eb851f
 8006854:	00000000 	.word	0x00000000

08006858 <_ZN10ControllerC1Ev>:
    float angles[3];
    float rates[3];
    float bias[3];
};

Controller::Controller() {}
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a53      	ldr	r2, [pc, #332]	; (80069b0 <_ZN10ControllerC1Ev+0x158>)
 8006864:	651a      	str	r2, [r3, #80]	; 0x50
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a52      	ldr	r2, [pc, #328]	; (80069b4 <_ZN10ControllerC1Ev+0x15c>)
 800686a:	655a      	str	r2, [r3, #84]	; 0x54
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	22c8      	movs	r2, #200	; 0xc8
 8006870:	659a      	str	r2, [r3, #88]	; 0x58
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006876:	4618      	mov	r0, r3
 8006878:	f7fa fa12 	bl	8000ca0 <__aeabi_i2f>
 800687c:	4603      	mov	r3, r0
 800687e:	4619      	mov	r1, r3
 8006880:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006884:	f7fa fb14 	bl	8000eb0 <__aeabi_fdiv>
 8006888:	4603      	mov	r3, r0
 800688a:	461a      	mov	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006890:	6879      	ldr	r1, [r7, #4]
 8006892:	f04f 0200 	mov.w	r2, #0
 8006896:	4b48      	ldr	r3, [pc, #288]	; (80069b8 <_ZN10ControllerC1Ev+0x160>)
 8006898:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fa f9fd 	bl	8000ca0 <__aeabi_i2f>
 80068a6:	4603      	mov	r3, r0
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7f9 fdb5 	bl	8000418 <__aeabi_f2d>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	f04f 0000 	mov.w	r0, #0
 80068b6:	f04f 0100 	mov.w	r1, #0
 80068ba:	f7f9 ff2f 	bl	800071c <__aeabi_ddiv>
 80068be:	4602      	mov	r2, r0
 80068c0:	460b      	mov	r3, r1
 80068c2:	6879      	ldr	r1, [r7, #4]
 80068c4:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fa f9e7 	bl	8000ca0 <__aeabi_i2f>
 80068d2:	4603      	mov	r3, r0
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7f9 fd9f 	bl	8000418 <__aeabi_f2d>
 80068da:	f04f 0200 	mov.w	r2, #0
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	f7f9 fdf1 	bl	80004c8 <__aeabi_dmul>
 80068e6:	4602      	mov	r2, r0
 80068e8:	460b      	mov	r3, r1
 80068ea:	6879      	ldr	r1, [r7, #4]
 80068ec:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 80068f0:	6879      	ldr	r1, [r7, #4]
 80068f2:	f04f 0200 	mov.w	r2, #0
 80068f6:	4b30      	ldr	r3, [pc, #192]	; (80069b8 <_ZN10ControllerC1Ev+0x160>)
 80068f8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006900:	4618      	mov	r0, r3
 8006902:	f7fa f9cd 	bl	8000ca0 <__aeabi_i2f>
 8006906:	4603      	mov	r3, r0
 8006908:	4618      	mov	r0, r3
 800690a:	f7f9 fd85 	bl	8000418 <__aeabi_f2d>
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	f04f 0000 	mov.w	r0, #0
 8006916:	f04f 0100 	mov.w	r1, #0
 800691a:	f7f9 feff 	bl	800071c <__aeabi_ddiv>
 800691e:	4602      	mov	r2, r0
 8006920:	460b      	mov	r3, r1
 8006922:	6879      	ldr	r1, [r7, #4]
 8006924:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800692c:	4618      	mov	r0, r3
 800692e:	f7fa f9b7 	bl	8000ca0 <__aeabi_i2f>
 8006932:	4603      	mov	r3, r0
 8006934:	4618      	mov	r0, r3
 8006936:	f7f9 fd6f 	bl	8000418 <__aeabi_f2d>
 800693a:	f04f 0200 	mov.w	r2, #0
 800693e:	f04f 0300 	mov.w	r3, #0
 8006942:	f7f9 fdc1 	bl	80004c8 <__aeabi_dmul>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	6879      	ldr	r1, [r7, #4]
 800694c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
 8006950:	6879      	ldr	r1, [r7, #4]
 8006952:	f04f 0200 	mov.w	r2, #0
 8006956:	f04f 0300 	mov.w	r3, #0
 800695a:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006962:	4618      	mov	r0, r3
 8006964:	f7f9 fd46 	bl	80003f4 <__aeabi_i2d>
 8006968:	a30f      	add	r3, pc, #60	; (adr r3, 80069a8 <_ZN10ControllerC1Ev+0x150>)
 800696a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696e:	f7f9 fdab 	bl	80004c8 <__aeabi_dmul>
 8006972:	4602      	mov	r2, r0
 8006974:	460b      	mov	r3, r1
 8006976:	4610      	mov	r0, r2
 8006978:	4619      	mov	r1, r3
 800697a:	f7fa f887 	bl	8000a8c <__aeabi_d2f>
 800697e:	4602      	mov	r2, r0
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	339c      	adds	r3, #156	; 0x9c
 800698a:	4618      	mov	r0, r3
 800698c:	f001 fd58 	bl	8008440 <_ZN3PIDC1Ev>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	33dc      	adds	r3, #220	; 0xdc
 8006994:	4618      	mov	r0, r3
 8006996:	f7fa fc0a 	bl	80011ae <_ZNSt6vectorIiSaIiEEC1Ev>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	f3af 8000 	nop.w
 80069a8:	eb851eb8 	.word	0xeb851eb8
 80069ac:	3f8eb851 	.word	0x3f8eb851
 80069b0:	44c1c000 	.word	0x44c1c000
 80069b4:	42654ca3 	.word	0x42654ca3
 80069b8:	3ff80000 	.word	0x3ff80000

080069bc <_ZN10Controller3RunE5stateS0_i>:

std::vector<double> Controller::Run (struct state state, struct state state_des, int thr) {
 80069bc:	b082      	sub	sp, #8
 80069be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c2:	b0af      	sub	sp, #188	; 0xbc
 80069c4:	af08      	add	r7, sp, #32
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80069ce:	e881 000c 	stmia.w	r1, {r2, r3}
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 80069d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7f9 fd1e 	bl	8000418 <__aeabi_f2d>
 80069dc:	4602      	mov	r2, r0
 80069de:	460b      	mov	r3, r1
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	e9c1 2304 	strd	r2, r3, [r1, #16]
        pitch = state.angles[1];
 80069e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7f9 fd14 	bl	8000418 <__aeabi_f2d>
 80069f0:	4602      	mov	r2, r0
 80069f2:	460b      	mov	r3, r1
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	e9c1 2306 	strd	r2, r3, [r1, #24]
        yaw    = state.angles[2];
 80069fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7f9 fd0a 	bl	8000418 <__aeabi_f2d>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	68b9      	ldr	r1, [r7, #8]
 8006a0a:	e9c1 2308 	strd	r2, r3, [r1, #32]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 8006a0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7f9 fd00 	bl	8000418 <__aeabi_f2d>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        pitch_rate = state.rates[1];
 8006a22:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7f9 fcf6 	bl	8000418 <__aeabi_f2d>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	68b9      	ldr	r1, [r7, #8]
 8006a32:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        yaw_rate   = state.rates[2];
 8006a36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7f9 fcec 	bl	8000418 <__aeabi_f2d>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	68b9      	ldr	r1, [r7, #8]
 8006a46:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

        roll_bias = state.bias[0];
 8006a4a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 8006a52:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 8006a5a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	609a      	str	r2, [r3, #8]
        
        float roll_des     = state_des.angles[0];
 8006a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a66:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        float pitch_des 	 = state_des.angles[1];
 8006a6a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        float yaw_rate_des = state_des.rates[2];
 8006a72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    float roll_rate_des = pid.P_Angle(roll_des,roll, Kp_angle);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f103 069c 	add.w	r6, r3, #156	; 0x9c
 8006a80:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8006a84:	f7f9 fcc8 	bl	8000418 <__aeabi_f2d>
 8006a88:	4680      	mov	r8, r0
 8006a8a:	4689      	mov	r9, r1
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7f9 fcbd 	bl	8000418 <__aeabi_f2d>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006aa6:	e9cd 4500 	strd	r4, r5, [sp]
 8006aaa:	4642      	mov	r2, r8
 8006aac:	464b      	mov	r3, r9
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f001 fcec 	bl	800848c <_ZN3PID7P_AngleEddd>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4610      	mov	r0, r2
 8006aba:	4619      	mov	r1, r3
 8006abc:	f7f9 ffe6 	bl	8000a8c <__aeabi_d2f>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float pitch_rate_des = pid.P_Angle(pitch_des,pitch, Kp_angle);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	f103 069c 	add.w	r6, r3, #156	; 0x9c
 8006acc:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8006ad0:	f7f9 fca2 	bl	8000418 <__aeabi_f2d>
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	4689      	mov	r9, r1
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7f9 fc97 	bl	8000418 <__aeabi_f2d>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006af2:	e9cd 4500 	strd	r4, r5, [sp]
 8006af6:	4642      	mov	r2, r8
 8006af8:	464b      	mov	r3, r9
 8006afa:	4630      	mov	r0, r6
 8006afc:	f001 fcc6 	bl	800848c <_ZN3PID7P_AngleEddd>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4610      	mov	r0, r2
 8006b06:	4619      	mov	r1, r3
 8006b08:	f7f9 ffc0 	bl	8000a8c <__aeabi_d2f>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
/*
    //printf("\nroll_rate_des: %.2f",roll_rate_des);
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    //printf("\nyaw_rate_des: %.2f",yaw_rate_des);
*/  //printf("\nroll_rate_des: %.2f",roll_rate_des);
    double pd_roll  = pid.PD_Rate_Roll(roll_rate_des,roll_rate, Kp_roll, Ki_roll, Kd_roll);
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	339c      	adds	r3, #156	; 0x9c
 8006b16:	607b      	str	r3, [r7, #4]
 8006b18:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8006b1c:	f7f9 fc7c 	bl	8000418 <__aeabi_f2d>
 8006b20:	4682      	mov	sl, r0
 8006b22:	468b      	mov	fp, r1
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8006b2a:	68b9      	ldr	r1, [r7, #8]
 8006b2c:	e9d1 011e 	ldrd	r0, r1, [r1, #120]	; 0x78
 8006b30:	68bc      	ldr	r4, [r7, #8]
 8006b32:	f104 0580 	add.w	r5, r4, #128	; 0x80
 8006b36:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b3a:	68be      	ldr	r6, [r7, #8]
 8006b3c:	e9d6 8922 	ldrd	r8, r9, [r6, #136]	; 0x88
 8006b40:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006b44:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006b48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b4c:	e9cd 2300 	strd	r2, r3, [sp]
 8006b50:	4652      	mov	r2, sl
 8006b52:	465b      	mov	r3, fp
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f001 fcbb 	bl	80084d0 <_ZN3PID12PD_Rate_RollEddddd>
 8006b5a:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    double pd_pitch = pid.PD_Rate_Pitch(pitch_rate_des,pitch_rate,Kp_pitch,Ki_pitch,Kd_pitch);
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	339c      	adds	r3, #156	; 0x9c
 8006b62:	607b      	str	r3, [r7, #4]
 8006b64:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8006b68:	f7f9 fc56 	bl	8000418 <__aeabi_f2d>
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	468b      	mov	fp, r1
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006b76:	68b9      	ldr	r1, [r7, #8]
 8006b78:	e9d1 0118 	ldrd	r0, r1, [r1, #96]	; 0x60
 8006b7c:	68bc      	ldr	r4, [r7, #8]
 8006b7e:	f104 0568 	add.w	r5, r4, #104	; 0x68
 8006b82:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b86:	68be      	ldr	r6, [r7, #8]
 8006b88:	e9d6 891c 	ldrd	r8, r9, [r6, #112]	; 0x70
 8006b8c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006b90:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006b94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b98:	e9cd 2300 	strd	r2, r3, [sp]
 8006b9c:	4652      	mov	r2, sl
 8006b9e:	465b      	mov	r3, fp
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f001 fd73 	bl	800868c <_ZN3PID13PD_Rate_PitchEddddd>
 8006ba6:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
    double p_yaw    = pid.P_Rate_Yaw(yaw_rate_des,yaw_rate,Kp_yaw);
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	f103 069c 	add.w	r6, r3, #156	; 0x9c
 8006bb0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8006bb4:	f7f9 fc30 	bl	8000418 <__aeabi_f2d>
 8006bb8:	4604      	mov	r4, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8006bc2:	68b9      	ldr	r1, [r7, #8]
 8006bc4:	e9d1 0124 	ldrd	r0, r1, [r1, #144]	; 0x90
 8006bc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bcc:	e9cd 2300 	strd	r2, r3, [sp]
 8006bd0:	4622      	mov	r2, r4
 8006bd2:	462b      	mov	r3, r5
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	f001 fe37 	bl	8008848 <_ZN3PID10P_Rate_YawEddd>
 8006bda:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
    //printf("\npd_pitch: %.2f",pd_pitch);
    //printf("\np_yaw: %.2f",p_yaw);

    ////printf("\nst: %.3f",st);

    unsigned int pwm1 = thr + pd_pitch - pd_roll;//  - p_yaw + 70;
 8006bde:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8006be2:	f7f9 fc07 	bl	80003f4 <__aeabi_i2d>
 8006be6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006bea:	f7f9 fab7 	bl	800015c <__adddf3>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006bfa:	f7f9 faad 	bl	8000158 <__aeabi_dsub>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4610      	mov	r0, r2
 8006c04:	4619      	mov	r1, r3
 8006c06:	f7f9 ff21 	bl	8000a4c <__aeabi_d2uiz>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	667b      	str	r3, [r7, #100]	; 0x64
    unsigned int pwm2 = thr - pd_pitch + pd_roll;//  - p_yaw ;
 8006c0e:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8006c12:	f7f9 fbef 	bl	80003f4 <__aeabi_i2d>
 8006c16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006c1a:	f7f9 fa9d 	bl	8000158 <__aeabi_dsub>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4610      	mov	r0, r2
 8006c24:	4619      	mov	r1, r3
 8006c26:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006c2a:	f7f9 fa97 	bl	800015c <__adddf3>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	4610      	mov	r0, r2
 8006c34:	4619      	mov	r1, r3
 8006c36:	f7f9 ff09 	bl	8000a4c <__aeabi_d2uiz>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	663b      	str	r3, [r7, #96]	; 0x60
    unsigned int pwm3 = thr + pd_pitch + pd_roll;//  + p_yaw  + 70;
 8006c3e:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8006c42:	f7f9 fbd7 	bl	80003f4 <__aeabi_i2d>
 8006c46:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006c4a:	f7f9 fa87 	bl	800015c <__adddf3>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	4610      	mov	r0, r2
 8006c54:	4619      	mov	r1, r3
 8006c56:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006c5a:	f7f9 fa7f 	bl	800015c <__adddf3>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	4610      	mov	r0, r2
 8006c64:	4619      	mov	r1, r3
 8006c66:	f7f9 fef1 	bl	8000a4c <__aeabi_d2uiz>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int pwm4 = thr - pd_pitch - pd_roll;//  + p_yaw;
 8006c6e:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8006c72:	f7f9 fbbf 	bl	80003f4 <__aeabi_i2d>
 8006c76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006c7a:	f7f9 fa6d 	bl	8000158 <__aeabi_dsub>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	460b      	mov	r3, r1
 8006c82:	4610      	mov	r0, r2
 8006c84:	4619      	mov	r1, r3
 8006c86:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006c8a:	f7f9 fa65 	bl	8000158 <__aeabi_dsub>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	460b      	mov	r3, r1
 8006c92:	4610      	mov	r0, r2
 8006c94:	4619      	mov	r1, r3
 8006c96:	f7f9 fed9 	bl	8000a4c <__aeabi_d2uiz>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	65bb      	str	r3, [r7, #88]	; 0x58

    //Saturate pwm values
    pwm1 = (int)pid.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	f103 049c 	add.w	r4, r3, #156	; 0x9c
 8006ca4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8006ca6:	f7f9 fb95 	bl	80003d4 <__aeabi_ui2d>
 8006caa:	4602      	mov	r2, r0
 8006cac:	460b      	mov	r3, r1
 8006cae:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8006cb2:	9102      	str	r1, [sp, #8]
 8006cb4:	f240 414c 	movw	r1, #1100	; 0x44c
 8006cb8:	9101      	str	r1, [sp, #4]
 8006cba:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006cbe:	9100      	str	r1, [sp, #0]
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f001 fe23 	bl	800890c <_ZN3PID3SatEdiii>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4610      	mov	r0, r2
 8006ccc:	4619      	mov	r1, r3
 8006cce:	f7f9 fe95 	bl	80009fc <__aeabi_d2iz>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	667b      	str	r3, [r7, #100]	; 0x64
    pwm2 = (int)pid.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	f103 049c 	add.w	r4, r3, #156	; 0x9c
 8006cdc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006cde:	f7f9 fb79 	bl	80003d4 <__aeabi_ui2d>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8006cea:	9102      	str	r1, [sp, #8]
 8006cec:	f240 414c 	movw	r1, #1100	; 0x44c
 8006cf0:	9101      	str	r1, [sp, #4]
 8006cf2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006cf6:	9100      	str	r1, [sp, #0]
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f001 fe07 	bl	800890c <_ZN3PID3SatEdiii>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4610      	mov	r0, r2
 8006d04:	4619      	mov	r1, r3
 8006d06:	f7f9 fe79 	bl	80009fc <__aeabi_d2iz>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	663b      	str	r3, [r7, #96]	; 0x60
    pwm3 = (int)pid.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f103 049c 	add.w	r4, r3, #156	; 0x9c
 8006d14:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8006d16:	f7f9 fb5d 	bl	80003d4 <__aeabi_ui2d>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8006d22:	9102      	str	r1, [sp, #8]
 8006d24:	f240 414c 	movw	r1, #1100	; 0x44c
 8006d28:	9101      	str	r1, [sp, #4]
 8006d2a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006d2e:	9100      	str	r1, [sp, #0]
 8006d30:	4620      	mov	r0, r4
 8006d32:	f001 fdeb 	bl	800890c <_ZN3PID3SatEdiii>
 8006d36:	4602      	mov	r2, r0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4610      	mov	r0, r2
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	f7f9 fe5d 	bl	80009fc <__aeabi_d2iz>
 8006d42:	4603      	mov	r3, r0
 8006d44:	65fb      	str	r3, [r7, #92]	; 0x5c
    pwm4 = (int)pid.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	f103 049c 	add.w	r4, r3, #156	; 0x9c
 8006d4c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006d4e:	f7f9 fb41 	bl	80003d4 <__aeabi_ui2d>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8006d5a:	9102      	str	r1, [sp, #8]
 8006d5c:	f240 414c 	movw	r1, #1100	; 0x44c
 8006d60:	9101      	str	r1, [sp, #4]
 8006d62:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006d66:	9100      	str	r1, [sp, #0]
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f001 fdcf 	bl	800890c <_ZN3PID3SatEdiii>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	460b      	mov	r3, r1
 8006d72:	4610      	mov	r0, r2
 8006d74:	4619      	mov	r1, r3
 8006d76:	f7f9 fe41 	bl	80009fc <__aeabi_d2iz>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	65bb      	str	r3, [r7, #88]	; 0x58

    //Convert pwm to motor speed 
    w1 = pid.pwm2mot(pwm1, 1);
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	339c      	adds	r3, #156	; 0x9c
 8006d82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006d84:	b291      	uxth	r1, r2
 8006d86:	2201      	movs	r2, #1
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 fe8f 	bl	8008aac <_ZN3PID7pwm2motEti>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	641a      	str	r2, [r3, #64]	; 0x40
    w2 = pid.pwm2mot(pwm2, 1);
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	339c      	adds	r3, #156	; 0x9c
 8006d98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d9a:	b291      	uxth	r1, r2
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 fe84 	bl	8008aac <_ZN3PID7pwm2motEti>
 8006da4:	4602      	mov	r2, r0
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	645a      	str	r2, [r3, #68]	; 0x44
    w3 = pid.pwm2mot(pwm3,-1);
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	339c      	adds	r3, #156	; 0x9c
 8006dae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006db0:	b291      	uxth	r1, r2
 8006db2:	f04f 32ff 	mov.w	r2, #4294967295
 8006db6:	4618      	mov	r0, r3
 8006db8:	f001 fe78 	bl	8008aac <_ZN3PID7pwm2motEti>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	649a      	str	r2, [r3, #72]	; 0x48
    w4 = pid.pwm2mot(pwm4,-1);
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	339c      	adds	r3, #156	; 0x9c
 8006dc6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006dc8:	b291      	uxth	r1, r2
 8006dca:	f04f 32ff 	mov.w	r2, #4294967295
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f001 fe6c 	bl	8008aac <_ZN3PID7pwm2motEti>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	64da      	str	r2, [r3, #76]	; 0x4c

    std::vector<double> controller_output = 	{w1,w2,w3,w4};
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7f9 fb1a 	bl	8000418 <__aeabi_f2d>
 8006de4:	4602      	mov	r2, r0
 8006de6:	460b      	mov	r3, r1
 8006de8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7f9 fb11 	bl	8000418 <__aeabi_f2d>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7f9 fb08 	bl	8000418 <__aeabi_f2d>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7f9 faff 	bl	8000418 <__aeabi_f2d>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006e22:	f107 0318 	add.w	r3, r7, #24
 8006e26:	613b      	str	r3, [r7, #16]
 8006e28:	2304      	movs	r3, #4
 8006e2a:	617b      	str	r3, [r7, #20]
 8006e2c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 f83e 	bl	8006eb2 <_ZNSaIdEC1Ev>
 8006e36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006e3a:	f107 0210 	add.w	r2, r7, #16
 8006e3e:	ca06      	ldmia	r2, {r1, r2}
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 f842 	bl	8006eca <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>
 8006e46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fb fc26 	bl	800269c <_ZNSaIdED1Ev>
    controller_output_pwm = {pwm1,pwm2,pwm3,pwm4};
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	f103 00dc 	add.w	r0, r3, #220	; 0xdc
 8006e56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e58:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e60:	653b      	str	r3, [r7, #80]	; 0x50
 8006e62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e64:	657b      	str	r3, [r7, #84]	; 0x54
 8006e66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006e6a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	647b      	str	r3, [r7, #68]	; 0x44
 8006e70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006e74:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006e78:	f000 f848 	bl	8006f0c <_ZNSt6vectorIiSaIiEEaSESt16initializer_listIiE>
    return controller_output;
 8006e7c:	bf00      	nop
}
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	379c      	adds	r7, #156	; 0x9c
 8006e82:	46bd      	mov	sp, r7
 8006e84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e88:	b002      	add	sp, #8
 8006e8a:	4770      	bx	lr

08006e8c <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	33dc      	adds	r3, #220	; 0xdc
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f7fb ff03 	bl	8002ca4 <_ZNSt6vectorIiSaIiEED1Ev>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	339c      	adds	r3, #156	; 0x9c
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f001 fe4a 	bl	8008b3c <_ZN3PIDD1Ev>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3708      	adds	r7, #8
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <_ZNSaIdEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b082      	sub	sp, #8
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f841 	bl	8006f42 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>:
      vector(initializer_list<value_type> __l,
 8006eca:	b5b0      	push	{r4, r5, r7, lr}
 8006ecc:	b086      	sub	sp, #24
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	60f8      	str	r0, [r7, #12]
 8006ed2:	1d38      	adds	r0, r7, #4
 8006ed4:	e880 0006 	stmia.w	r0, {r1, r2}
 8006ed8:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6839      	ldr	r1, [r7, #0]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 f839 	bl	8006f56 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 8006ee4:	1d3b      	adds	r3, r7, #4
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 f844 	bl	8006f74 <_ZNKSt16initializer_listIdE5beginEv>
 8006eec:	4604      	mov	r4, r0
 8006eee:	1d3b      	adds	r3, r7, #4
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f000 f84a 	bl	8006f8a <_ZNKSt16initializer_listIdE3endEv>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	462b      	mov	r3, r5
 8006efa:	4621      	mov	r1, r4
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 f856 	bl	8006fae <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>
      }
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	4618      	mov	r0, r3
 8006f06:	3718      	adds	r7, #24
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bdb0      	pop	{r4, r5, r7, pc}

08006f0c <_ZNSt6vectorIiSaIiEEaSESt16initializer_listIiE>:
      operator=(initializer_list<value_type> __l)
 8006f0c:	b5b0      	push	{r4, r5, r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	1d3b      	adds	r3, r7, #4
 8006f16:	e883 0006 	stmia.w	r3, {r1, r2}
	this->_M_assign_aux(__l.begin(), __l.end(),
 8006f1a:	1d3b      	adds	r3, r7, #4
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f000 f87f 	bl	8007020 <_ZNKSt16initializer_listIiE5beginEv>
 8006f22:	4604      	mov	r4, r0
 8006f24:	1d3b      	adds	r3, r7, #4
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 f885 	bl	8007036 <_ZNKSt16initializer_listIiE3endEv>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	462b      	mov	r3, r5
 8006f30:	4621      	mov	r1, r4
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 f891 	bl	800705a <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag>
	return *this;
 8006f38:	68fb      	ldr	r3, [r7, #12]
      }
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3718      	adds	r7, #24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bdb0      	pop	{r4, r5, r7, pc}

08006f42 <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8006f42:	b480      	push	{r7}
 8006f44:	b083      	sub	sp, #12
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bc80      	pop	{r7}
 8006f54:	4770      	bx	lr

08006f56 <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b082      	sub	sp, #8
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6839      	ldr	r1, [r7, #0]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f000 f91f 	bl	80071a8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3708      	adds	r7, #8
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <_ZNKSt16initializer_listIdE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4618      	mov	r0, r3
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bc80      	pop	{r7}
 8006f88:	4770      	bx	lr

08006f8a <_ZNKSt16initializer_listIdE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8006f8a:	b590      	push	{r4, r7, lr}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff ffee 	bl	8006f74 <_ZNKSt16initializer_listIdE5beginEv>
 8006f98:	4604      	mov	r4, r0
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f916 	bl	80071cc <_ZNKSt16initializer_listIdE4sizeEv>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	00db      	lsls	r3, r3, #3
 8006fa4:	4423      	add	r3, r4
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	370c      	adds	r7, #12
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd90      	pop	{r4, r7, pc}

08006fae <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8006fae:	b590      	push	{r4, r7, lr}
 8006fb0:	b087      	sub	sp, #28
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	60f8      	str	r0, [r7, #12]
 8006fb6:	60b9      	str	r1, [r7, #8]
 8006fb8:	607a      	str	r2, [r7, #4]
 8006fba:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8006fbc:	6879      	ldr	r1, [r7, #4]
 8006fbe:	68b8      	ldr	r0, [r7, #8]
 8006fc0:	f000 f90f 	bl	80071e2 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8006fc8:	68fc      	ldr	r4, [r7, #12]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f7fb fa19 	bl	8002404 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	6978      	ldr	r0, [r7, #20]
 8006fd8:	f000 f918 	bl	800720c <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	4619      	mov	r1, r3
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 f93b 	bl	800725c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>
 8006fe6:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	00db      	lsls	r3, r3, #3
 8006ff4:	441a      	add	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	4618      	mov	r0, r3
 8007002:	f7fb f9ff 	bl	8002404 <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8007006:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8007008:	4622      	mov	r2, r4
 800700a:	6879      	ldr	r1, [r7, #4]
 800700c:	68b8      	ldr	r0, [r7, #8]
 800700e:	f000 f939 	bl	8007284 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>
 8007012:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	605a      	str	r2, [r3, #4]
	}
 8007018:	bf00      	nop
 800701a:	371c      	adds	r7, #28
 800701c:	46bd      	mov	sp, r7
 800701e:	bd90      	pop	{r4, r7, pc}

08007020 <_ZNKSt16initializer_listIiE5beginEv>:
      begin() const noexcept { return _M_array; }
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4618      	mov	r0, r3
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	bc80      	pop	{r7}
 8007034:	4770      	bx	lr

08007036 <_ZNKSt16initializer_listIiE3endEv>:
      end() const noexcept { return begin() + size(); }
 8007036:	b590      	push	{r4, r7, lr}
 8007038:	b083      	sub	sp, #12
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff ffee 	bl	8007020 <_ZNKSt16initializer_listIiE5beginEv>
 8007044:	4604      	mov	r4, r0
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f92d 	bl	80072a6 <_ZNKSt16initializer_listIiE4sizeEv>
 800704c:	4603      	mov	r3, r0
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4423      	add	r3, r4
 8007052:	4618      	mov	r0, r3
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	bd90      	pop	{r4, r7, pc}

0800705a <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag>:
      }

  template<typename _Tp, typename _Alloc>
    template<typename _ForwardIterator>
      void
      vector<_Tp, _Alloc>::
 800705a:	b5b0      	push	{r4, r5, r7, lr}
 800705c:	b088      	sub	sp, #32
 800705e:	af00      	add	r7, sp, #0
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	60b9      	str	r1, [r7, #8]
 8007064:	607a      	str	r2, [r7, #4]
 8007066:	703b      	strb	r3, [r7, #0]
      _M_assign_aux(_ForwardIterator __first, _ForwardIterator __last,
		    std::forward_iterator_tag)
      {
	const size_type __len = std::distance(__first, __last);
 8007068:	6879      	ldr	r1, [r7, #4]
 800706a:	68b8      	ldr	r0, [r7, #8]
 800706c:	f000 f926 	bl	80072bc <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8007070:	4603      	mov	r3, r0
 8007072:	61fb      	str	r3, [r7, #28]

	if (__len > capacity())
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f7fb fa27 	bl	80024c8 <_ZNKSt6vectorIiSaIiEE8capacityEv>
 800707a:	4602      	mov	r2, r0
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	4293      	cmp	r3, r2
 8007080:	bf8c      	ite	hi
 8007082:	2301      	movhi	r3, #1
 8007084:	2300      	movls	r3, #0
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b00      	cmp	r3, #0
 800708a:	d038      	beq.n	80070fe <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag+0xa4>
	  {
	    _S_check_init_len(__len, _M_get_Tp_allocator());
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4618      	mov	r0, r3
 8007090:	f7fb f9d0 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8007094:	4603      	mov	r3, r0
 8007096:	4619      	mov	r1, r3
 8007098:	69f8      	ldr	r0, [r7, #28]
 800709a:	f000 f923 	bl	80072e4 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>
	    pointer __tmp(_M_allocate_and_copy(__len, __first, __last));
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	69f9      	ldr	r1, [r7, #28]
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f000 f945 	bl	8007334 <_ZNSt6vectorIiSaIiEE20_M_allocate_and_copyIPKiEEPijT_S6_>
 80070aa:	6178      	str	r0, [r7, #20]
	    std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681c      	ldr	r4, [r3, #0]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	685d      	ldr	r5, [r3, #4]
			  _M_get_Tp_allocator());
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7fb f9bc 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80070bc:	4603      	mov	r3, r0
	    std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80070be:	461a      	mov	r2, r3
 80070c0:	4629      	mov	r1, r5
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7fb fa53 	bl	800256e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
	    _GLIBCXX_ASAN_ANNOTATE_REINIT;
	    _M_deallocate(this->_M_impl._M_start,
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6819      	ldr	r1, [r3, #0]
			  this->_M_impl._M_end_of_storage
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689a      	ldr	r2, [r3, #8]
			  - this->_M_impl._M_start);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	109b      	asrs	r3, r3, #2
	    _M_deallocate(this->_M_impl._M_start,
 80070da:	461a      	mov	r2, r3
 80070dc:	f7fb f95a 	bl	8002394 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
	    this->_M_impl._M_start = __tmp;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	601a      	str	r2, [r3, #0]
	    this->_M_impl._M_finish = this->_M_impl._M_start + __len;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	441a      	add	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	605a      	str	r2, [r3, #4]
	    this->_M_impl._M_end_of_storage = this->_M_impl._M_finish;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	609a      	str	r2, [r3, #8]
	      std::__uninitialized_copy_a(__mid, __last,
					  this->_M_impl._M_finish,
					  _M_get_Tp_allocator());
	    _GLIBCXX_ASAN_ANNOTATE_GREW(__n);
	  }
      }
 80070fc:	e042      	b.n	8007184 <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag+0x12a>
	else if (size() >= __len)
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f7fb f9d3 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8007104:	4602      	mov	r2, r0
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4293      	cmp	r3, r2
 800710a:	bf94      	ite	ls
 800710c:	2301      	movls	r3, #1
 800710e:	2300      	movhi	r3, #0
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00c      	beq.n	8007130 <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag+0xd6>
	  _M_erase_at_end(std::copy(__first, __last, this->_M_impl._M_start));
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	68b8      	ldr	r0, [r7, #8]
 8007120:	f000 f924 	bl	800736c <_ZSt4copyIPKiPiET0_T_S4_S3_>
 8007124:	4603      	mov	r3, r0
 8007126:	4619      	mov	r1, r3
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f7fb fae3 	bl	80026f4 <_ZNSt6vectorIiSaIiEE15_M_erase_at_endEPi>
      }
 800712e:	e029      	b.n	8007184 <_ZNSt6vectorIiSaIiEE13_M_assign_auxIPKiEEvT_S5_St20forward_iterator_tag+0x12a>
	    _ForwardIterator __mid = __first;
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	613b      	str	r3, [r7, #16]
	    std::advance(__mid, size());
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f7fb f9b8 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 800713a:	4602      	mov	r2, r0
 800713c:	f107 0310 	add.w	r3, r7, #16
 8007140:	4611      	mov	r1, r2
 8007142:	4618      	mov	r0, r3
 8007144:	f000 f92a 	bl	800739c <_ZSt7advanceIPKijEvRT_T0_>
	    std::copy(__first, __mid, this->_M_impl._M_start);
 8007148:	6939      	ldr	r1, [r7, #16]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	68b8      	ldr	r0, [r7, #8]
 8007152:	f000 f90b 	bl	800736c <_ZSt4copyIPKiPiET0_T_S4_S3_>
	    const size_type __attribute__((__unused__)) __n = __len - size();
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7fb f9a7 	bl	80024aa <_ZNKSt6vectorIiSaIiEE4sizeEv>
 800715c:	4602      	mov	r2, r0
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	1a9b      	subs	r3, r3, r2
 8007162:	61bb      	str	r3, [r7, #24]
	      std::__uninitialized_copy_a(__mid, __last,
 8007164:	693c      	ldr	r4, [r7, #16]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	685d      	ldr	r5, [r3, #4]
					  _M_get_Tp_allocator());
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	4618      	mov	r0, r3
 800716e:	f7fb f961 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8007172:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__mid, __last,
 8007174:	462a      	mov	r2, r5
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	4620      	mov	r0, r4
 800717a:	f000 f922 	bl	80073c2 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>
 800717e:	4602      	mov	r2, r0
	    this->_M_impl._M_finish =
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	605a      	str	r2, [r3, #4]
      }
 8007184:	bf00      	nop
 8007186:	3720      	adds	r7, #32
 8007188:	46bd      	mov	sp, r7
 800718a:	bdb0      	pop	{r4, r5, r7, pc}

0800718c <_ZNSaIdEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f923 	bl	80073e4 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4618      	mov	r0, r3
 80071a2:	3708      	adds	r7, #8
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7ff ffe9 	bl	800718c <_ZNSaIdEC1ERKS_>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4618      	mov	r0, r3
 80071be:	f000 f91c 	bl	80073fa <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4618      	mov	r0, r3
 80071c6:	3708      	adds	r7, #8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <_ZNKSt16initializer_listIdE4sizeEv>:
      size() const noexcept { return _M_len; }
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	4618      	mov	r0, r3
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	bc80      	pop	{r7}
 80071e0:	4770      	bx	lr

080071e2 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80071e2:	b5b0      	push	{r4, r5, r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
 80071ea:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80071ec:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80071ee:	1d3b      	adds	r3, r7, #4
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 f915 	bl	8007420 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 80071f6:	462a      	mov	r2, r5
 80071f8:	6839      	ldr	r1, [r7, #0]
 80071fa:	4620      	mov	r0, r4
 80071fc:	f000 f919 	bl	8007432 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8007200:	4603      	mov	r3, r0
    }
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800720c <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 800720c:	b590      	push	{r4, r7, lr}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8007216:	f107 030c 	add.w	r3, r7, #12
 800721a:	6839      	ldr	r1, [r7, #0]
 800721c:	4618      	mov	r0, r3
 800721e:	f7ff ffb5 	bl	800718c <_ZNSaIdEC1ERKS_>
 8007222:	f107 030c 	add.w	r3, r7, #12
 8007226:	4618      	mov	r0, r3
 8007228:	f000 f912 	bl	8007450 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>
 800722c:	4602      	mov	r2, r0
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4293      	cmp	r3, r2
 8007232:	bf8c      	ite	hi
 8007234:	2301      	movhi	r3, #1
 8007236:	2300      	movls	r3, #0
 8007238:	b2dc      	uxtb	r4, r3
 800723a:	f107 030c 	add.w	r3, r7, #12
 800723e:	4618      	mov	r0, r3
 8007240:	f7fb fa2c 	bl	800269c <_ZNSaIdED1Ev>
 8007244:	2c00      	cmp	r4, #0
 8007246:	d002      	beq.n	800724e <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8007248:	4803      	ldr	r0, [pc, #12]	; (8007258 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x4c>)
 800724a:	f001 fc97 	bl	8008b7c <_ZSt20__throw_length_errorPKc>
	return __n;
 800724e:	687b      	ldr	r3, [r7, #4]
      }
 8007250:	4618      	mov	r0, r3
 8007252:	3714      	adds	r7, #20
 8007254:	46bd      	mov	sp, r7
 8007256:	bd90      	pop	{r4, r7, pc}
 8007258:	0800925c 	.word	0x0800925c

0800725c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d006      	beq.n	800727a <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x1e>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6839      	ldr	r1, [r7, #0]
 8007270:	4618      	mov	r0, r3
 8007272:	f000 f907 	bl	8007484 <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>
 8007276:	4603      	mov	r3, r0
 8007278:	e000      	b.n	800727c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x20>
 800727a:	2300      	movs	r3, #0
      }
 800727c:	4618      	mov	r0, r3
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	68b9      	ldr	r1, [r7, #8]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f903 	bl	80074a2 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>
 800729c:	4603      	mov	r3, r0
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <_ZNKSt16initializer_listIiE4sizeEv>:
 80072a6:	b480      	push	{r7}
 80072a8:	b083      	sub	sp, #12
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	4618      	mov	r0, r3
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bc80      	pop	{r7}
 80072ba:	4770      	bx	lr

080072bc <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
    distance(_InputIterator __first, _InputIterator __last)
 80072bc:	b5b0      	push	{r4, r5, r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
      return std::__distance(__first, __last,
 80072c6:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80072c8:	1d3b      	adds	r3, r7, #4
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 f8fb 	bl	80074c6 <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 80072d0:	462a      	mov	r2, r5
 80072d2:	6839      	ldr	r1, [r7, #0]
 80072d4:	4620      	mov	r0, r4
 80072d6:	f000 f8ff 	bl	80074d8 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 80072da:	4603      	mov	r3, r0
    }
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bdb0      	pop	{r4, r5, r7, pc}

080072e4 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 80072e4:	b590      	push	{r4, r7, lr}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 80072ee:	f107 030c 	add.w	r3, r7, #12
 80072f2:	6839      	ldr	r1, [r7, #0]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 f918 	bl	800752a <_ZNSaIiEC1ERKS_>
 80072fa:	f107 030c 	add.w	r3, r7, #12
 80072fe:	4618      	mov	r0, r3
 8007300:	f000 f8f9 	bl	80074f6 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 8007304:	4602      	mov	r2, r0
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4293      	cmp	r3, r2
 800730a:	bf8c      	ite	hi
 800730c:	2301      	movhi	r3, #1
 800730e:	2300      	movls	r3, #0
 8007310:	b2dc      	uxtb	r4, r3
 8007312:	f107 030c 	add.w	r3, r7, #12
 8007316:	4618      	mov	r0, r3
 8007318:	f7fa fec1 	bl	800209e <_ZNSaIiED1Ev>
 800731c:	2c00      	cmp	r4, #0
 800731e:	d002      	beq.n	8007326 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8007320:	4803      	ldr	r0, [pc, #12]	; (8007330 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x4c>)
 8007322:	f001 fc2b 	bl	8008b7c <_ZSt20__throw_length_errorPKc>
	return __n;
 8007326:	687b      	ldr	r3, [r7, #4]
      }
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	bd90      	pop	{r4, r7, pc}
 8007330:	0800925c 	.word	0x0800925c

08007334 <_ZNSt6vectorIiSaIiEE20_M_allocate_and_copyIPKiEEPijT_S6_>:
	_M_allocate_and_copy(size_type __n,
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
 8007340:	603b      	str	r3, [r7, #0]
	  pointer __result = this->_M_allocate(__n);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	68b9      	ldr	r1, [r7, #8]
 8007346:	4618      	mov	r0, r3
 8007348:	f7fb fa0f 	bl	800276a <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 800734c:	6178      	str	r0, [r7, #20]
					  _M_get_Tp_allocator());
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4618      	mov	r0, r3
 8007352:	f7fb f86f 	bl	8002434 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8007356:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__first, __last, __result,
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	6839      	ldr	r1, [r7, #0]
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f830 	bl	80073c2 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>
	      return __result;
 8007362:	697b      	ldr	r3, [r7, #20]
	}
 8007364:	4618      	mov	r0, r3
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <_ZSt4copyIPKiPiET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 800736c:	b590      	push	{r4, r7, lr}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 f8e4 	bl	8007546 <_ZSt12__miter_baseIPKiET_S2_>
 800737e:	4604      	mov	r4, r0
 8007380:	68b8      	ldr	r0, [r7, #8]
 8007382:	f000 f8e0 	bl	8007546 <_ZSt12__miter_baseIPKiET_S2_>
 8007386:	4603      	mov	r3, r0
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	4619      	mov	r1, r3
 800738c:	4620      	mov	r0, r4
 800738e:	f000 f8e4 	bl	800755a <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>
 8007392:	4603      	mov	r3, r0
    }
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bd90      	pop	{r4, r7, pc}

0800739c <_ZSt7advanceIPKijEvRT_T0_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator, typename _Distance>
    inline _GLIBCXX17_CONSTEXPR void
    advance(_InputIterator& __i, _Distance __n)
 800739c:	b590      	push	{r4, r7, lr}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __advance
      typename iterator_traits<_InputIterator>::difference_type __d = __n;
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	60fb      	str	r3, [r7, #12]
      std::__advance(__i, __d, std::__iterator_category(__i));
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f88b 	bl	80074c6 <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 80073b0:	4622      	mov	r2, r4
 80073b2:	68f9      	ldr	r1, [r7, #12]
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f8f3 	bl	80075a0 <_ZSt9__advanceIPKiiEvRT_T0_St26random_access_iterator_tag>
    }
 80073ba:	bf00      	nop
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd90      	pop	{r4, r7, pc}

080073c2 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b084      	sub	sp, #16
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	60f8      	str	r0, [r7, #12]
 80073ca:	60b9      	str	r1, [r7, #8]
 80073cc:	607a      	str	r2, [r7, #4]
 80073ce:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 f8f5 	bl	80075c4 <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>
 80073da:	4603      	mov	r3, r0
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4618      	mov	r0, r3
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr

080073fa <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	605a      	str	r2, [r3, #4]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	609a      	str	r2, [r3, #8]
	{ }
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4618      	mov	r0, r3
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8007428:	4618      	mov	r0, r3
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	bc80      	pop	{r7}
 8007430:	4770      	bx	lr

08007432 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8007432:	b480      	push	{r7}
 8007434:	b085      	sub	sp, #20
 8007436:	af00      	add	r7, sp, #0
 8007438:	60f8      	str	r0, [r7, #12]
 800743a:	60b9      	str	r1, [r7, #8]
 800743c:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 800743e:	68ba      	ldr	r2, [r7, #8]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	10db      	asrs	r3, r3, #3
    }
 8007446:	4618      	mov	r0, r3
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	bc80      	pop	{r7}
 800744e:	4770      	bx	lr

08007450 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8007458:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 800745c:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f8c2 	bl	80075e8 <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>
 8007464:	4603      	mov	r3, r0
 8007466:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8007468:	f107 0208 	add.w	r2, r7, #8
 800746c:	f107 030c 	add.w	r3, r7, #12
 8007470:	4611      	mov	r1, r2
 8007472:	4618      	mov	r0, r3
 8007474:	f000 f8c4 	bl	8007600 <_ZSt3minIjERKT_S2_S2_>
 8007478:	4603      	mov	r3, r0
 800747a:	681b      	ldr	r3, [r3, #0]
      }
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800748e:	2200      	movs	r2, #0
 8007490:	6839      	ldr	r1, [r7, #0]
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f8c7 	bl	8007626 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>
 8007498:	4603      	mov	r3, r0
 800749a:	4618      	mov	r0, r3
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b086      	sub	sp, #24
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	60f8      	str	r0, [r7, #12]
 80074aa:	60b9      	str	r1, [r7, #8]
 80074ac:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80074ae:	2301      	movs	r3, #1
 80074b0:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	68b9      	ldr	r1, [r7, #8]
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f000 f8d3 	bl	8007662 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>
 80074bc:	4603      	mov	r3, r0
    }
 80074be:	4618      	mov	r0, r3
 80074c0:	3718      	adds	r7, #24
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
    __iterator_category(const _Iter&)
 80074c6:	b480      	push	{r7}
 80074c8:	b083      	sub	sp, #12
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 80074ce:	4618      	mov	r0, r3
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bc80      	pop	{r7}
 80074d6:	4770      	bx	lr

080074d8 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	109b      	asrs	r3, r3, #2
    }
 80074ec:	4618      	mov	r0, r3
 80074ee:	3714      	adds	r7, #20
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bc80      	pop	{r7}
 80074f4:	4770      	bx	lr

080074f6 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80074fe:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8007502:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f8bc 	bl	8007682 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 800750a:	4603      	mov	r3, r0
 800750c:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 800750e:	f107 0208 	add.w	r2, r7, #8
 8007512:	f107 030c 	add.w	r3, r7, #12
 8007516:	4611      	mov	r1, r2
 8007518:	4618      	mov	r0, r3
 800751a:	f000 f871 	bl	8007600 <_ZSt3minIjERKT_S2_S2_>
 800751e:	4603      	mov	r3, r0
 8007520:	681b      	ldr	r3, [r3, #0]
      }
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <_ZNSaIiEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 800752a:	b580      	push	{r7, lr}
 800752c:	b082      	sub	sp, #8
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8007534:	6839      	ldr	r1, [r7, #0]
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f8af 	bl	800769a <_ZN9__gnu_cxx13new_allocatorIiEC1ERKS1_>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4618      	mov	r0, r3
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <_ZSt12__miter_baseIPKiET_S2_>:
    __miter_base(_Iterator __it)
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4618      	mov	r0, r3
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	bc80      	pop	{r7}
 8007558:	4770      	bx	lr

0800755a <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800755a:	b5b0      	push	{r4, r5, r7, lr}
 800755c:	b084      	sub	sp, #16
 800755e:	af00      	add	r7, sp, #0
 8007560:	60f8      	str	r0, [r7, #12]
 8007562:	60b9      	str	r1, [r7, #8]
 8007564:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f000 f8a2 	bl	80076b0 <_ZSt12__niter_baseIPKiET_S2_>
 800756c:	4604      	mov	r4, r0
 800756e:	68b8      	ldr	r0, [r7, #8]
 8007570:	f000 f89e 	bl	80076b0 <_ZSt12__niter_baseIPKiET_S2_>
 8007574:	4605      	mov	r5, r0
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4618      	mov	r0, r3
 800757a:	f7fb fa58 	bl	8002a2e <_ZSt12__niter_baseIPiET_S1_>
 800757e:	4603      	mov	r3, r0
 8007580:	461a      	mov	r2, r3
 8007582:	4629      	mov	r1, r5
 8007584:	4620      	mov	r0, r4
 8007586:	f7fb fa1f 	bl	80029c8 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>
 800758a:	4602      	mov	r2, r0
 800758c:	1d3b      	adds	r3, r7, #4
 800758e:	4611      	mov	r1, r2
 8007590:	4618      	mov	r0, r3
 8007592:	f7fb fa68 	bl	8002a66 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8007596:	4603      	mov	r3, r0
    }
 8007598:	4618      	mov	r0, r3
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bdb0      	pop	{r4, r5, r7, pc}

080075a0 <_ZSt9__advanceIPKiiEvRT_T0_St26random_access_iterator_tag>:
    __advance(_RandomAccessIterator& __i, _Distance __n,
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	713a      	strb	r2, [r7, #4]
	__i += __n;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	441a      	add	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	601a      	str	r2, [r3, #0]
    }
 80075ba:	bf00      	nop
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	bc80      	pop	{r7}
 80075c2:	4770      	bx	lr

080075c4 <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b086      	sub	sp, #24
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80075d0:	2301      	movs	r3, #1
 80075d2:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	68b9      	ldr	r1, [r7, #8]
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f873 	bl	80076c4 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>
 80075de:	4603      	mov	r3, r0
    }
 80075e0:	4618      	mov	r0, r3
 80075e2:	3718      	adds	r7, #24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b082      	sub	sp, #8
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 f877 	bl	80076e4 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 80075f6:	4603      	mov	r3, r0
 80075f8:	4618      	mov	r0, r3
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	429a      	cmp	r2, r3
 8007614:	d201      	bcs.n	800761a <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	e000      	b.n	800761c <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800761a:	687b      	ldr	r3, [r7, #4]
    }
 800761c:	4618      	mov	r0, r3
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr

08007626 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8007626:	b580      	push	{r7, lr}
 8007628:	b084      	sub	sp, #16
 800762a:	af00      	add	r7, sp, #0
 800762c:	60f8      	str	r0, [r7, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f000 f856 	bl	80076e4 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 8007638:	4602      	mov	r2, r0
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	4293      	cmp	r3, r2
 800763e:	bf8c      	ite	hi
 8007640:	2301      	movhi	r3, #1
 8007642:	2300      	movls	r3, #0
 8007644:	b2db      	uxtb	r3, r3
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800764a:	f001 fa94 	bl	8008b76 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	00db      	lsls	r3, r3, #3
 8007652:	4618      	mov	r0, r3
 8007654:	f001 fa7e 	bl	8008b54 <_Znwj>
 8007658:	4603      	mov	r3, r0
      }
 800765a:	4618      	mov	r0, r3
 800765c:	3710      	adds	r7, #16
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8007662:	b580      	push	{r7, lr}
 8007664:	b084      	sub	sp, #16
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	68b9      	ldr	r1, [r7, #8]
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f000 f841 	bl	80076fa <_ZSt4copyIPKdPdET0_T_S4_S3_>
 8007678:	4603      	mov	r3, r0
 800767a:	4618      	mov	r0, r3
 800767c:	3710      	adds	r7, #16
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7fb fa8a 	bl	8002ba4 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8007690:	4603      	mov	r3, r0
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <_ZN9__gnu_cxx13new_allocatorIiEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800769a:	b480      	push	{r7}
 800769c:	b083      	sub	sp, #12
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	6039      	str	r1, [r7, #0]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4618      	mov	r0, r3
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bc80      	pop	{r7}
 80076ae:	4770      	bx	lr

080076b0 <_ZSt12__niter_baseIPKiET_S2_>:
    __niter_base(_Iterator __it)
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
    { return __it; }
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4618      	mov	r0, r3
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr

080076c4 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	68b9      	ldr	r1, [r7, #8]
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	f7ff fe49 	bl	800736c <_ZSt4copyIPKiPiET0_T_S4_S3_>
 80076da:	4603      	mov	r3, r0
 80076dc:	4618      	mov	r0, r3
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80076ec:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
      }
 80076f0:	4618      	mov	r0, r3
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bc80      	pop	{r7}
 80076f8:	4770      	bx	lr

080076fa <_ZSt4copyIPKdPdET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 80076fa:	b590      	push	{r4, r7, lr}
 80076fc:	b085      	sub	sp, #20
 80076fe:	af00      	add	r7, sp, #0
 8007700:	60f8      	str	r0, [r7, #12]
 8007702:	60b9      	str	r1, [r7, #8]
 8007704:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f000 f80f 	bl	800772a <_ZSt12__miter_baseIPKdET_S2_>
 800770c:	4604      	mov	r4, r0
 800770e:	68b8      	ldr	r0, [r7, #8]
 8007710:	f000 f80b 	bl	800772a <_ZSt12__miter_baseIPKdET_S2_>
 8007714:	4603      	mov	r3, r0
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	4619      	mov	r1, r3
 800771a:	4620      	mov	r0, r4
 800771c:	f000 f80f 	bl	800773e <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>
 8007720:	4603      	mov	r3, r0
    }
 8007722:	4618      	mov	r0, r3
 8007724:	3714      	adds	r7, #20
 8007726:	46bd      	mov	sp, r7
 8007728:	bd90      	pop	{r4, r7, pc}

0800772a <_ZSt12__miter_baseIPKdET_S2_>:
    __miter_base(_Iterator __it)
 800772a:	b480      	push	{r7}
 800772c:	b083      	sub	sp, #12
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4618      	mov	r0, r3
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr

0800773e <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800773e:	b5b0      	push	{r4, r5, r7, lr}
 8007740:	b084      	sub	sp, #16
 8007742:	af00      	add	r7, sp, #0
 8007744:	60f8      	str	r0, [r7, #12]
 8007746:	60b9      	str	r1, [r7, #8]
 8007748:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 f81a 	bl	8007784 <_ZSt12__niter_baseIPKdET_S2_>
 8007750:	4604      	mov	r4, r0
 8007752:	68b8      	ldr	r0, [r7, #8]
 8007754:	f000 f816 	bl	8007784 <_ZSt12__niter_baseIPKdET_S2_>
 8007758:	4605      	mov	r5, r0
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4618      	mov	r0, r3
 800775e:	f000 f81b 	bl	8007798 <_ZSt12__niter_baseIPdET_S1_>
 8007762:	4603      	mov	r3, r0
 8007764:	461a      	mov	r2, r3
 8007766:	4629      	mov	r1, r5
 8007768:	4620      	mov	r0, r4
 800776a:	f000 f81f 	bl	80077ac <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>
 800776e:	4602      	mov	r2, r0
 8007770:	1d3b      	adds	r3, r7, #4
 8007772:	4611      	mov	r1, r2
 8007774:	4618      	mov	r0, r3
 8007776:	f000 f82b 	bl	80077d0 <_ZSt12__niter_wrapIPdET_RKS1_S1_>
 800777a:	4603      	mov	r3, r0
    }
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bdb0      	pop	{r4, r5, r7, pc}

08007784 <_ZSt12__niter_baseIPKdET_S2_>:
    __niter_base(_Iterator __it)
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
    { return __it; }
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4618      	mov	r0, r3
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	bc80      	pop	{r7}
 8007796:	4770      	bx	lr

08007798 <_ZSt12__niter_baseIPdET_S1_>:
    __niter_base(_Iterator __it)
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
    { return __it; }
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4618      	mov	r0, r3
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bc80      	pop	{r7}
 80077aa:	4770      	bx	lr

080077ac <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 80077b8:	2301      	movs	r3, #1
 80077ba:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	68b9      	ldr	r1, [r7, #8]
 80077c0:	68f8      	ldr	r0, [r7, #12]
 80077c2:	f000 f810 	bl	80077e6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>
 80077c6:	4603      	mov	r3, r0
    }
 80077c8:	4618      	mov	r0, r3
 80077ca:	3718      	adds	r7, #24
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <_ZSt12__niter_wrapIPdET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
    { return __res; }
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bc80      	pop	{r7}
 80077e4:	4770      	bx	lr

080077e6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80077e6:	b580      	push	{r7, lr}
 80077e8:	b086      	sub	sp, #24
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	60f8      	str	r0, [r7, #12]
 80077ee:	60b9      	str	r1, [r7, #8]
 80077f0:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	10db      	asrs	r3, r3, #3
 80077fa:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d006      	beq.n	8007810 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	00db      	lsls	r3, r3, #3
 8007806:	461a      	mov	r2, r3
 8007808:	68f9      	ldr	r1, [r7, #12]
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f001 fbe8 	bl	8008fe0 <memmove>
	  return __result + _Num;
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	00db      	lsls	r3, r3, #3
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	4413      	add	r3, r2
	}
 8007818:	4618      	mov	r0, r3
 800781a:	3718      	adds	r7, #24
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi() {};
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	a319      	add	r3, pc, #100	; (adr r3, 8007890 <_ZN15Kalman_FiltresiC1Ev+0x70>)
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8007834:	6879      	ldr	r1, [r7, #4]
 8007836:	a316      	add	r3, pc, #88	; (adr r3, 8007890 <_ZN15Kalman_FiltresiC1Ev+0x70>)
 8007838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 8007840:	6879      	ldr	r1, [r7, #4]
 8007842:	f04f 0200 	mov.w	r2, #0
 8007846:	4b14      	ldr	r3, [pc, #80]	; (8007898 <_ZN15Kalman_FiltresiC1Ev+0x78>)
 8007848:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a13      	ldr	r2, [pc, #76]	; (800789c <_ZN15Kalman_FiltresiC1Ev+0x7c>)
 8007850:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	22c8      	movs	r2, #200	; 0xc8
 8007858:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007862:	4618      	mov	r0, r3
 8007864:	f7f9 fa1c 	bl	8000ca0 <__aeabi_i2f>
 8007868:	4603      	mov	r3, r0
 800786a:	4619      	mov	r1, r3
 800786c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8007870:	f7f9 fb1e 	bl	8000eb0 <__aeabi_fdiv>
 8007874:	4603      	mov	r3, r0
 8007876:	4618      	mov	r0, r3
 8007878:	f7f8 fdce 	bl	8000418 <__aeabi_f2d>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	6879      	ldr	r1, [r7, #4]
 8007882:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	47ae147b 	.word	0x47ae147b
 8007894:	3f747ae1 	.word	0x3f747ae1
 8007898:	3ff00000 	.word	0x3ff00000
 800789c:	42654ca3 	.word	0x42654ca3

080078a0 <_ZN15Kalman_Filtresi3RunEPfS0_>:

void Kalman_Filtresi::Run(float gyro[3], float acc[3]) {
 80078a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078a4:	b094      	sub	sp, #80	; 0x50
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80078aa:	62b9      	str	r1, [r7, #40]	; 0x28
 80078ac:	627a      	str	r2, [r7, #36]	; 0x24
  float accX = acc[0]; 
 80078ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  float accY = acc[1];
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	64bb      	str	r3, [r7, #72]	; 0x48
  float accZ = acc[2];
 80078ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	647b      	str	r3, [r7, #68]	; 0x44

  float gyroX = gyro[0]; 
 80078c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	643b      	str	r3, [r7, #64]	; 0x40
  float gyroY = gyro[1];
 80078c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  float gyroZ = gyro[2];
 80078cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	63bb      	str	r3, [r7, #56]	; 0x38

    //---IMU KSM----
    //=================================
  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 80078d2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80078d4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80078d6:	f7f9 fa37 	bl	8000d48 <__aeabi_fmul>
 80078da:	4603      	mov	r3, r0
 80078dc:	461c      	mov	r4, r3
 80078de:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80078e0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80078e2:	f7f9 fa31 	bl	8000d48 <__aeabi_fmul>
 80078e6:	4603      	mov	r3, r0
 80078e8:	4619      	mov	r1, r3
 80078ea:	4620      	mov	r0, r4
 80078ec:	f7f9 f924 	bl	8000b38 <__addsf3>
 80078f0:	4603      	mov	r3, r0
 80078f2:	461c      	mov	r4, r3
 80078f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80078f6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80078f8:	f7f9 fa26 	bl	8000d48 <__aeabi_fmul>
 80078fc:	4603      	mov	r3, r0
 80078fe:	4619      	mov	r1, r3
 8007900:	4620      	mov	r0, r4
 8007902:	f7f9 f919 	bl	8000b38 <__addsf3>
 8007906:	4603      	mov	r3, r0
 8007908:	4618      	mov	r0, r3
 800790a:	f7f9 fc2b 	bl	8001164 <_ZSt4sqrtf>
 800790e:	6378      	str	r0, [r7, #52]	; 0x34

  pitch_acc =  asin(accX/acctop)*rad2deg;
 8007910:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007912:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007914:	f7f9 facc 	bl	8000eb0 <__aeabi_fdiv>
 8007918:	4603      	mov	r3, r0
 800791a:	4618      	mov	r0, r3
 800791c:	f7f9 fc16 	bl	800114c <_ZSt4asinf>
 8007920:	4602      	mov	r2, r0
 8007922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007924:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007928:	4619      	mov	r1, r3
 800792a:	4610      	mov	r0, r2
 800792c:	f7f9 fa0c 	bl	8000d48 <__aeabi_fmul>
 8007930:	4603      	mov	r3, r0
 8007932:	461a      	mov	r2, r3
 8007934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007936:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  roll_acc  =  asin(accY/acctop)*rad2deg;
 800793a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800793c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800793e:	f7f9 fab7 	bl	8000eb0 <__aeabi_fdiv>
 8007942:	4603      	mov	r3, r0
 8007944:	4618      	mov	r0, r3
 8007946:	f7f9 fc01 	bl	800114c <_ZSt4asinf>
 800794a:	4602      	mov	r2, r0
 800794c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007952:	4619      	mov	r1, r3
 8007954:	4610      	mov	r0, r2
 8007956:	f7f9 f9f7 	bl	8000d48 <__aeabi_fmul>
 800795a:	4603      	mov	r3, r0
 800795c:	461a      	mov	r2, r3
 800795e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007960:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  yaw_acc   =  asin(accZ/acctop)*rad2deg;
 8007964:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007966:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8007968:	f7f9 faa2 	bl	8000eb0 <__aeabi_fdiv>
 800796c:	4603      	mov	r3, r0
 800796e:	4618      	mov	r0, r3
 8007970:	f7f9 fbec 	bl	800114c <_ZSt4asinf>
 8007974:	4602      	mov	r2, r0
 8007976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007978:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800797c:	4619      	mov	r1, r3
 800797e:	4610      	mov	r0, r2
 8007980:	f7f9 f9e2 	bl	8000d48 <__aeabi_fmul>
 8007984:	4603      	mov	r3, r0
 8007986:	461a      	mov	r2, r3
 8007988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800798a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
  //Pitch angle
	//**Tahmin**
	pitch = pitch  - pitch_bias*st + gyroY*st;
 800798e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007990:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8007994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007998:	4618      	mov	r0, r3
 800799a:	f7f8 fd3d 	bl	8000418 <__aeabi_f2d>
 800799e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80079a4:	f7f8 fd90 	bl	80004c8 <__aeabi_dmul>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	4620      	mov	r0, r4
 80079ae:	4629      	mov	r1, r5
 80079b0:	f7f8 fbd2 	bl	8000158 <__aeabi_dsub>
 80079b4:	4602      	mov	r2, r0
 80079b6:	460b      	mov	r3, r1
 80079b8:	4614      	mov	r4, r2
 80079ba:	461d      	mov	r5, r3
 80079bc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80079be:	f7f8 fd2b 	bl	8000418 <__aeabi_f2d>
 80079c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80079c8:	f7f8 fd7e 	bl	80004c8 <__aeabi_dmul>
 80079cc:	4602      	mov	r2, r0
 80079ce:	460b      	mov	r3, r1
 80079d0:	4620      	mov	r0, r4
 80079d2:	4629      	mov	r1, r5
 80079d4:	f7f8 fbc2 	bl	800015c <__adddf3>
 80079d8:	4602      	mov	r2, r0
 80079da:	460b      	mov	r3, r1
 80079dc:	4610      	mov	r0, r2
 80079de:	4619      	mov	r1, r3
 80079e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e2:	e9c3 0102 	strd	r0, r1, [r3, #8]
	S11_m_pitch = 2*sa+st*st*sb; S12_m_pitch=-st*sb;
 80079e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80079ec:	4602      	mov	r2, r0
 80079ee:	460b      	mov	r3, r1
 80079f0:	f7f8 fbb4 	bl	800015c <__adddf3>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	4614      	mov	r4, r2
 80079fa:	461d      	mov	r5, r3
 80079fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fe:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 8007a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a04:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007a08:	f7f8 fd5e 	bl	80004c8 <__aeabi_dmul>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4610      	mov	r0, r2
 8007a12:	4619      	mov	r1, r3
 8007a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a16:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007a1a:	f7f8 fd55 	bl	80004c8 <__aeabi_dmul>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4620      	mov	r0, r4
 8007a24:	4629      	mov	r1, r5
 8007a26:	f7f8 fb99 	bl	800015c <__adddf3>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4610      	mov	r0, r2
 8007a30:	4619      	mov	r1, r3
 8007a32:	f7f9 f82b 	bl	8000a8c <__aeabi_d2f>
 8007a36:	4602      	mov	r2, r0
 8007a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8007a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007a42:	4690      	mov	r8, r2
 8007a44:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8007a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007a4e:	4640      	mov	r0, r8
 8007a50:	4649      	mov	r1, r9
 8007a52:	f7f8 fd39 	bl	80004c8 <__aeabi_dmul>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f7f9 f815 	bl	8000a8c <__aeabi_d2f>
 8007a62:	4602      	mov	r2, r0
 8007a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a66:	641a      	str	r2, [r3, #64]	; 0x40
	S21_m_pitch = -st*sb; 	   S22_m_pitch=2*sb;
 8007a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007a6e:	4692      	mov	sl, r2
 8007a70:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8007a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a76:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007a7a:	4650      	mov	r0, sl
 8007a7c:	4659      	mov	r1, fp
 8007a7e:	f7f8 fd23 	bl	80004c8 <__aeabi_dmul>
 8007a82:	4602      	mov	r2, r0
 8007a84:	460b      	mov	r3, r1
 8007a86:	4610      	mov	r0, r2
 8007a88:	4619      	mov	r1, r3
 8007a8a:	f7f8 ffff 	bl	8000a8c <__aeabi_d2f>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a92:	645a      	str	r2, [r3, #68]	; 0x44
 8007a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a96:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	f7f8 fb5d 	bl	800015c <__adddf3>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	f7f8 ffef 	bl	8000a8c <__aeabi_d2f>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab2:	649a      	str	r2, [r3, #72]	; 0x48

	//**Dzeltme**
	Kt11_pitch = S11_m_pitch / (S11_m_pitch+Q);
 8007ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7f8 fcad 	bl	8000418 <__aeabi_f2d>
 8007abe:	4604      	mov	r4, r0
 8007ac0:	460d      	mov	r5, r1
 8007ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7f8 fca6 	bl	8000418 <__aeabi_f2d>
 8007acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ace:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8007ad2:	f7f8 fb43 	bl	800015c <__adddf3>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	460b      	mov	r3, r1
 8007ada:	4620      	mov	r0, r4
 8007adc:	4629      	mov	r1, r5
 8007ade:	f7f8 fe1d 	bl	800071c <__aeabi_ddiv>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	4619      	mov	r1, r3
 8007aea:	f7f8 ffcf 	bl	8000a8c <__aeabi_d2f>
 8007aee:	4602      	mov	r2, r0
 8007af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af2:	65da      	str	r2, [r3, #92]	; 0x5c
	Kt21_pitch = S21_m_pitch / (S21_m_pitch+Q);
 8007af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007af8:	4618      	mov	r0, r3
 8007afa:	f7f8 fc8d 	bl	8000418 <__aeabi_f2d>
 8007afe:	4604      	mov	r4, r0
 8007b00:	460d      	mov	r5, r1
 8007b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7f8 fc86 	bl	8000418 <__aeabi_f2d>
 8007b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b0e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8007b12:	f7f8 fb23 	bl	800015c <__adddf3>
 8007b16:	4602      	mov	r2, r0
 8007b18:	460b      	mov	r3, r1
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	4629      	mov	r1, r5
 8007b1e:	f7f8 fdfd 	bl	800071c <__aeabi_ddiv>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	4610      	mov	r0, r2
 8007b28:	4619      	mov	r1, r3
 8007b2a:	f7f8 ffaf 	bl	8000a8c <__aeabi_d2f>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b32:	661a      	str	r2, [r3, #96]	; 0x60

	pitch = pitch - Kt11_pitch*(pitch-pitch_acc);
 8007b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b36:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
 8007b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7f8 fc6a 	bl	8000418 <__aeabi_f2d>
 8007b44:	4680      	mov	r8, r0
 8007b46:	4689      	mov	r9, r1
 8007b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8007b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b50:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7f8 fc5f 	bl	8000418 <__aeabi_f2d>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	4620      	mov	r0, r4
 8007b60:	4629      	mov	r1, r5
 8007b62:	f7f8 faf9 	bl	8000158 <__aeabi_dsub>
 8007b66:	4602      	mov	r2, r0
 8007b68:	460b      	mov	r3, r1
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	f7f8 fcab 	bl	80004c8 <__aeabi_dmul>
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	4650      	mov	r0, sl
 8007b78:	4659      	mov	r1, fp
 8007b7a:	f7f8 faed 	bl	8000158 <__aeabi_dsub>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b84:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pitch_bias = pitch_bias - Kt21_pitch*(pitch-pitch_acc);
 8007b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7f8 fc43 	bl	8000418 <__aeabi_f2d>
 8007b92:	4682      	mov	sl, r0
 8007b94:	468b      	mov	fp, r1
 8007b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7f8 fc3c 	bl	8000418 <__aeabi_f2d>
 8007ba0:	4680      	mov	r8, r0
 8007ba2:	4689      	mov	r9, r1
 8007ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8007baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bac:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7f8 fc31 	bl	8000418 <__aeabi_f2d>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	460b      	mov	r3, r1
 8007bba:	4620      	mov	r0, r4
 8007bbc:	4629      	mov	r1, r5
 8007bbe:	f7f8 facb 	bl	8000158 <__aeabi_dsub>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4640      	mov	r0, r8
 8007bc8:	4649      	mov	r1, r9
 8007bca:	f7f8 fc7d 	bl	80004c8 <__aeabi_dmul>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	4650      	mov	r0, sl
 8007bd4:	4659      	mov	r1, fp
 8007bd6:	f7f8 fabf 	bl	8000158 <__aeabi_dsub>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4610      	mov	r0, r2
 8007be0:	4619      	mov	r1, r3
 8007be2:	f7f8 ff53 	bl	8000a8c <__aeabi_d2f>
 8007be6:	4602      	mov	r2, r0
 8007be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bea:	631a      	str	r2, [r3, #48]	; 0x30

	S11_p_pitch = -S11_m_pitch*(Kt11_pitch-1);  S12_p_pitch = -S12_m_pitch*(Kt11_pitch-1);
 8007bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8007bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bf8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7f8 ff99 	bl	8000b34 <__aeabi_fsub>
 8007c02:	4603      	mov	r3, r0
 8007c04:	4619      	mov	r1, r3
 8007c06:	4620      	mov	r0, r4
 8007c08:	f7f9 f89e 	bl	8000d48 <__aeabi_fmul>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	461a      	mov	r2, r3
 8007c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c12:	64da      	str	r2, [r3, #76]	; 0x4c
 8007c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c18:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8007c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7f8 ff85 	bl	8000b34 <__aeabi_fsub>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f7f9 f88a 	bl	8000d48 <__aeabi_fmul>
 8007c34:	4603      	mov	r3, r0
 8007c36:	461a      	mov	r2, r3
 8007c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3a:	651a      	str	r2, [r3, #80]	; 0x50
	S21_p_pitch = S21_m_pitch-S11_m_pitch*Kt21_pitch; S22_p_pitch = S22_m_pitch-S12_m_pitch*Kt21_pitch;
 8007c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3e:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8007c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f7f9 f87c 	bl	8000d48 <__aeabi_fmul>
 8007c50:	4603      	mov	r3, r0
 8007c52:	4619      	mov	r1, r3
 8007c54:	4620      	mov	r0, r4
 8007c56:	f7f8 ff6d 	bl	8000b34 <__aeabi_fsub>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c60:	655a      	str	r2, [r3, #84]	; 0x54
 8007c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c64:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8007c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4610      	mov	r0, r2
 8007c72:	f7f9 f869 	bl	8000d48 <__aeabi_fmul>
 8007c76:	4603      	mov	r3, r0
 8007c78:	4619      	mov	r1, r3
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f7f8 ff5a 	bl	8000b34 <__aeabi_fsub>
 8007c80:	4603      	mov	r3, r0
 8007c82:	461a      	mov	r2, r3
 8007c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c86:	659a      	str	r2, [r3, #88]	; 0x58

	S11_m_pitch = S11_p_pitch; S12_m_pitch = S12_p_pitch; S21_m_pitch = S21_p_pitch; S22_m_pitch = S22_p_pitch; 
 8007c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8007c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c96:	641a      	str	r2, [r3, #64]	; 0x40
 8007c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9e:	645a      	str	r2, [r3, #68]	; 0x44
 8007ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca6:	649a      	str	r2, [r3, #72]	; 0x48

  pitch_rate = gyroY;
 8007ca8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007caa:	f7f8 fbb5 	bl	8000418 <__aeabi_f2d>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cb4:	e9c1 2308 	strd	r2, r3, [r1, #32]
    //=================================

  //Roll angle
	//**Tahmin**
	roll = roll - roll_bias*st + gyroX*st;
 8007cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cba:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7f8 fba8 	bl	8000418 <__aeabi_f2d>
 8007cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cca:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007cce:	f7f8 fbfb 	bl	80004c8 <__aeabi_dmul>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f7f8 fa3d 	bl	8000158 <__aeabi_dsub>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	4614      	mov	r4, r2
 8007ce4:	461d      	mov	r5, r3
 8007ce6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8007ce8:	f7f8 fb96 	bl	8000418 <__aeabi_f2d>
 8007cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cee:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007cf2:	f7f8 fbe9 	bl	80004c8 <__aeabi_dmul>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	f7f8 fa2d 	bl	800015c <__adddf3>
 8007d02:	4602      	mov	r2, r0
 8007d04:	460b      	mov	r3, r1
 8007d06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d08:	e9c1 2300 	strd	r2, r3, [r1]
	S11_m_roll = 2*sa+st*st*sb; S12_m_roll=-st*sb;
 8007d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d0e:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	f7f8 fa21 	bl	800015c <__adddf3>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	4614      	mov	r4, r2
 8007d20:	461d      	mov	r5, r3
 8007d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d24:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 8007d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007d2e:	f7f8 fbcb 	bl	80004c8 <__aeabi_dmul>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	4610      	mov	r0, r2
 8007d38:	4619      	mov	r1, r3
 8007d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3c:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007d40:	f7f8 fbc2 	bl	80004c8 <__aeabi_dmul>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	4620      	mov	r0, r4
 8007d4a:	4629      	mov	r1, r5
 8007d4c:	f7f8 fa06 	bl	800015c <__adddf3>
 8007d50:	4602      	mov	r2, r0
 8007d52:	460b      	mov	r3, r1
 8007d54:	4610      	mov	r0, r2
 8007d56:	4619      	mov	r1, r3
 8007d58:	f7f8 fe98 	bl	8000a8c <__aeabi_d2f>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d60:	679a      	str	r2, [r3, #120]	; 0x78
 8007d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d64:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007d68:	61ba      	str	r2, [r7, #24]
 8007d6a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007d6e:	61fb      	str	r3, [r7, #28]
 8007d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d72:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007d76:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007d7a:	f7f8 fba5 	bl	80004c8 <__aeabi_dmul>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	460b      	mov	r3, r1
 8007d82:	4610      	mov	r0, r2
 8007d84:	4619      	mov	r1, r3
 8007d86:	f7f8 fe81 	bl	8000a8c <__aeabi_d2f>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d8e:	67da      	str	r2, [r3, #124]	; 0x7c
	S21_m_roll = -st*sb; 	   S22_m_roll=2*sb;
 8007d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d92:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007d96:	613a      	str	r2, [r7, #16]
 8007d98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007d9c:	617b      	str	r3, [r7, #20]
 8007d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da0:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007da4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007da8:	f7f8 fb8e 	bl	80004c8 <__aeabi_dmul>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4610      	mov	r0, r2
 8007db2:	4619      	mov	r1, r3
 8007db4:	f7f8 fe6a 	bl	8000a8c <__aeabi_d2f>
 8007db8:	4602      	mov	r2, r0
 8007dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8007dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc2:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	f7f8 f9c7 	bl	800015c <__adddf3>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	f7f8 fe59 	bl	8000a8c <__aeabi_d2f>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	//**Dzeltme**
	Kt11_roll = S11_m_roll / (S11_m_roll+Q);
 8007de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007de4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7f8 fb16 	bl	8000418 <__aeabi_f2d>
 8007dec:	4604      	mov	r4, r0
 8007dee:	460d      	mov	r5, r1
 8007df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007df2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7f8 fb0f 	bl	8000418 <__aeabi_f2d>
 8007dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dfc:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8007e00:	f7f8 f9ac 	bl	800015c <__adddf3>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4620      	mov	r0, r4
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	f7f8 fc86 	bl	800071c <__aeabi_ddiv>
 8007e10:	4602      	mov	r2, r0
 8007e12:	460b      	mov	r3, r1
 8007e14:	4610      	mov	r0, r2
 8007e16:	4619      	mov	r1, r3
 8007e18:	f7f8 fe38 	bl	8000a8c <__aeabi_d2f>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e20:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	Kt21_roll = S21_m_roll / (S21_m_roll+Q);
 8007e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7f8 faf4 	bl	8000418 <__aeabi_f2d>
 8007e30:	4604      	mov	r4, r0
 8007e32:	460d      	mov	r5, r1
 8007e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7f8 faec 	bl	8000418 <__aeabi_f2d>
 8007e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e42:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8007e46:	f7f8 f989 	bl	800015c <__adddf3>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	4620      	mov	r0, r4
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7f8 fc63 	bl	800071c <__aeabi_ddiv>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4610      	mov	r0, r2
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	f7f8 fe15 	bl	8000a8c <__aeabi_d2f>
 8007e62:	4602      	mov	r2, r0
 8007e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e66:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	roll = roll - Kt11_roll*(roll-roll_acc);
 8007e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7f8 face 	bl	8000418 <__aeabi_f2d>
 8007e7c:	4682      	mov	sl, r0
 8007e7e:	468b      	mov	fp, r1
 8007e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e82:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e88:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7f8 fac3 	bl	8000418 <__aeabi_f2d>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4620      	mov	r0, r4
 8007e98:	4629      	mov	r1, r5
 8007e9a:	f7f8 f95d 	bl	8000158 <__aeabi_dsub>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4650      	mov	r0, sl
 8007ea4:	4659      	mov	r1, fp
 8007ea6:	f7f8 fb0f 	bl	80004c8 <__aeabi_dmul>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	f7f8 f951 	bl	8000158 <__aeabi_dsub>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ebc:	e9c1 2300 	strd	r2, r3, [r1]
	roll_bias = roll_bias - Kt21_roll*(roll-roll_acc);
 8007ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7f8 faa7 	bl	8000418 <__aeabi_f2d>
 8007eca:	4680      	mov	r8, r0
 8007ecc:	4689      	mov	r9, r1
 8007ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7f8 fa9f 	bl	8000418 <__aeabi_f2d>
 8007eda:	4682      	mov	sl, r0
 8007edc:	468b      	mov	fp, r1
 8007ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7f8 fa94 	bl	8000418 <__aeabi_f2d>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	f7f8 f92e 	bl	8000158 <__aeabi_dsub>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	4650      	mov	r0, sl
 8007f02:	4659      	mov	r1, fp
 8007f04:	f7f8 fae0 	bl	80004c8 <__aeabi_dmul>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	4640      	mov	r0, r8
 8007f0e:	4649      	mov	r1, r9
 8007f10:	f7f8 f922 	bl	8000158 <__aeabi_dsub>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4610      	mov	r0, r2
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f7f8 fdb6 	bl	8000a8c <__aeabi_d2f>
 8007f20:	4602      	mov	r2, r0
 8007f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f24:	635a      	str	r2, [r3, #52]	; 0x34

	S11_p_roll = -S11_m_roll*(Kt11_roll-1);  S12_p_roll = -S12_m_roll*(Kt11_roll-1);
 8007f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f2a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8007f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f34:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f7f8 fdfb 	bl	8000b34 <__aeabi_fsub>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	4619      	mov	r1, r3
 8007f42:	4620      	mov	r0, r4
 8007f44:	f7f8 ff00 	bl	8000d48 <__aeabi_fmul>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8007f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f56:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8007f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f60:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8007f64:	4618      	mov	r0, r3
 8007f66:	f7f8 fde5 	bl	8000b34 <__aeabi_fsub>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4620      	mov	r0, r4
 8007f70:	f7f8 feea 	bl	8000d48 <__aeabi_fmul>
 8007f74:	4603      	mov	r3, r0
 8007f76:	461a      	mov	r2, r3
 8007f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	S21_p_roll = S21_m_roll-S11_m_roll*Kt21_roll; S22_p_roll = S22_m_roll-S12_m_roll*Kt21_roll;
 8007f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f80:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8007f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f86:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f8e:	4619      	mov	r1, r3
 8007f90:	4610      	mov	r0, r2
 8007f92:	f7f8 fed9 	bl	8000d48 <__aeabi_fmul>
 8007f96:	4603      	mov	r3, r0
 8007f98:	4619      	mov	r1, r3
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f7f8 fdca 	bl	8000b34 <__aeabi_fsub>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fac:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8007fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8007fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007fba:	4619      	mov	r1, r3
 8007fbc:	4610      	mov	r0, r2
 8007fbe:	f7f8 fec3 	bl	8000d48 <__aeabi_fmul>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f7f8 fdb4 	bl	8000b34 <__aeabi_fsub>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	S11_m_roll = S11_p_roll; S12_m_roll = S12_p_roll; S21_m_roll = S21_p_roll; S22_m_roll = S22_p_roll; 
 8007fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	679a      	str	r2, [r3, #120]	; 0x78
 8007fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe8:	67da      	str	r2, [r3, #124]	; 0x7c
 8007fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fec:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8007ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8007ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  roll_rate = gyroX;
 8008002:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008004:	f7f8 fa08 	bl	8000418 <__aeabi_f2d>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800800e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    //=================================

   //Yaw angle
	//**Tahmin**
	yaw = yaw - yaw_bias*st + gyroZ*st;
 8008012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008014:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8008018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800801a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801c:	4618      	mov	r0, r3
 800801e:	f7f8 f9fb 	bl	8000418 <__aeabi_f2d>
 8008022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008024:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008028:	f7f8 fa4e 	bl	80004c8 <__aeabi_dmul>
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	4620      	mov	r0, r4
 8008032:	4629      	mov	r1, r5
 8008034:	f7f8 f890 	bl	8000158 <__aeabi_dsub>
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	4614      	mov	r4, r2
 800803e:	461d      	mov	r5, r3
 8008040:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008042:	f7f8 f9e9 	bl	8000418 <__aeabi_f2d>
 8008046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008048:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800804c:	f7f8 fa3c 	bl	80004c8 <__aeabi_dmul>
 8008050:	4602      	mov	r2, r0
 8008052:	460b      	mov	r3, r1
 8008054:	4620      	mov	r0, r4
 8008056:	4629      	mov	r1, r5
 8008058:	f7f8 f880 	bl	800015c <__adddf3>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008062:	e9c1 2304 	strd	r2, r3, [r1, #16]
	S11_m_yaw = 2*sa+st*st*sb; S12_m_yaw=-st*sb;
 8008066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008068:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	f7f8 f874 	bl	800015c <__adddf3>
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	4614      	mov	r4, r2
 800807a:	461d      	mov	r5, r3
 800807c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807e:	e9d3 013a 	ldrd	r0, r1, [r3, #232]	; 0xe8
 8008082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008084:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008088:	f7f8 fa1e 	bl	80004c8 <__aeabi_dmul>
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	4610      	mov	r0, r2
 8008092:	4619      	mov	r1, r3
 8008094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008096:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800809a:	f7f8 fa15 	bl	80004c8 <__aeabi_dmul>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	4620      	mov	r0, r4
 80080a4:	4629      	mov	r1, r5
 80080a6:	f7f8 f859 	bl	800015c <__adddf3>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4610      	mov	r0, r2
 80080b0:	4619      	mov	r1, r3
 80080b2:	f7f8 fceb 	bl	8000a8c <__aeabi_d2f>
 80080b6:	4602      	mov	r2, r0
 80080b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80080be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80080c4:	60ba      	str	r2, [r7, #8]
 80080c6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ce:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80080d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080d6:	f7f8 f9f7 	bl	80004c8 <__aeabi_dmul>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	4610      	mov	r0, r2
 80080e0:	4619      	mov	r1, r3
 80080e2:	f7f8 fcd3 	bl	8000a8c <__aeabi_d2f>
 80080e6:	4602      	mov	r2, r0
 80080e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ea:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	S21_m_yaw = -st*sb; 	   S22_m_yaw=2*sb;
 80080ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080f0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80080f4:	603a      	str	r2, [r7, #0]
 80080f6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80080fa:	607b      	str	r3, [r7, #4]
 80080fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080fe:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8008102:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008106:	f7f8 f9df 	bl	80004c8 <__aeabi_dmul>
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4610      	mov	r0, r2
 8008110:	4619      	mov	r1, r3
 8008112:	f7f8 fcbb 	bl	8000a8c <__aeabi_d2f>
 8008116:	4602      	mov	r2, r0
 8008118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800811a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800811e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008120:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	f7f8 f818 	bl	800015c <__adddf3>
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	4610      	mov	r0, r2
 8008132:	4619      	mov	r1, r3
 8008134:	f7f8 fcaa 	bl	8000a8c <__aeabi_d2f>
 8008138:	4602      	mov	r2, r0
 800813a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800813c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

	//**Dzeltme**
	Kt11_yaw = S11_m_yaw / (S11_m_yaw+Q);
 8008140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008142:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008146:	4618      	mov	r0, r3
 8008148:	f7f8 f966 	bl	8000418 <__aeabi_f2d>
 800814c:	4604      	mov	r4, r0
 800814e:	460d      	mov	r5, r1
 8008150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008152:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008156:	4618      	mov	r0, r3
 8008158:	f7f8 f95e 	bl	8000418 <__aeabi_f2d>
 800815c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800815e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8008162:	f7f7 fffb 	bl	800015c <__adddf3>
 8008166:	4602      	mov	r2, r0
 8008168:	460b      	mov	r3, r1
 800816a:	4620      	mov	r0, r4
 800816c:	4629      	mov	r1, r5
 800816e:	f7f8 fad5 	bl	800071c <__aeabi_ddiv>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	4610      	mov	r0, r2
 8008178:	4619      	mov	r1, r3
 800817a:	f7f8 fc87 	bl	8000a8c <__aeabi_d2f>
 800817e:	4602      	mov	r2, r0
 8008180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008182:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Kt21_yaw = S21_m_yaw / (S21_m_yaw+Q);
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800818c:	4618      	mov	r0, r3
 800818e:	f7f8 f943 	bl	8000418 <__aeabi_f2d>
 8008192:	4604      	mov	r4, r0
 8008194:	460d      	mov	r5, r1
 8008196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008198:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800819c:	4618      	mov	r0, r3
 800819e:	f7f8 f93b 	bl	8000418 <__aeabi_f2d>
 80081a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a4:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 80081a8:	f7f7 ffd8 	bl	800015c <__adddf3>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	4620      	mov	r0, r4
 80081b2:	4629      	mov	r1, r5
 80081b4:	f7f8 fab2 	bl	800071c <__aeabi_ddiv>
 80081b8:	4602      	mov	r2, r0
 80081ba:	460b      	mov	r3, r1
 80081bc:	4610      	mov	r0, r2
 80081be:	4619      	mov	r1, r3
 80081c0:	f7f8 fc64 	bl	8000a8c <__aeabi_d2f>
 80081c4:	4602      	mov	r2, r0
 80081c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081c8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	yaw = yaw - Kt11_yaw*(yaw-yaw_acc);
 80081cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ce:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80081d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80081d8:	4618      	mov	r0, r3
 80081da:	f7f8 f91d 	bl	8000418 <__aeabi_f2d>
 80081de:	4682      	mov	sl, r0
 80081e0:	468b      	mov	fp, r1
 80081e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081e4:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 80081e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7f8 f912 	bl	8000418 <__aeabi_f2d>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4640      	mov	r0, r8
 80081fa:	4649      	mov	r1, r9
 80081fc:	f7f7 ffac 	bl	8000158 <__aeabi_dsub>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	4650      	mov	r0, sl
 8008206:	4659      	mov	r1, fp
 8008208:	f7f8 f95e 	bl	80004c8 <__aeabi_dmul>
 800820c:	4602      	mov	r2, r0
 800820e:	460b      	mov	r3, r1
 8008210:	4620      	mov	r0, r4
 8008212:	4629      	mov	r1, r5
 8008214:	f7f7 ffa0 	bl	8000158 <__aeabi_dsub>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800821e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	yaw_bias = yaw_bias - Kt21_yaw*(yaw-yaw_acc);
 8008222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	4618      	mov	r0, r3
 8008228:	f7f8 f8f6 	bl	8000418 <__aeabi_f2d>
 800822c:	4680      	mov	r8, r0
 800822e:	4689      	mov	r9, r1
 8008230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008232:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8008236:	4618      	mov	r0, r3
 8008238:	f7f8 f8ee 	bl	8000418 <__aeabi_f2d>
 800823c:	4682      	mov	sl, r0
 800823e:	468b      	mov	fp, r1
 8008240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008242:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8008246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008248:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800824c:	4618      	mov	r0, r3
 800824e:	f7f8 f8e3 	bl	8000418 <__aeabi_f2d>
 8008252:	4602      	mov	r2, r0
 8008254:	460b      	mov	r3, r1
 8008256:	4620      	mov	r0, r4
 8008258:	4629      	mov	r1, r5
 800825a:	f7f7 ff7d 	bl	8000158 <__aeabi_dsub>
 800825e:	4602      	mov	r2, r0
 8008260:	460b      	mov	r3, r1
 8008262:	4650      	mov	r0, sl
 8008264:	4659      	mov	r1, fp
 8008266:	f7f8 f92f 	bl	80004c8 <__aeabi_dmul>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4640      	mov	r0, r8
 8008270:	4649      	mov	r1, r9
 8008272:	f7f7 ff71 	bl	8000158 <__aeabi_dsub>
 8008276:	4602      	mov	r2, r0
 8008278:	460b      	mov	r3, r1
 800827a:	4610      	mov	r0, r2
 800827c:	4619      	mov	r1, r3
 800827e:	f7f8 fc05 	bl	8000a8c <__aeabi_d2f>
 8008282:	4602      	mov	r2, r0
 8008284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008286:	639a      	str	r2, [r3, #56]	; 0x38

	S11_p_yaw = -S11_m_yaw*(Kt11_yaw-1);  S12_p_yaw = -S12_m_yaw*(Kt11_yaw-1);
 8008288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800828a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800828e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8008292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008294:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008298:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800829c:	4618      	mov	r0, r3
 800829e:	f7f8 fc49 	bl	8000b34 <__aeabi_fsub>
 80082a2:	4603      	mov	r3, r0
 80082a4:	4619      	mov	r1, r3
 80082a6:	4620      	mov	r0, r4
 80082a8:	f7f8 fd4e 	bl	8000d48 <__aeabi_fmul>
 80082ac:	4603      	mov	r3, r0
 80082ae:	461a      	mov	r2, r3
 80082b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80082b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80082bc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80082c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80082c6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7f8 fc32 	bl	8000b34 <__aeabi_fsub>
 80082d0:	4603      	mov	r3, r0
 80082d2:	4619      	mov	r1, r3
 80082d4:	4620      	mov	r0, r4
 80082d6:	f7f8 fd37 	bl	8000d48 <__aeabi_fmul>
 80082da:	4603      	mov	r3, r0
 80082dc:	461a      	mov	r2, r3
 80082de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	S21_p_yaw = S21_m_yaw-S11_m_yaw*Kt21_yaw; S22_p_yaw = S22_m_yaw-S12_m_yaw*Kt21_yaw;
 80082e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082e6:	f8d3 40a8 	ldr.w	r4, [r3, #168]	; 0xa8
 80082ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ec:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80082f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80082f6:	4619      	mov	r1, r3
 80082f8:	4610      	mov	r0, r2
 80082fa:	f7f8 fd25 	bl	8000d48 <__aeabi_fmul>
 80082fe:	4603      	mov	r3, r0
 8008300:	4619      	mov	r1, r3
 8008302:	4620      	mov	r0, r4
 8008304:	f7f8 fc16 	bl	8000b34 <__aeabi_fsub>
 8008308:	4603      	mov	r3, r0
 800830a:	461a      	mov	r2, r3
 800830c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8008312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008314:	f8d3 40ac 	ldr.w	r4, [r3, #172]	; 0xac
 8008318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800831a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800831e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008320:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8008324:	4619      	mov	r1, r3
 8008326:	4610      	mov	r0, r2
 8008328:	f7f8 fd0e 	bl	8000d48 <__aeabi_fmul>
 800832c:	4603      	mov	r3, r0
 800832e:	4619      	mov	r1, r3
 8008330:	4620      	mov	r0, r4
 8008332:	f7f8 fbff 	bl	8000b34 <__aeabi_fsub>
 8008336:	4603      	mov	r3, r0
 8008338:	461a      	mov	r2, r3
 800833a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800833c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	S11_m_yaw = S11_p_yaw; S12_m_yaw = S12_p_yaw; S21_m_yaw = S21_p_yaw; S22_m_yaw = S22_p_yaw; 
 8008340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008342:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008348:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800834c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800834e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8008352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008354:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8008358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800835a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800835e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008360:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8008364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008366:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 800836a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800836c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  yaw_rate = gyroZ;
 8008370:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008372:	f7f8 f851 	bl	8000418 <__aeabi_f2d>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800837c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    //=================================

    state.angles[0] = roll;
 8008380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008386:	4610      	mov	r0, r2
 8008388:	4619      	mov	r1, r3
 800838a:	f7f8 fb7f 	bl	8000a8c <__aeabi_d2f>
 800838e:	4602      	mov	r2, r0
 8008390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008392:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    state.angles[1] = pitch;
 8008396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008398:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800839c:	4610      	mov	r0, r2
 800839e:	4619      	mov	r1, r3
 80083a0:	f7f8 fb74 	bl	8000a8c <__aeabi_d2f>
 80083a4:	4602      	mov	r2, r0
 80083a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083a8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    state.angles[2] = yaw;
 80083ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ae:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80083b2:	4610      	mov	r0, r2
 80083b4:	4619      	mov	r1, r3
 80083b6:	f7f8 fb69 	bl	8000a8c <__aeabi_d2f>
 80083ba:	4602      	mov	r2, r0
 80083bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083be:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

    state.rates[0] = roll_rate;
 80083c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80083c8:	4610      	mov	r0, r2
 80083ca:	4619      	mov	r1, r3
 80083cc:	f7f8 fb5e 	bl	8000a8c <__aeabi_d2f>
 80083d0:	4602      	mov	r2, r0
 80083d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083d4:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    state.rates[1] = pitch_rate;
 80083d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083de:	4610      	mov	r0, r2
 80083e0:	4619      	mov	r1, r3
 80083e2:	f7f8 fb53 	bl	8000a8c <__aeabi_d2f>
 80083e6:	4602      	mov	r2, r0
 80083e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    state.rates[2] = yaw_rate;
 80083ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80083f4:	4610      	mov	r0, r2
 80083f6:	4619      	mov	r1, r3
 80083f8:	f7f8 fb48 	bl	8000a8c <__aeabi_d2f>
 80083fc:	4602      	mov	r2, r0
 80083fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008400:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

    state.bias[0] = roll_bias;
 8008404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008406:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800840a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    state.bias[1] = pitch_bias;
 800840e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008414:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    state.bias[2] = yaw_bias;
 8008418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800841c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

}
 8008422:	bf00      	nop
 8008424:	3750      	adds	r7, #80	; 0x50
 8008426:	46bd      	mov	sp, r7
 8008428:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800842c <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {};
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4618      	mov	r0, r3
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	bc80      	pop	{r7}
 800843e:	4770      	bx	lr

08008440 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	4a0e      	ldr	r2, [pc, #56]	; (8008484 <_ZN3PIDC1Ev+0x44>)
 800844c:	619a      	str	r2, [r3, #24]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a0d      	ldr	r2, [pc, #52]	; (8008488 <_ZN3PIDC1Ev+0x48>)
 8008452:	61da      	str	r2, [r3, #28]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2228      	movs	r2, #40	; 0x28
 8008458:	621a      	str	r2, [r3, #32]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	4618      	mov	r0, r3
 8008460:	f7f8 fc1e 	bl	8000ca0 <__aeabi_i2f>
 8008464:	4603      	mov	r3, r0
 8008466:	4619      	mov	r1, r3
 8008468:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800846c:	f7f8 fd20 	bl	8000eb0 <__aeabi_fdiv>
 8008470:	4603      	mov	r3, r0
 8008472:	461a      	mov	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	625a      	str	r2, [r3, #36]	; 0x24
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4618      	mov	r0, r3
 800847c:	3708      	adds	r7, #8
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
 8008482:	bf00      	nop
 8008484:	42f00000 	.word	0x42f00000
 8008488:	c2f00000 	.word	0xc2f00000

0800848c <_ZN3PID7P_AngleEddd>:

double PID::P_Angle(double alpha_des, double alpha, double Kp_angle) {
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e = alpha_des - alpha;
 8008498:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800849c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084a0:	f7f7 fe5a 	bl	8000158 <__aeabi_dsub>
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp_angle*e;
 80084ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084b0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80084b4:	f7f8 f808 	bl	80004c8 <__aeabi_dmul>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return P;
 80084c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 80084c4:	4610      	mov	r0, r2
 80084c6:	4619      	mov	r1, r3
 80084c8:	3720      	adds	r7, #32
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
	...

080084d0 <_ZN3PID12PD_Rate_RollEddddd>:


double PID::PD_Rate_Roll(double alpha_dot_des, double alpha_dot, double Kp, double Ki, double Kd) {
 80084d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084d2:	b093      	sub	sp, #76	; 0x4c
 80084d4:	af02      	add	r7, sp, #8
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	e9c7 2300 	strd	r2, r3, [r7]
	double P, I, D, pd,de;
	e_eski_roll = e_roll;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	609a      	str	r2, [r3, #8]
	e_roll = alpha_dot_des - alpha_dot;
 80084e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80084e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084ec:	f7f7 fe34 	bl	8000158 <__aeabi_dsub>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	4610      	mov	r0, r2
 80084f6:	4619      	mov	r1, r3
 80084f8:	f7f8 fac8 	bl	8000a8c <__aeabi_d2f>
 80084fc:	4602      	mov	r2, r0
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	601a      	str	r2, [r3, #0]
  double e_roll_int = e_roll;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4618      	mov	r0, r3
 8008508:	f7f7 ff86 	bl	8000418 <__aeabi_f2d>
 800850c:	4602      	mov	r2, r0
 800850e:	460b      	mov	r3, r1
 8008510:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008518:	4618      	mov	r0, r3
 800851a:	f7f8 fdf1 	bl	8001100 <__aeabi_f2iz>
 800851e:	4604      	mov	r4, r0
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008524:	4618      	mov	r0, r3
 8008526:	f7f8 fdeb 	bl	8001100 <__aeabi_f2iz>
 800852a:	4603      	mov	r3, r0
 800852c:	429c      	cmp	r4, r3
 800852e:	d02b      	beq.n	8008588 <_ZN3PID12PD_Rate_RollEddddd+0xb8>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f7f7 ff6f 	bl	8000418 <__aeabi_f2d>
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f000 f9b2 	bl	80088a8 <_ZN3PID3sgnEd>
 8008544:	4604      	mov	r4, r0
 8008546:	460d      	mov	r5, r1
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800854c:	4618      	mov	r0, r3
 800854e:	f7f7 ff63 	bl	8000418 <__aeabi_f2d>
 8008552:	4602      	mov	r2, r0
 8008554:	460b      	mov	r3, r1
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 f9a6 	bl	80088a8 <_ZN3PID3sgnEd>
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	2101      	movs	r1, #1
 8008562:	460e      	mov	r6, r1
 8008564:	4620      	mov	r0, r4
 8008566:	4629      	mov	r1, r5
 8008568:	f7f8 fa16 	bl	8000998 <__aeabi_dcmpeq>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d101      	bne.n	8008576 <_ZN3PID12PD_Rate_RollEddddd+0xa6>
 8008572:	2300      	movs	r3, #0
 8008574:	461e      	mov	r6, r3
 8008576:	b2f3      	uxtb	r3, r6
 8008578:	2b00      	cmp	r3, #0
 800857a:	d005      	beq.n	8008588 <_ZN3PID12PD_Rate_RollEddddd+0xb8>
      e_roll_int = 0;
 800857c:	f04f 0200 	mov.w	r2, #0
 8008580:	f04f 0300 	mov.w	r3, #0
 8008584:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
  }


	de = e_roll - e_eski_roll;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	4619      	mov	r1, r3
 8008592:	4610      	mov	r0, r2
 8008594:	f7f8 face 	bl	8000b34 <__aeabi_fsub>
 8008598:	4603      	mov	r3, r0
 800859a:	4618      	mov	r0, r3
 800859c:	f7f7 ff3c 	bl	8000418 <__aeabi_f2d>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  ie_roll = ie_roll + e_roll_int;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	4618      	mov	r0, r3
 80085ae:	f7f7 ff33 	bl	8000418 <__aeabi_f2d>
 80085b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80085b6:	f7f7 fdd1 	bl	800015c <__adddf3>
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4610      	mov	r0, r2
 80085c0:	4619      	mov	r1, r3
 80085c2:	f7f8 fa63 	bl	8000a8c <__aeabi_d2f>
 80085c6:	4602      	mov	r2, r0
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	611a      	str	r2, [r3, #16]
  ie_roll_sat = ie_roll;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	691a      	ldr	r2, [r3, #16]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	629a      	str	r2, [r3, #40]	; 0x28
	

	P = Kp*e_roll; D = Kd*de; I = Ki * ie_roll_sat;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4618      	mov	r0, r3
 80085da:	f7f7 ff1d 	bl	8000418 <__aeabi_f2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80085e6:	f7f7 ff6f 	bl	80004c8 <__aeabi_dmul>
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80085f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80085f6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80085fa:	f7f7 ff65 	bl	80004c8 <__aeabi_dmul>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860a:	4618      	mov	r0, r3
 800860c:	f7f7 ff04 	bl	8000418 <__aeabi_f2d>
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008618:	f7f7 ff56 	bl	80004c8 <__aeabi_dmul>
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	e9c7 2306 	strd	r2, r3, [r7, #24]

	pd = P + I + D;
 8008624:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008628:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800862c:	f7f7 fd96 	bl	800015c <__adddf3>
 8008630:	4602      	mov	r2, r0
 8008632:	460b      	mov	r3, r1
 8008634:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008638:	f7f7 fd90 	bl	800015c <__adddf3>
 800863c:	4602      	mov	r2, r0
 800863e:	460b      	mov	r3, r1
 8008640:	e9c7 2304 	strd	r2, r3, [r7, #16]
  	pd_roll_buf = pd;
 8008644:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008648:	f7f8 fa20 	bl	8000a8c <__aeabi_d2f>
 800864c:	4602      	mov	r2, r0
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	631a      	str	r2, [r3, #48]	; 0x30
	pd  = Sat(pd,  300, -300);
 8008652:	4b0d      	ldr	r3, [pc, #52]	; (8008688 <_ZN3PID12PD_Rate_RollEddddd+0x1b8>)
 8008654:	9301      	str	r3, [sp, #4]
 8008656:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 f999 	bl	8008998 <_ZN3PID3SatEdii>
 8008666:	e9c7 0104 	strd	r0, r1, [r7, #16]
	pd_roll_sat_buf = pd;
 800866a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800866e:	f7f8 fa0d 	bl	8000a8c <__aeabi_d2f>
 8008672:	4602      	mov	r2, r0
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	639a      	str	r2, [r3, #56]	; 0x38
    return pd;
 8008678:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 800867c:	4610      	mov	r0, r2
 800867e:	4619      	mov	r1, r3
 8008680:	3744      	adds	r7, #68	; 0x44
 8008682:	46bd      	mov	sp, r7
 8008684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008686:	bf00      	nop
 8008688:	fffffed4 	.word	0xfffffed4

0800868c <_ZN3PID13PD_Rate_PitchEddddd>:

double PID::PD_Rate_Pitch(double alpha_dot_des, double alpha_dot, double Kp, double Ki, double Kd) {
 800868c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800868e:	b093      	sub	sp, #76	; 0x4c
 8008690:	af02      	add	r7, sp, #8
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	e9c7 2300 	strd	r2, r3, [r7]
	double P, I, D, pd,de;
	e_eski_pitch = e_pitch;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	685a      	ldr	r2, [r3, #4]
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	60da      	str	r2, [r3, #12]
	e_pitch = alpha_dot_des - alpha_dot;
 80086a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80086a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086a8:	f7f7 fd56 	bl	8000158 <__aeabi_dsub>
 80086ac:	4602      	mov	r2, r0
 80086ae:	460b      	mov	r3, r1
 80086b0:	4610      	mov	r0, r2
 80086b2:	4619      	mov	r1, r3
 80086b4:	f7f8 f9ea 	bl	8000a8c <__aeabi_d2f>
 80086b8:	4602      	mov	r2, r0
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	605a      	str	r2, [r3, #4]
  double e_pitch_int = e_pitch;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7f7 fea8 	bl	8000418 <__aeabi_f2d>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  
    if((int)pd_pitch_buf != (int)pd_pitch_sat_buf) {
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086d4:	4618      	mov	r0, r3
 80086d6:	f7f8 fd13 	bl	8001100 <__aeabi_f2iz>
 80086da:	4604      	mov	r4, r0
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7f8 fd0d 	bl	8001100 <__aeabi_f2iz>
 80086e6:	4603      	mov	r3, r0
 80086e8:	429c      	cmp	r4, r3
 80086ea:	d02b      	beq.n	8008744 <_ZN3PID13PD_Rate_PitchEddddd+0xb8>
    if(sgn(e_pitch) == sgn(pd_pitch_sat_buf)) {
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7f7 fe91 	bl	8000418 <__aeabi_f2d>
 80086f6:	4602      	mov	r2, r0
 80086f8:	460b      	mov	r3, r1
 80086fa:	68f8      	ldr	r0, [r7, #12]
 80086fc:	f000 f8d4 	bl	80088a8 <_ZN3PID3sgnEd>
 8008700:	4604      	mov	r4, r0
 8008702:	460d      	mov	r5, r1
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008708:	4618      	mov	r0, r3
 800870a:	f7f7 fe85 	bl	8000418 <__aeabi_f2d>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f000 f8c8 	bl	80088a8 <_ZN3PID3sgnEd>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	2101      	movs	r1, #1
 800871e:	460e      	mov	r6, r1
 8008720:	4620      	mov	r0, r4
 8008722:	4629      	mov	r1, r5
 8008724:	f7f8 f938 	bl	8000998 <__aeabi_dcmpeq>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <_ZN3PID13PD_Rate_PitchEddddd+0xa6>
 800872e:	2300      	movs	r3, #0
 8008730:	461e      	mov	r6, r3
 8008732:	b2f3      	uxtb	r3, r6
 8008734:	2b00      	cmp	r3, #0
 8008736:	d005      	beq.n	8008744 <_ZN3PID13PD_Rate_PitchEddddd+0xb8>
      e_pitch_int = 0;
 8008738:	f04f 0200 	mov.w	r2, #0
 800873c:	f04f 0300 	mov.w	r3, #0
 8008740:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
  }


	de = e_pitch - e_eski_pitch;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	4619      	mov	r1, r3
 800874e:	4610      	mov	r0, r2
 8008750:	f7f8 f9f0 	bl	8000b34 <__aeabi_fsub>
 8008754:	4603      	mov	r3, r0
 8008756:	4618      	mov	r0, r3
 8008758:	f7f7 fe5e 	bl	8000418 <__aeabi_f2d>
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  ie_pitch = ie_pitch + e_pitch_int;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	695b      	ldr	r3, [r3, #20]
 8008768:	4618      	mov	r0, r3
 800876a:	f7f7 fe55 	bl	8000418 <__aeabi_f2d>
 800876e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008772:	f7f7 fcf3 	bl	800015c <__adddf3>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	4610      	mov	r0, r2
 800877c:	4619      	mov	r1, r3
 800877e:	f7f8 f985 	bl	8000a8c <__aeabi_d2f>
 8008782:	4602      	mov	r2, r0
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	615a      	str	r2, [r3, #20]
  ie_pitch_sat = ie_pitch;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	695a      	ldr	r2, [r3, #20]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	62da      	str	r2, [r3, #44]	; 0x2c

      
	P = Kp*e_pitch; D = Kd*de; I = Ki * ie_pitch_sat;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	4618      	mov	r0, r3
 8008796:	f7f7 fe3f 	bl	8000418 <__aeabi_f2d>
 800879a:	4602      	mov	r2, r0
 800879c:	460b      	mov	r3, r1
 800879e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80087a2:	f7f7 fe91 	bl	80004c8 <__aeabi_dmul>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80087ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80087b2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80087b6:	f7f7 fe87 	bl	80004c8 <__aeabi_dmul>
 80087ba:	4602      	mov	r2, r0
 80087bc:	460b      	mov	r3, r1
 80087be:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7f7 fe26 	bl	8000418 <__aeabi_f2d>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80087d4:	f7f7 fe78 	bl	80004c8 <__aeabi_dmul>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	e9c7 2306 	strd	r2, r3, [r7, #24]

  

	pd = P + I + D;
 80087e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80087e8:	f7f7 fcb8 	bl	800015c <__adddf3>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80087f4:	f7f7 fcb2 	bl	800015c <__adddf3>
 80087f8:	4602      	mov	r2, r0
 80087fa:	460b      	mov	r3, r1
 80087fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
  	pd_pitch_buf = pd;
 8008800:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008804:	f7f8 f942 	bl	8000a8c <__aeabi_d2f>
 8008808:	4602      	mov	r2, r0
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	635a      	str	r2, [r3, #52]	; 0x34
    pd = Sat(pd, 300, -300);
 800880e:	4b0d      	ldr	r3, [pc, #52]	; (8008844 <_ZN3PID13PD_Rate_PitchEddddd+0x1b8>)
 8008810:	9301      	str	r3, [sp, #4]
 8008812:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 f8bb 	bl	8008998 <_ZN3PID3SatEdii>
 8008822:	e9c7 0104 	strd	r0, r1, [r7, #16]
	pd_pitch_sat_buf = pd;
 8008826:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800882a:	f7f8 f92f 	bl	8000a8c <__aeabi_d2f>
 800882e:	4602      	mov	r2, r0
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	63da      	str	r2, [r3, #60]	; 0x3c

    return pd;
 8008834:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 8008838:	4610      	mov	r0, r2
 800883a:	4619      	mov	r1, r3
 800883c:	3744      	adds	r7, #68	; 0x44
 800883e:	46bd      	mov	sp, r7
 8008840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008842:	bf00      	nop
 8008844:	fffffed4 	.word	0xfffffed4

08008848 <_ZN3PID10P_Rate_YawEddd>:

double PID::P_Rate_Yaw(double alpha_dot_des, double alpha_dot, double Kp) {
 8008848:	b580      	push	{r7, lr}
 800884a:	b08a      	sub	sp, #40	; 0x28
 800884c:	af02      	add	r7, sp, #8
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e_yaw = alpha_dot_des - alpha_dot;	
 8008854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800885c:	f7f7 fc7c 	bl	8000158 <__aeabi_dsub>
 8008860:	4602      	mov	r2, r0
 8008862:	460b      	mov	r3, r1
 8008864:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp*e_yaw;
 8008868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800886c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008870:	f7f7 fe2a 	bl	80004c8 <__aeabi_dmul>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	e9c7 2304 	strd	r2, r3, [r7, #16]
	P    = Sat(P,    300, -300);
 800887c:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <_ZN3PID10P_Rate_YawEddd+0x5c>)
 800887e:	9301      	str	r3, [sp, #4]
 8008880:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8008884:	9300      	str	r3, [sp, #0]
 8008886:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f000 f884 	bl	8008998 <_ZN3PID3SatEdii>
 8008890:	e9c7 0104 	strd	r0, r1, [r7, #16]

    return P;
 8008894:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 8008898:	4610      	mov	r0, r2
 800889a:	4619      	mov	r1, r3
 800889c:	3720      	adds	r7, #32
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	fffffed4 	.word	0xfffffed4

080088a8 <_ZN3PID3sgnEd>:

double PID::sgn(double v) {
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	60f8      	str	r0, [r7, #12]
 80088b0:	e9c7 2300 	strd	r2, r3, [r7]
  if (v < 0) return -1;
 80088b4:	f04f 0200 	mov.w	r2, #0
 80088b8:	f04f 0300 	mov.w	r3, #0
 80088bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088c0:	f7f8 f874 	bl	80009ac <__aeabi_dcmplt>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d003      	beq.n	80088d2 <_ZN3PID3sgnEd+0x2a>
 80088ca:	f04f 0200 	mov.w	r2, #0
 80088ce:	4b0d      	ldr	r3, [pc, #52]	; (8008904 <_ZN3PID3sgnEd+0x5c>)
 80088d0:	e012      	b.n	80088f8 <_ZN3PID3sgnEd+0x50>
  if (v > 0) return 1;
 80088d2:	f04f 0200 	mov.w	r2, #0
 80088d6:	f04f 0300 	mov.w	r3, #0
 80088da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088de:	f7f8 f883 	bl	80009e8 <__aeabi_dcmpgt>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d003      	beq.n	80088f0 <_ZN3PID3sgnEd+0x48>
 80088e8:	f04f 0200 	mov.w	r2, #0
 80088ec:	4b06      	ldr	r3, [pc, #24]	; (8008908 <_ZN3PID3sgnEd+0x60>)
 80088ee:	e003      	b.n	80088f8 <_ZN3PID3sgnEd+0x50>
  return 0;
 80088f0:	f04f 0200 	mov.w	r2, #0
 80088f4:	f04f 0300 	mov.w	r3, #0
}
 80088f8:	4610      	mov	r0, r2
 80088fa:	4619      	mov	r1, r3
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	bff00000 	.word	0xbff00000
 8008908:	3ff00000 	.word	0x3ff00000

0800890c <_ZN3PID3SatEdiii>:

 double PID::Sat(double pwm, int max, int min, int thr) {
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

	if(thr > 1020) {
 8008918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891a:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800891e:	dd2c      	ble.n	800897a <_ZN3PID3SatEdiii+0x6e>
		if(pwm > max) {
 8008920:	6a38      	ldr	r0, [r7, #32]
 8008922:	f7f7 fd67 	bl	80003f4 <__aeabi_i2d>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800892e:	f7f8 f85b 	bl	80009e8 <__aeabi_dcmpgt>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d007      	beq.n	8008948 <_ZN3PID3SatEdiii+0x3c>
			pwm_out = max;
 8008938:	6a38      	ldr	r0, [r7, #32]
 800893a:	f7f7 fd5b 	bl	80003f4 <__aeabi_i2d>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008946:	e01d      	b.n	8008984 <_ZN3PID3SatEdiii+0x78>
		}

		else if (pwm < min) {
 8008948:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800894a:	f7f7 fd53 	bl	80003f4 <__aeabi_i2d>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008956:	f7f8 f829 	bl	80009ac <__aeabi_dcmplt>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d007      	beq.n	8008970 <_ZN3PID3SatEdiii+0x64>
			pwm_out = min;
 8008960:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008962:	f7f7 fd47 	bl	80003f4 <__aeabi_i2d>
 8008966:	4602      	mov	r2, r0
 8008968:	460b      	mov	r3, r1
 800896a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800896e:	e009      	b.n	8008984 <_ZN3PID3SatEdiii+0x78>
		}

		else {
			pwm_out = pwm;
 8008970:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008974:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008978:	e004      	b.n	8008984 <_ZN3PID3SatEdiii+0x78>


	}

	else {
		pwm_out = 1000;
 800897a:	f04f 0200 	mov.w	r2, #0
 800897e:	4b05      	ldr	r3, [pc, #20]	; (8008994 <_ZN3PID3SatEdiii+0x88>)
 8008980:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}
	return pwm_out;
 8008984:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8008988:	4610      	mov	r0, r2
 800898a:	4619      	mov	r1, r3
 800898c:	3718      	adds	r7, #24
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	408f4000 	.word	0x408f4000

08008998 <_ZN3PID3SatEdii>:

 double PID::Sat(double pwm, int max, int min) {
 8008998:	b580      	push	{r7, lr}
 800899a:	b086      	sub	sp, #24
 800899c:	af00      	add	r7, sp, #0
 800899e:	60f8      	str	r0, [r7, #12]
 80089a0:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

		if(pwm > max) {
 80089a4:	6a38      	ldr	r0, [r7, #32]
 80089a6:	f7f7 fd25 	bl	80003f4 <__aeabi_i2d>
 80089aa:	4602      	mov	r2, r0
 80089ac:	460b      	mov	r3, r1
 80089ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089b2:	f7f8 f819 	bl	80009e8 <__aeabi_dcmpgt>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d007      	beq.n	80089cc <_ZN3PID3SatEdii+0x34>
			pwm_out = max;
 80089bc:	6a38      	ldr	r0, [r7, #32]
 80089be:	f7f7 fd19 	bl	80003f4 <__aeabi_i2d>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80089ca:	e017      	b.n	80089fc <_ZN3PID3SatEdii+0x64>
		}

		else if (pwm < min) {
 80089cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089ce:	f7f7 fd11 	bl	80003f4 <__aeabi_i2d>
 80089d2:	4602      	mov	r2, r0
 80089d4:	460b      	mov	r3, r1
 80089d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089da:	f7f7 ffe7 	bl	80009ac <__aeabi_dcmplt>
 80089de:	4603      	mov	r3, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d007      	beq.n	80089f4 <_ZN3PID3SatEdii+0x5c>
			pwm_out = min;
 80089e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089e6:	f7f7 fd05 	bl	80003f4 <__aeabi_i2d>
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80089f2:	e003      	b.n	80089fc <_ZN3PID3SatEdii+0x64>
		}

		else {
			pwm_out = pwm;
 80089f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}




	return pwm_out;
 80089fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8008a00:	4610      	mov	r0, r2
 8008a02:	4619      	mov	r1, r3
 8008a04:	3718      	adds	r7, #24
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b086      	sub	sp, #24
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
 8008a12:	460b      	mov	r3, r1
 8008a14:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 8008a16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a1a:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8008a1c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8008a20:	613b      	str	r3, [r7, #16]
	int out_min = -30;
 8008a22:	f06f 031d 	mvn.w	r3, #29
 8008a26:	60fb      	str	r3, [r7, #12]
	int out_max  = 30;
 8008a28:	231e      	movs	r3, #30
 8008a2a:	60bb      	str	r3, [r7, #8]

	return (pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8008a2c:	887a      	ldrh	r2, [r7, #2]
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	68b9      	ldr	r1, [r7, #8]
 8008a34:	68fa      	ldr	r2, [r7, #12]
 8008a36:	1a8a      	subs	r2, r1, r2
 8008a38:	fb02 f203 	mul.w	r2, r2, r3
 8008a3c:	6939      	ldr	r1, [r7, #16]
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	1acb      	subs	r3, r1, r3
 8008a42:	fb92 f2f3 	sdiv	r2, r2, r3
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	4413      	add	r3, r2
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7f8 f928 	bl	8000ca0 <__aeabi_i2f>
 8008a50:	4603      	mov	r3, r0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3718      	adds	r7, #24
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b086      	sub	sp, #24
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
 8008a62:	460b      	mov	r3, r1
 8008a64:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 8008a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a6a:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8008a6c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8008a70:	613b      	str	r3, [r7, #16]
	int out_min = -15;
 8008a72:	f06f 030e 	mvn.w	r3, #14
 8008a76:	60fb      	str	r3, [r7, #12]
	int out_max  = 15;
 8008a78:	230f      	movs	r3, #15
 8008a7a:	60bb      	str	r3, [r7, #8]

	return (pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8008a7c:	887a      	ldrh	r2, [r7, #2]
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	68b9      	ldr	r1, [r7, #8]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	1a8a      	subs	r2, r1, r2
 8008a88:	fb02 f203 	mul.w	r2, r2, r3
 8008a8c:	6939      	ldr	r1, [r7, #16]
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	1acb      	subs	r3, r1, r3
 8008a92:	fb92 f2f3 	sdiv	r2, r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	4413      	add	r3, r2
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7f8 f900 	bl	8000ca0 <__aeabi_i2f>
 8008aa0:	4603      	mov	r3, r0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 8008aac:	b590      	push	{r4, r7, lr}
 8008aae:	b089      	sub	sp, #36	; 0x24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	607a      	str	r2, [r7, #4]
 8008ab8:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 8008aba:	4b1d      	ldr	r3, [pc, #116]	; (8008b30 <_ZN3PID7pwm2motEti+0x84>)
 8008abc:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 8008abe:	4b1d      	ldr	r3, [pc, #116]	; (8008b34 <_ZN3PID7pwm2motEti+0x88>)
 8008ac0:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 8008ac2:	f04f 0300 	mov.w	r3, #0
 8008ac6:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 8008ac8:	4b1b      	ldr	r3, [pc, #108]	; (8008b38 <_ZN3PID7pwm2motEti+0x8c>)
 8008aca:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7f8 f8e7 	bl	8000ca0 <__aeabi_i2f>
 8008ad2:	4604      	mov	r4, r0
 8008ad4:	897b      	ldrh	r3, [r7, #10]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7f8 f8de 	bl	8000c98 <__aeabi_ui2f>
 8008adc:	4603      	mov	r3, r0
 8008ade:	69f9      	ldr	r1, [r7, #28]
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f7f8 f827 	bl	8000b34 <__aeabi_fsub>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4620      	mov	r0, r4
 8008aec:	f7f8 f92c 	bl	8000d48 <__aeabi_fmul>
 8008af0:	4603      	mov	r3, r0
 8008af2:	461c      	mov	r4, r3
 8008af4:	6979      	ldr	r1, [r7, #20]
 8008af6:	6938      	ldr	r0, [r7, #16]
 8008af8:	f7f8 f81c 	bl	8000b34 <__aeabi_fsub>
 8008afc:	4603      	mov	r3, r0
 8008afe:	4619      	mov	r1, r3
 8008b00:	4620      	mov	r0, r4
 8008b02:	f7f8 f921 	bl	8000d48 <__aeabi_fmul>
 8008b06:	4603      	mov	r3, r0
 8008b08:	461c      	mov	r4, r3
 8008b0a:	69f9      	ldr	r1, [r7, #28]
 8008b0c:	69b8      	ldr	r0, [r7, #24]
 8008b0e:	f7f8 f811 	bl	8000b34 <__aeabi_fsub>
 8008b12:	4603      	mov	r3, r0
 8008b14:	4619      	mov	r1, r3
 8008b16:	4620      	mov	r0, r4
 8008b18:	f7f8 f9ca 	bl	8000eb0 <__aeabi_fdiv>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	6979      	ldr	r1, [r7, #20]
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7f8 f809 	bl	8000b38 <__addsf3>
 8008b26:	4603      	mov	r3, r0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3724      	adds	r7, #36	; 0x24
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd90      	pop	{r4, r7, pc}
 8008b30:	447a0000 	.word	0x447a0000
 8008b34:	44fa0000 	.word	0x44fa0000
 8008b38:	44a5c000 	.word	0x44a5c000

08008b3c <_ZN3PIDD1Ev>:

PID::~PID() {};
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4618      	mov	r0, r3
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bc80      	pop	{r7}
 8008b4e:	4770      	bx	lr

08008b50 <_ZdlPv>:
 8008b50:	f000 ba3e 	b.w	8008fd0 <free>

08008b54 <_Znwj>:
 8008b54:	2801      	cmp	r0, #1
 8008b56:	bf38      	it	cc
 8008b58:	2001      	movcc	r0, #1
 8008b5a:	b510      	push	{r4, lr}
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f000 fa2e 	bl	8008fc0 <malloc>
 8008b64:	b930      	cbnz	r0, 8008b74 <_Znwj+0x20>
 8008b66:	f000 f80d 	bl	8008b84 <_ZSt15get_new_handlerv>
 8008b6a:	b908      	cbnz	r0, 8008b70 <_Znwj+0x1c>
 8008b6c:	f000 f9f6 	bl	8008f5c <abort>
 8008b70:	4780      	blx	r0
 8008b72:	e7f4      	b.n	8008b5e <_Znwj+0xa>
 8008b74:	bd10      	pop	{r4, pc}

08008b76 <_ZSt17__throw_bad_allocv>:
 8008b76:	b508      	push	{r3, lr}
 8008b78:	f000 f9f0 	bl	8008f5c <abort>

08008b7c <_ZSt20__throw_length_errorPKc>:
 8008b7c:	b508      	push	{r3, lr}
 8008b7e:	f000 f9ed 	bl	8008f5c <abort>
	...

08008b84 <_ZSt15get_new_handlerv>:
 8008b84:	4b02      	ldr	r3, [pc, #8]	; (8008b90 <_ZSt15get_new_handlerv+0xc>)
 8008b86:	6818      	ldr	r0, [r3, #0]
 8008b88:	f3bf 8f5b 	dmb	ish
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	2000054c 	.word	0x2000054c

08008b94 <asinf>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	4604      	mov	r4, r0
 8008b98:	f000 f844 	bl	8008c24 <__ieee754_asinf>
 8008b9c:	4b0e      	ldr	r3, [pc, #56]	; (8008bd8 <asinf+0x44>)
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	f993 3000 	ldrsb.w	r3, [r3]
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	d015      	beq.n	8008bd4 <asinf+0x40>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4620      	mov	r0, r4
 8008bac:	f7f8 fa92 	bl	80010d4 <__aeabi_fcmpun>
 8008bb0:	b980      	cbnz	r0, 8008bd4 <asinf+0x40>
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f000 f9cb 	bl	8008f4e <fabsf>
 8008bb8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008bbc:	f7f8 fa80 	bl	80010c0 <__aeabi_fcmpgt>
 8008bc0:	b140      	cbz	r0, 8008bd4 <asinf+0x40>
 8008bc2:	f000 f9d3 	bl	8008f6c <__errno>
 8008bc6:	2321      	movs	r3, #33	; 0x21
 8008bc8:	6003      	str	r3, [r0, #0]
 8008bca:	4804      	ldr	r0, [pc, #16]	; (8008bdc <asinf+0x48>)
 8008bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bd0:	f000 b9c0 	b.w	8008f54 <nanf>
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	20000009 	.word	0x20000009
 8008bdc:	080092a8 	.word	0x080092a8

08008be0 <sqrtf>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4605      	mov	r5, r0
 8008be4:	f000 f962 	bl	8008eac <__ieee754_sqrtf>
 8008be8:	4b0d      	ldr	r3, [pc, #52]	; (8008c20 <sqrtf+0x40>)
 8008bea:	4604      	mov	r4, r0
 8008bec:	f993 3000 	ldrsb.w	r3, [r3]
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	d012      	beq.n	8008c1a <sqrtf+0x3a>
 8008bf4:	4629      	mov	r1, r5
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	f7f8 fa6c 	bl	80010d4 <__aeabi_fcmpun>
 8008bfc:	b968      	cbnz	r0, 8008c1a <sqrtf+0x3a>
 8008bfe:	2100      	movs	r1, #0
 8008c00:	4628      	mov	r0, r5
 8008c02:	f7f8 fa3f 	bl	8001084 <__aeabi_fcmplt>
 8008c06:	b140      	cbz	r0, 8008c1a <sqrtf+0x3a>
 8008c08:	f000 f9b0 	bl	8008f6c <__errno>
 8008c0c:	2321      	movs	r3, #33	; 0x21
 8008c0e:	2100      	movs	r1, #0
 8008c10:	6003      	str	r3, [r0, #0]
 8008c12:	4608      	mov	r0, r1
 8008c14:	f7f8 f94c 	bl	8000eb0 <__aeabi_fdiv>
 8008c18:	4604      	mov	r4, r0
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	bd38      	pop	{r3, r4, r5, pc}
 8008c1e:	bf00      	nop
 8008c20:	20000009 	.word	0x20000009

08008c24 <__ieee754_asinf>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8008c2c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8008c30:	4604      	mov	r4, r0
 8008c32:	4605      	mov	r5, r0
 8008c34:	d10c      	bne.n	8008c50 <__ieee754_asinf+0x2c>
 8008c36:	498d      	ldr	r1, [pc, #564]	; (8008e6c <__ieee754_asinf+0x248>)
 8008c38:	f7f8 f886 	bl	8000d48 <__aeabi_fmul>
 8008c3c:	498c      	ldr	r1, [pc, #560]	; (8008e70 <__ieee754_asinf+0x24c>)
 8008c3e:	4605      	mov	r5, r0
 8008c40:	4620      	mov	r0, r4
 8008c42:	f7f8 f881 	bl	8000d48 <__aeabi_fmul>
 8008c46:	4601      	mov	r1, r0
 8008c48:	4628      	mov	r0, r5
 8008c4a:	f7f7 ff75 	bl	8000b38 <__addsf3>
 8008c4e:	e006      	b.n	8008c5e <__ieee754_asinf+0x3a>
 8008c50:	dd07      	ble.n	8008c62 <__ieee754_asinf+0x3e>
 8008c52:	4601      	mov	r1, r0
 8008c54:	f7f7 ff6e 	bl	8000b34 <__aeabi_fsub>
 8008c58:	4601      	mov	r1, r0
 8008c5a:	f7f8 f929 	bl	8000eb0 <__aeabi_fdiv>
 8008c5e:	4604      	mov	r4, r0
 8008c60:	e00e      	b.n	8008c80 <__ieee754_asinf+0x5c>
 8008c62:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8008c66:	da58      	bge.n	8008d1a <__ieee754_asinf+0xf6>
 8008c68:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8008c6c:	da0b      	bge.n	8008c86 <__ieee754_asinf+0x62>
 8008c6e:	4981      	ldr	r1, [pc, #516]	; (8008e74 <__ieee754_asinf+0x250>)
 8008c70:	f7f7 ff62 	bl	8000b38 <__addsf3>
 8008c74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c78:	f7f8 fa22 	bl	80010c0 <__aeabi_fcmpgt>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d04c      	beq.n	8008d1a <__ieee754_asinf+0xf6>
 8008c80:	4620      	mov	r0, r4
 8008c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c86:	4601      	mov	r1, r0
 8008c88:	f7f8 f85e 	bl	8000d48 <__aeabi_fmul>
 8008c8c:	4605      	mov	r5, r0
 8008c8e:	497a      	ldr	r1, [pc, #488]	; (8008e78 <__ieee754_asinf+0x254>)
 8008c90:	f7f8 f85a 	bl	8000d48 <__aeabi_fmul>
 8008c94:	4979      	ldr	r1, [pc, #484]	; (8008e7c <__ieee754_asinf+0x258>)
 8008c96:	f7f7 ff4f 	bl	8000b38 <__addsf3>
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	f7f8 f854 	bl	8000d48 <__aeabi_fmul>
 8008ca0:	4977      	ldr	r1, [pc, #476]	; (8008e80 <__ieee754_asinf+0x25c>)
 8008ca2:	f7f7 ff47 	bl	8000b34 <__aeabi_fsub>
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	f7f8 f84e 	bl	8000d48 <__aeabi_fmul>
 8008cac:	4975      	ldr	r1, [pc, #468]	; (8008e84 <__ieee754_asinf+0x260>)
 8008cae:	f7f7 ff43 	bl	8000b38 <__addsf3>
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f8 f848 	bl	8000d48 <__aeabi_fmul>
 8008cb8:	4973      	ldr	r1, [pc, #460]	; (8008e88 <__ieee754_asinf+0x264>)
 8008cba:	f7f7 ff3b 	bl	8000b34 <__aeabi_fsub>
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	f7f8 f842 	bl	8000d48 <__aeabi_fmul>
 8008cc4:	4971      	ldr	r1, [pc, #452]	; (8008e8c <__ieee754_asinf+0x268>)
 8008cc6:	f7f7 ff37 	bl	8000b38 <__addsf3>
 8008cca:	4629      	mov	r1, r5
 8008ccc:	f7f8 f83c 	bl	8000d48 <__aeabi_fmul>
 8008cd0:	496f      	ldr	r1, [pc, #444]	; (8008e90 <__ieee754_asinf+0x26c>)
 8008cd2:	4606      	mov	r6, r0
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	f7f8 f837 	bl	8000d48 <__aeabi_fmul>
 8008cda:	496e      	ldr	r1, [pc, #440]	; (8008e94 <__ieee754_asinf+0x270>)
 8008cdc:	f7f7 ff2a 	bl	8000b34 <__aeabi_fsub>
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	f7f8 f831 	bl	8000d48 <__aeabi_fmul>
 8008ce6:	496c      	ldr	r1, [pc, #432]	; (8008e98 <__ieee754_asinf+0x274>)
 8008ce8:	f7f7 ff26 	bl	8000b38 <__addsf3>
 8008cec:	4629      	mov	r1, r5
 8008cee:	f7f8 f82b 	bl	8000d48 <__aeabi_fmul>
 8008cf2:	496a      	ldr	r1, [pc, #424]	; (8008e9c <__ieee754_asinf+0x278>)
 8008cf4:	f7f7 ff1e 	bl	8000b34 <__aeabi_fsub>
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	f7f8 f825 	bl	8000d48 <__aeabi_fmul>
 8008cfe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008d02:	f7f7 ff19 	bl	8000b38 <__addsf3>
 8008d06:	4601      	mov	r1, r0
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7f8 f8d1 	bl	8000eb0 <__aeabi_fdiv>
 8008d0e:	4621      	mov	r1, r4
 8008d10:	f7f8 f81a 	bl	8000d48 <__aeabi_fmul>
 8008d14:	4601      	mov	r1, r0
 8008d16:	4620      	mov	r0, r4
 8008d18:	e797      	b.n	8008c4a <__ieee754_asinf+0x26>
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	f000 f917 	bl	8008f4e <fabsf>
 8008d20:	4601      	mov	r1, r0
 8008d22:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008d26:	f7f7 ff05 	bl	8000b34 <__aeabi_fsub>
 8008d2a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008d2e:	f7f8 f80b 	bl	8000d48 <__aeabi_fmul>
 8008d32:	4606      	mov	r6, r0
 8008d34:	4950      	ldr	r1, [pc, #320]	; (8008e78 <__ieee754_asinf+0x254>)
 8008d36:	f7f8 f807 	bl	8000d48 <__aeabi_fmul>
 8008d3a:	4950      	ldr	r1, [pc, #320]	; (8008e7c <__ieee754_asinf+0x258>)
 8008d3c:	f7f7 fefc 	bl	8000b38 <__addsf3>
 8008d40:	4631      	mov	r1, r6
 8008d42:	f7f8 f801 	bl	8000d48 <__aeabi_fmul>
 8008d46:	494e      	ldr	r1, [pc, #312]	; (8008e80 <__ieee754_asinf+0x25c>)
 8008d48:	f7f7 fef4 	bl	8000b34 <__aeabi_fsub>
 8008d4c:	4631      	mov	r1, r6
 8008d4e:	f7f7 fffb 	bl	8000d48 <__aeabi_fmul>
 8008d52:	494c      	ldr	r1, [pc, #304]	; (8008e84 <__ieee754_asinf+0x260>)
 8008d54:	f7f7 fef0 	bl	8000b38 <__addsf3>
 8008d58:	4631      	mov	r1, r6
 8008d5a:	f7f7 fff5 	bl	8000d48 <__aeabi_fmul>
 8008d5e:	494a      	ldr	r1, [pc, #296]	; (8008e88 <__ieee754_asinf+0x264>)
 8008d60:	f7f7 fee8 	bl	8000b34 <__aeabi_fsub>
 8008d64:	4631      	mov	r1, r6
 8008d66:	f7f7 ffef 	bl	8000d48 <__aeabi_fmul>
 8008d6a:	4948      	ldr	r1, [pc, #288]	; (8008e8c <__ieee754_asinf+0x268>)
 8008d6c:	f7f7 fee4 	bl	8000b38 <__addsf3>
 8008d70:	4631      	mov	r1, r6
 8008d72:	f7f7 ffe9 	bl	8000d48 <__aeabi_fmul>
 8008d76:	4946      	ldr	r1, [pc, #280]	; (8008e90 <__ieee754_asinf+0x26c>)
 8008d78:	4681      	mov	r9, r0
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	f7f7 ffe4 	bl	8000d48 <__aeabi_fmul>
 8008d80:	4944      	ldr	r1, [pc, #272]	; (8008e94 <__ieee754_asinf+0x270>)
 8008d82:	f7f7 fed7 	bl	8000b34 <__aeabi_fsub>
 8008d86:	4631      	mov	r1, r6
 8008d88:	f7f7 ffde 	bl	8000d48 <__aeabi_fmul>
 8008d8c:	4942      	ldr	r1, [pc, #264]	; (8008e98 <__ieee754_asinf+0x274>)
 8008d8e:	f7f7 fed3 	bl	8000b38 <__addsf3>
 8008d92:	4631      	mov	r1, r6
 8008d94:	f7f7 ffd8 	bl	8000d48 <__aeabi_fmul>
 8008d98:	4940      	ldr	r1, [pc, #256]	; (8008e9c <__ieee754_asinf+0x278>)
 8008d9a:	f7f7 fecb 	bl	8000b34 <__aeabi_fsub>
 8008d9e:	4631      	mov	r1, r6
 8008da0:	f7f7 ffd2 	bl	8000d48 <__aeabi_fmul>
 8008da4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008da8:	f7f7 fec6 	bl	8000b38 <__addsf3>
 8008dac:	4682      	mov	sl, r0
 8008dae:	4630      	mov	r0, r6
 8008db0:	f000 f87c 	bl	8008eac <__ieee754_sqrtf>
 8008db4:	4b3a      	ldr	r3, [pc, #232]	; (8008ea0 <__ieee754_asinf+0x27c>)
 8008db6:	4607      	mov	r7, r0
 8008db8:	4598      	cmp	r8, r3
 8008dba:	dd1a      	ble.n	8008df2 <__ieee754_asinf+0x1ce>
 8008dbc:	4651      	mov	r1, sl
 8008dbe:	4648      	mov	r0, r9
 8008dc0:	f7f8 f876 	bl	8000eb0 <__aeabi_fdiv>
 8008dc4:	4639      	mov	r1, r7
 8008dc6:	f7f7 ffbf 	bl	8000d48 <__aeabi_fmul>
 8008dca:	4639      	mov	r1, r7
 8008dcc:	f7f7 feb4 	bl	8000b38 <__addsf3>
 8008dd0:	4601      	mov	r1, r0
 8008dd2:	f7f7 feb1 	bl	8000b38 <__addsf3>
 8008dd6:	4933      	ldr	r1, [pc, #204]	; (8008ea4 <__ieee754_asinf+0x280>)
 8008dd8:	f7f7 feae 	bl	8000b38 <__addsf3>
 8008ddc:	4601      	mov	r1, r0
 8008dde:	4823      	ldr	r0, [pc, #140]	; (8008e6c <__ieee754_asinf+0x248>)
 8008de0:	f7f7 fea8 	bl	8000b34 <__aeabi_fsub>
 8008de4:	2d00      	cmp	r5, #0
 8008de6:	4604      	mov	r4, r0
 8008de8:	f73f af4a 	bgt.w	8008c80 <__ieee754_asinf+0x5c>
 8008dec:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008df0:	e735      	b.n	8008c5e <__ieee754_asinf+0x3a>
 8008df2:	4601      	mov	r1, r0
 8008df4:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8008df8:	f7f7 fe9e 	bl	8000b38 <__addsf3>
 8008dfc:	4651      	mov	r1, sl
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4648      	mov	r0, r9
 8008e02:	f7f8 f855 	bl	8000eb0 <__aeabi_fdiv>
 8008e06:	4601      	mov	r1, r0
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f7f7 ff9d 	bl	8000d48 <__aeabi_fmul>
 8008e0e:	f028 080f 	bic.w	r8, r8, #15
 8008e12:	4681      	mov	r9, r0
 8008e14:	4641      	mov	r1, r8
 8008e16:	4640      	mov	r0, r8
 8008e18:	f7f7 ff96 	bl	8000d48 <__aeabi_fmul>
 8008e1c:	4601      	mov	r1, r0
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7f7 fe88 	bl	8000b34 <__aeabi_fsub>
 8008e24:	4641      	mov	r1, r8
 8008e26:	4604      	mov	r4, r0
 8008e28:	4638      	mov	r0, r7
 8008e2a:	f7f7 fe85 	bl	8000b38 <__addsf3>
 8008e2e:	4601      	mov	r1, r0
 8008e30:	4620      	mov	r0, r4
 8008e32:	f7f8 f83d 	bl	8000eb0 <__aeabi_fdiv>
 8008e36:	4601      	mov	r1, r0
 8008e38:	f7f7 fe7e 	bl	8000b38 <__addsf3>
 8008e3c:	4601      	mov	r1, r0
 8008e3e:	480c      	ldr	r0, [pc, #48]	; (8008e70 <__ieee754_asinf+0x24c>)
 8008e40:	f7f7 fe78 	bl	8000b34 <__aeabi_fsub>
 8008e44:	4601      	mov	r1, r0
 8008e46:	4648      	mov	r0, r9
 8008e48:	f7f7 fe74 	bl	8000b34 <__aeabi_fsub>
 8008e4c:	4641      	mov	r1, r8
 8008e4e:	4604      	mov	r4, r0
 8008e50:	4640      	mov	r0, r8
 8008e52:	f7f7 fe71 	bl	8000b38 <__addsf3>
 8008e56:	4601      	mov	r1, r0
 8008e58:	4813      	ldr	r0, [pc, #76]	; (8008ea8 <__ieee754_asinf+0x284>)
 8008e5a:	f7f7 fe6b 	bl	8000b34 <__aeabi_fsub>
 8008e5e:	4601      	mov	r1, r0
 8008e60:	4620      	mov	r0, r4
 8008e62:	f7f7 fe67 	bl	8000b34 <__aeabi_fsub>
 8008e66:	4601      	mov	r1, r0
 8008e68:	480f      	ldr	r0, [pc, #60]	; (8008ea8 <__ieee754_asinf+0x284>)
 8008e6a:	e7b9      	b.n	8008de0 <__ieee754_asinf+0x1bc>
 8008e6c:	3fc90fdb 	.word	0x3fc90fdb
 8008e70:	b33bbd2e 	.word	0xb33bbd2e
 8008e74:	7149f2ca 	.word	0x7149f2ca
 8008e78:	3811ef08 	.word	0x3811ef08
 8008e7c:	3a4f7f04 	.word	0x3a4f7f04
 8008e80:	3d241146 	.word	0x3d241146
 8008e84:	3e4e0aa8 	.word	0x3e4e0aa8
 8008e88:	3ea6b090 	.word	0x3ea6b090
 8008e8c:	3e2aaaab 	.word	0x3e2aaaab
 8008e90:	3d9dc62e 	.word	0x3d9dc62e
 8008e94:	3f303361 	.word	0x3f303361
 8008e98:	4001572d 	.word	0x4001572d
 8008e9c:	4019d139 	.word	0x4019d139
 8008ea0:	3f799999 	.word	0x3f799999
 8008ea4:	333bbd2e 	.word	0x333bbd2e
 8008ea8:	3f490fdb 	.word	0x3f490fdb

08008eac <__ieee754_sqrtf>:
 8008eac:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008eb0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008eb4:	b570      	push	{r4, r5, r6, lr}
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	4604      	mov	r4, r0
 8008eba:	d309      	bcc.n	8008ed0 <__ieee754_sqrtf+0x24>
 8008ebc:	4601      	mov	r1, r0
 8008ebe:	f7f7 ff43 	bl	8000d48 <__aeabi_fmul>
 8008ec2:	4601      	mov	r1, r0
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	f7f7 fe37 	bl	8000b38 <__addsf3>
 8008eca:	4604      	mov	r4, r0
 8008ecc:	4620      	mov	r0, r4
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
 8008ed0:	2a00      	cmp	r2, #0
 8008ed2:	d0fb      	beq.n	8008ecc <__ieee754_sqrtf+0x20>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	da06      	bge.n	8008ee6 <__ieee754_sqrtf+0x3a>
 8008ed8:	4601      	mov	r1, r0
 8008eda:	f7f7 fe2b 	bl	8000b34 <__aeabi_fsub>
 8008ede:	4601      	mov	r1, r0
 8008ee0:	f7f7 ffe6 	bl	8000eb0 <__aeabi_fdiv>
 8008ee4:	e7f1      	b.n	8008eca <__ieee754_sqrtf+0x1e>
 8008ee6:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8008eea:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008eee:	d029      	beq.n	8008f44 <__ieee754_sqrtf+0x98>
 8008ef0:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8008ef4:	07cb      	lsls	r3, r1, #31
 8008ef6:	f04f 0300 	mov.w	r3, #0
 8008efa:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8008efe:	f04f 0419 	mov.w	r4, #25
 8008f02:	461e      	mov	r6, r3
 8008f04:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008f08:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008f0c:	bf58      	it	pl
 8008f0e:	0052      	lslpl	r2, r2, #1
 8008f10:	1040      	asrs	r0, r0, #1
 8008f12:	0052      	lsls	r2, r2, #1
 8008f14:	1875      	adds	r5, r6, r1
 8008f16:	4295      	cmp	r5, r2
 8008f18:	bfde      	ittt	le
 8008f1a:	186e      	addle	r6, r5, r1
 8008f1c:	1b52      	suble	r2, r2, r5
 8008f1e:	185b      	addle	r3, r3, r1
 8008f20:	3c01      	subs	r4, #1
 8008f22:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008f26:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008f2a:	d1f3      	bne.n	8008f14 <__ieee754_sqrtf+0x68>
 8008f2c:	b112      	cbz	r2, 8008f34 <__ieee754_sqrtf+0x88>
 8008f2e:	3301      	adds	r3, #1
 8008f30:	f023 0301 	bic.w	r3, r3, #1
 8008f34:	105c      	asrs	r4, r3, #1
 8008f36:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8008f3a:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8008f3e:	e7c5      	b.n	8008ecc <__ieee754_sqrtf+0x20>
 8008f40:	005b      	lsls	r3, r3, #1
 8008f42:	3201      	adds	r2, #1
 8008f44:	0218      	lsls	r0, r3, #8
 8008f46:	d5fb      	bpl.n	8008f40 <__ieee754_sqrtf+0x94>
 8008f48:	3a01      	subs	r2, #1
 8008f4a:	1a89      	subs	r1, r1, r2
 8008f4c:	e7d0      	b.n	8008ef0 <__ieee754_sqrtf+0x44>

08008f4e <fabsf>:
 8008f4e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008f52:	4770      	bx	lr

08008f54 <nanf>:
 8008f54:	4800      	ldr	r0, [pc, #0]	; (8008f58 <nanf+0x4>)
 8008f56:	4770      	bx	lr
 8008f58:	7fc00000 	.word	0x7fc00000

08008f5c <abort>:
 8008f5c:	2006      	movs	r0, #6
 8008f5e:	b508      	push	{r3, lr}
 8008f60:	f000 f93e 	bl	80091e0 <raise>
 8008f64:	2001      	movs	r0, #1
 8008f66:	f7fa f89c 	bl	80030a2 <_exit>
	...

08008f6c <__errno>:
 8008f6c:	4b01      	ldr	r3, [pc, #4]	; (8008f74 <__errno+0x8>)
 8008f6e:	6818      	ldr	r0, [r3, #0]
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop
 8008f74:	2000000c 	.word	0x2000000c

08008f78 <__libc_init_array>:
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	2600      	movs	r6, #0
 8008f7c:	4d0c      	ldr	r5, [pc, #48]	; (8008fb0 <__libc_init_array+0x38>)
 8008f7e:	4c0d      	ldr	r4, [pc, #52]	; (8008fb4 <__libc_init_array+0x3c>)
 8008f80:	1b64      	subs	r4, r4, r5
 8008f82:	10a4      	asrs	r4, r4, #2
 8008f84:	42a6      	cmp	r6, r4
 8008f86:	d109      	bne.n	8008f9c <__libc_init_array+0x24>
 8008f88:	f000 f954 	bl	8009234 <_init>
 8008f8c:	2600      	movs	r6, #0
 8008f8e:	4d0a      	ldr	r5, [pc, #40]	; (8008fb8 <__libc_init_array+0x40>)
 8008f90:	4c0a      	ldr	r4, [pc, #40]	; (8008fbc <__libc_init_array+0x44>)
 8008f92:	1b64      	subs	r4, r4, r5
 8008f94:	10a4      	asrs	r4, r4, #2
 8008f96:	42a6      	cmp	r6, r4
 8008f98:	d105      	bne.n	8008fa6 <__libc_init_array+0x2e>
 8008f9a:	bd70      	pop	{r4, r5, r6, pc}
 8008f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fa0:	4798      	blx	r3
 8008fa2:	3601      	adds	r6, #1
 8008fa4:	e7ee      	b.n	8008f84 <__libc_init_array+0xc>
 8008fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008faa:	4798      	blx	r3
 8008fac:	3601      	adds	r6, #1
 8008fae:	e7f2      	b.n	8008f96 <__libc_init_array+0x1e>
 8008fb0:	0800930c 	.word	0x0800930c
 8008fb4:	0800930c 	.word	0x0800930c
 8008fb8:	0800930c 	.word	0x0800930c
 8008fbc:	08009314 	.word	0x08009314

08008fc0 <malloc>:
 8008fc0:	4b02      	ldr	r3, [pc, #8]	; (8008fcc <malloc+0xc>)
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	f000 b879 	b.w	80090bc <_malloc_r>
 8008fca:	bf00      	nop
 8008fcc:	2000000c 	.word	0x2000000c

08008fd0 <free>:
 8008fd0:	4b02      	ldr	r3, [pc, #8]	; (8008fdc <free+0xc>)
 8008fd2:	4601      	mov	r1, r0
 8008fd4:	6818      	ldr	r0, [r3, #0]
 8008fd6:	f000 b825 	b.w	8009024 <_free_r>
 8008fda:	bf00      	nop
 8008fdc:	2000000c 	.word	0x2000000c

08008fe0 <memmove>:
 8008fe0:	4288      	cmp	r0, r1
 8008fe2:	b510      	push	{r4, lr}
 8008fe4:	eb01 0402 	add.w	r4, r1, r2
 8008fe8:	d902      	bls.n	8008ff0 <memmove+0x10>
 8008fea:	4284      	cmp	r4, r0
 8008fec:	4623      	mov	r3, r4
 8008fee:	d807      	bhi.n	8009000 <memmove+0x20>
 8008ff0:	1e43      	subs	r3, r0, #1
 8008ff2:	42a1      	cmp	r1, r4
 8008ff4:	d008      	beq.n	8009008 <memmove+0x28>
 8008ff6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ffa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ffe:	e7f8      	b.n	8008ff2 <memmove+0x12>
 8009000:	4601      	mov	r1, r0
 8009002:	4402      	add	r2, r0
 8009004:	428a      	cmp	r2, r1
 8009006:	d100      	bne.n	800900a <memmove+0x2a>
 8009008:	bd10      	pop	{r4, pc}
 800900a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800900e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009012:	e7f7      	b.n	8009004 <memmove+0x24>

08009014 <memset>:
 8009014:	4603      	mov	r3, r0
 8009016:	4402      	add	r2, r0
 8009018:	4293      	cmp	r3, r2
 800901a:	d100      	bne.n	800901e <memset+0xa>
 800901c:	4770      	bx	lr
 800901e:	f803 1b01 	strb.w	r1, [r3], #1
 8009022:	e7f9      	b.n	8009018 <memset+0x4>

08009024 <_free_r>:
 8009024:	b538      	push	{r3, r4, r5, lr}
 8009026:	4605      	mov	r5, r0
 8009028:	2900      	cmp	r1, #0
 800902a:	d043      	beq.n	80090b4 <_free_r+0x90>
 800902c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009030:	1f0c      	subs	r4, r1, #4
 8009032:	2b00      	cmp	r3, #0
 8009034:	bfb8      	it	lt
 8009036:	18e4      	addlt	r4, r4, r3
 8009038:	f000 f8f0 	bl	800921c <__malloc_lock>
 800903c:	4a1e      	ldr	r2, [pc, #120]	; (80090b8 <_free_r+0x94>)
 800903e:	6813      	ldr	r3, [r2, #0]
 8009040:	4610      	mov	r0, r2
 8009042:	b933      	cbnz	r3, 8009052 <_free_r+0x2e>
 8009044:	6063      	str	r3, [r4, #4]
 8009046:	6014      	str	r4, [r2, #0]
 8009048:	4628      	mov	r0, r5
 800904a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800904e:	f000 b8eb 	b.w	8009228 <__malloc_unlock>
 8009052:	42a3      	cmp	r3, r4
 8009054:	d90a      	bls.n	800906c <_free_r+0x48>
 8009056:	6821      	ldr	r1, [r4, #0]
 8009058:	1862      	adds	r2, r4, r1
 800905a:	4293      	cmp	r3, r2
 800905c:	bf01      	itttt	eq
 800905e:	681a      	ldreq	r2, [r3, #0]
 8009060:	685b      	ldreq	r3, [r3, #4]
 8009062:	1852      	addeq	r2, r2, r1
 8009064:	6022      	streq	r2, [r4, #0]
 8009066:	6063      	str	r3, [r4, #4]
 8009068:	6004      	str	r4, [r0, #0]
 800906a:	e7ed      	b.n	8009048 <_free_r+0x24>
 800906c:	461a      	mov	r2, r3
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	b10b      	cbz	r3, 8009076 <_free_r+0x52>
 8009072:	42a3      	cmp	r3, r4
 8009074:	d9fa      	bls.n	800906c <_free_r+0x48>
 8009076:	6811      	ldr	r1, [r2, #0]
 8009078:	1850      	adds	r0, r2, r1
 800907a:	42a0      	cmp	r0, r4
 800907c:	d10b      	bne.n	8009096 <_free_r+0x72>
 800907e:	6820      	ldr	r0, [r4, #0]
 8009080:	4401      	add	r1, r0
 8009082:	1850      	adds	r0, r2, r1
 8009084:	4283      	cmp	r3, r0
 8009086:	6011      	str	r1, [r2, #0]
 8009088:	d1de      	bne.n	8009048 <_free_r+0x24>
 800908a:	6818      	ldr	r0, [r3, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	4401      	add	r1, r0
 8009090:	6011      	str	r1, [r2, #0]
 8009092:	6053      	str	r3, [r2, #4]
 8009094:	e7d8      	b.n	8009048 <_free_r+0x24>
 8009096:	d902      	bls.n	800909e <_free_r+0x7a>
 8009098:	230c      	movs	r3, #12
 800909a:	602b      	str	r3, [r5, #0]
 800909c:	e7d4      	b.n	8009048 <_free_r+0x24>
 800909e:	6820      	ldr	r0, [r4, #0]
 80090a0:	1821      	adds	r1, r4, r0
 80090a2:	428b      	cmp	r3, r1
 80090a4:	bf01      	itttt	eq
 80090a6:	6819      	ldreq	r1, [r3, #0]
 80090a8:	685b      	ldreq	r3, [r3, #4]
 80090aa:	1809      	addeq	r1, r1, r0
 80090ac:	6021      	streq	r1, [r4, #0]
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	6054      	str	r4, [r2, #4]
 80090b2:	e7c9      	b.n	8009048 <_free_r+0x24>
 80090b4:	bd38      	pop	{r3, r4, r5, pc}
 80090b6:	bf00      	nop
 80090b8:	20000550 	.word	0x20000550

080090bc <_malloc_r>:
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	1ccd      	adds	r5, r1, #3
 80090c0:	f025 0503 	bic.w	r5, r5, #3
 80090c4:	3508      	adds	r5, #8
 80090c6:	2d0c      	cmp	r5, #12
 80090c8:	bf38      	it	cc
 80090ca:	250c      	movcc	r5, #12
 80090cc:	2d00      	cmp	r5, #0
 80090ce:	4606      	mov	r6, r0
 80090d0:	db01      	blt.n	80090d6 <_malloc_r+0x1a>
 80090d2:	42a9      	cmp	r1, r5
 80090d4:	d903      	bls.n	80090de <_malloc_r+0x22>
 80090d6:	230c      	movs	r3, #12
 80090d8:	6033      	str	r3, [r6, #0]
 80090da:	2000      	movs	r0, #0
 80090dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090de:	f000 f89d 	bl	800921c <__malloc_lock>
 80090e2:	4921      	ldr	r1, [pc, #132]	; (8009168 <_malloc_r+0xac>)
 80090e4:	680a      	ldr	r2, [r1, #0]
 80090e6:	4614      	mov	r4, r2
 80090e8:	b99c      	cbnz	r4, 8009112 <_malloc_r+0x56>
 80090ea:	4f20      	ldr	r7, [pc, #128]	; (800916c <_malloc_r+0xb0>)
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	b923      	cbnz	r3, 80090fa <_malloc_r+0x3e>
 80090f0:	4621      	mov	r1, r4
 80090f2:	4630      	mov	r0, r6
 80090f4:	f000 f83c 	bl	8009170 <_sbrk_r>
 80090f8:	6038      	str	r0, [r7, #0]
 80090fa:	4629      	mov	r1, r5
 80090fc:	4630      	mov	r0, r6
 80090fe:	f000 f837 	bl	8009170 <_sbrk_r>
 8009102:	1c43      	adds	r3, r0, #1
 8009104:	d123      	bne.n	800914e <_malloc_r+0x92>
 8009106:	230c      	movs	r3, #12
 8009108:	4630      	mov	r0, r6
 800910a:	6033      	str	r3, [r6, #0]
 800910c:	f000 f88c 	bl	8009228 <__malloc_unlock>
 8009110:	e7e3      	b.n	80090da <_malloc_r+0x1e>
 8009112:	6823      	ldr	r3, [r4, #0]
 8009114:	1b5b      	subs	r3, r3, r5
 8009116:	d417      	bmi.n	8009148 <_malloc_r+0x8c>
 8009118:	2b0b      	cmp	r3, #11
 800911a:	d903      	bls.n	8009124 <_malloc_r+0x68>
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	441c      	add	r4, r3
 8009120:	6025      	str	r5, [r4, #0]
 8009122:	e004      	b.n	800912e <_malloc_r+0x72>
 8009124:	6863      	ldr	r3, [r4, #4]
 8009126:	42a2      	cmp	r2, r4
 8009128:	bf0c      	ite	eq
 800912a:	600b      	streq	r3, [r1, #0]
 800912c:	6053      	strne	r3, [r2, #4]
 800912e:	4630      	mov	r0, r6
 8009130:	f000 f87a 	bl	8009228 <__malloc_unlock>
 8009134:	f104 000b 	add.w	r0, r4, #11
 8009138:	1d23      	adds	r3, r4, #4
 800913a:	f020 0007 	bic.w	r0, r0, #7
 800913e:	1ac2      	subs	r2, r0, r3
 8009140:	d0cc      	beq.n	80090dc <_malloc_r+0x20>
 8009142:	1a1b      	subs	r3, r3, r0
 8009144:	50a3      	str	r3, [r4, r2]
 8009146:	e7c9      	b.n	80090dc <_malloc_r+0x20>
 8009148:	4622      	mov	r2, r4
 800914a:	6864      	ldr	r4, [r4, #4]
 800914c:	e7cc      	b.n	80090e8 <_malloc_r+0x2c>
 800914e:	1cc4      	adds	r4, r0, #3
 8009150:	f024 0403 	bic.w	r4, r4, #3
 8009154:	42a0      	cmp	r0, r4
 8009156:	d0e3      	beq.n	8009120 <_malloc_r+0x64>
 8009158:	1a21      	subs	r1, r4, r0
 800915a:	4630      	mov	r0, r6
 800915c:	f000 f808 	bl	8009170 <_sbrk_r>
 8009160:	3001      	adds	r0, #1
 8009162:	d1dd      	bne.n	8009120 <_malloc_r+0x64>
 8009164:	e7cf      	b.n	8009106 <_malloc_r+0x4a>
 8009166:	bf00      	nop
 8009168:	20000550 	.word	0x20000550
 800916c:	20000554 	.word	0x20000554

08009170 <_sbrk_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	2300      	movs	r3, #0
 8009174:	4d05      	ldr	r5, [pc, #20]	; (800918c <_sbrk_r+0x1c>)
 8009176:	4604      	mov	r4, r0
 8009178:	4608      	mov	r0, r1
 800917a:	602b      	str	r3, [r5, #0]
 800917c:	f7f9 ff9c 	bl	80030b8 <_sbrk>
 8009180:	1c43      	adds	r3, r0, #1
 8009182:	d102      	bne.n	800918a <_sbrk_r+0x1a>
 8009184:	682b      	ldr	r3, [r5, #0]
 8009186:	b103      	cbz	r3, 800918a <_sbrk_r+0x1a>
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	bd38      	pop	{r3, r4, r5, pc}
 800918c:	20000568 	.word	0x20000568

08009190 <_raise_r>:
 8009190:	291f      	cmp	r1, #31
 8009192:	b538      	push	{r3, r4, r5, lr}
 8009194:	4604      	mov	r4, r0
 8009196:	460d      	mov	r5, r1
 8009198:	d904      	bls.n	80091a4 <_raise_r+0x14>
 800919a:	2316      	movs	r3, #22
 800919c:	6003      	str	r3, [r0, #0]
 800919e:	f04f 30ff 	mov.w	r0, #4294967295
 80091a2:	bd38      	pop	{r3, r4, r5, pc}
 80091a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80091a6:	b112      	cbz	r2, 80091ae <_raise_r+0x1e>
 80091a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091ac:	b94b      	cbnz	r3, 80091c2 <_raise_r+0x32>
 80091ae:	4620      	mov	r0, r4
 80091b0:	f000 f830 	bl	8009214 <_getpid_r>
 80091b4:	462a      	mov	r2, r5
 80091b6:	4601      	mov	r1, r0
 80091b8:	4620      	mov	r0, r4
 80091ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091be:	f000 b817 	b.w	80091f0 <_kill_r>
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d00a      	beq.n	80091dc <_raise_r+0x4c>
 80091c6:	1c59      	adds	r1, r3, #1
 80091c8:	d103      	bne.n	80091d2 <_raise_r+0x42>
 80091ca:	2316      	movs	r3, #22
 80091cc:	6003      	str	r3, [r0, #0]
 80091ce:	2001      	movs	r0, #1
 80091d0:	e7e7      	b.n	80091a2 <_raise_r+0x12>
 80091d2:	2400      	movs	r4, #0
 80091d4:	4628      	mov	r0, r5
 80091d6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091da:	4798      	blx	r3
 80091dc:	2000      	movs	r0, #0
 80091de:	e7e0      	b.n	80091a2 <_raise_r+0x12>

080091e0 <raise>:
 80091e0:	4b02      	ldr	r3, [pc, #8]	; (80091ec <raise+0xc>)
 80091e2:	4601      	mov	r1, r0
 80091e4:	6818      	ldr	r0, [r3, #0]
 80091e6:	f7ff bfd3 	b.w	8009190 <_raise_r>
 80091ea:	bf00      	nop
 80091ec:	2000000c 	.word	0x2000000c

080091f0 <_kill_r>:
 80091f0:	b538      	push	{r3, r4, r5, lr}
 80091f2:	2300      	movs	r3, #0
 80091f4:	4d06      	ldr	r5, [pc, #24]	; (8009210 <_kill_r+0x20>)
 80091f6:	4604      	mov	r4, r0
 80091f8:	4608      	mov	r0, r1
 80091fa:	4611      	mov	r1, r2
 80091fc:	602b      	str	r3, [r5, #0]
 80091fe:	f7f9 ff40 	bl	8003082 <_kill>
 8009202:	1c43      	adds	r3, r0, #1
 8009204:	d102      	bne.n	800920c <_kill_r+0x1c>
 8009206:	682b      	ldr	r3, [r5, #0]
 8009208:	b103      	cbz	r3, 800920c <_kill_r+0x1c>
 800920a:	6023      	str	r3, [r4, #0]
 800920c:	bd38      	pop	{r3, r4, r5, pc}
 800920e:	bf00      	nop
 8009210:	20000568 	.word	0x20000568

08009214 <_getpid_r>:
 8009214:	f7f9 bf2e 	b.w	8003074 <_getpid>

08009218 <__retarget_lock_acquire_recursive>:
 8009218:	4770      	bx	lr

0800921a <__retarget_lock_release_recursive>:
 800921a:	4770      	bx	lr

0800921c <__malloc_lock>:
 800921c:	4801      	ldr	r0, [pc, #4]	; (8009224 <__malloc_lock+0x8>)
 800921e:	f7ff bffb 	b.w	8009218 <__retarget_lock_acquire_recursive>
 8009222:	bf00      	nop
 8009224:	20000560 	.word	0x20000560

08009228 <__malloc_unlock>:
 8009228:	4801      	ldr	r0, [pc, #4]	; (8009230 <__malloc_unlock+0x8>)
 800922a:	f7ff bff6 	b.w	800921a <__retarget_lock_release_recursive>
 800922e:	bf00      	nop
 8009230:	20000560 	.word	0x20000560

08009234 <_init>:
 8009234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009236:	bf00      	nop
 8009238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800923a:	bc08      	pop	{r3}
 800923c:	469e      	mov	lr, r3
 800923e:	4770      	bx	lr

08009240 <_fini>:
 8009240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009242:	bf00      	nop
 8009244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009246:	bc08      	pop	{r3}
 8009248:	469e      	mov	lr, r3
 800924a:	4770      	bx	lr
