{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525460189059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525460189064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 19:56:28 2018 " "Processing started: Fri May 04 19:56:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525460189064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525460189064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525460189064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525460189386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525460189386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525460199119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525460199119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_in-Calculations " "Found design unit 1: ADC_in-Calculations" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525460199683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525460199683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525460199683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1 " "Elaborating entity \"P1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525460199715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_in ADC_in:inst " "Elaborating entity \"ADC_in\" for hierarchy \"ADC_in:inst\"" {  } { { "P1.bdf" "inst" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 136 264 496 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525460199737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Buffer3 ADC_in.vhd(25) " "Verilog HDL or VHDL warning at ADC_in.vhd(25): object \"Buffer3\" assigned a value but never read" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525460199738 "|P1|ADC_in:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[14\] GND " "Pin \"Y\[14\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 160 544 720 176 "Y\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525460202064 "|P1|Y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[3\] GND " "Pin \"Z\[3\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 176 544 720 192 "Z\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525460202064 "|P1|Z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[2\] GND " "Pin \"Z\[2\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 176 544 720 192 "Z\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525460202064 "|P1|Z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[1\] GND " "Pin \"Z\[1\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 176 544 720 192 "Z\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525460202064 "|P1|Z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[0\] GND " "Pin \"Z\[0\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 176 544 720 192 "Z\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525460202064 "|P1|Z[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525460202064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525460202126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525460202675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525460202675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525460202757 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525460202757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525460202757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525460202757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525460202815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 19:56:42 2018 " "Processing ended: Fri May 04 19:56:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525460202815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525460202815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525460202815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525460202815 ""}
