ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
  20              		.section	.text.RCC_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	RCC_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	RCC_DeInit:
  28              	.LFB123:
   1:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.8.1
   6:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    27-January-2022
   7:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Internal/external clocks, PLL, CSS and MCO configuration
  10:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + System, AHB and APB busses clocks configuration
  11:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Peripheral clocks configuration
  12:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Interrupts and flags management
  13:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @verbatim
  15:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  16:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                       ##### RCC specific features #####
  17:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  18:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]  
  19:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       After reset the device is running from Internal High Speed oscillator 
  20:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  21:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  22:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       SRAM, Flash and JTAG.
  23:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  24:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  25:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  26:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  27:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           are assigned to be used for debug purpose.
  28:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]          
  29:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Once the device started from reset, the user application has to:
  30:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 2


  31:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           (if the application needs higher frequency/performance)
  32:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  33:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  34:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  35:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  36:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  37:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim    
  38:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  39:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  40:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  41:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  42:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * All rights reserved.
  43:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  45:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * in the root directory of this software component.
  46:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  48:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  49:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  50:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  51:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  52:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  53:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  54:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  55:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  56:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  57:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  59:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  60:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  61:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  62:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  63:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  64:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  65:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  66:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  67:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  68:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  69:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  70:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  71:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  72:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  73:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  74:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  75:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  76:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  77:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  78:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  79:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  80:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  81:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  82:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLSAION bit */
  83:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLSAION_BitNumber        0x1C
  84:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLSAION_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLSAION_BitNumber * 4))
  85:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 3


  88:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 101:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 102:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 103:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 104:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 105:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 106:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 107:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- DCKCFGR Register ---*/
 108:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of TIMPRE bit */
 109:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)
 110:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define TIMPRE_BitNumber          0x18
 111:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (DCKCFGR_OFFSET * 32) + (TIMPRE_BitNumber * 4))
 112:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 113:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
 114:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08)
 115:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  #if defined(STM32F410xx)
 116:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO1EN bit */
 117:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO1EN_BIT_NUMBER      0x8
 118:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO1EN_BIT_NUMBE
 119:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 120:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO2EN bit */
 121:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO2EN_BIT_NUMBER      0x9
 122:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO2EN_BIT_NUMBE
 123:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
 124:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 125:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 126:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 127:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 128:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 130:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 131:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 133:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 134:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 136:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 137:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 139:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 140:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 141:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 142:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 143:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 4


 145:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 146:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 147:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 148:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 149:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 150:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 151:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 152:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 153:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 154:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 155:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 156:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 157:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 158:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 159:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 160:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ##### Internal and  external clocks, PLL, CSS and MCO configuration functions #####
 161:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 162:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 163:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the internal/external clocks,
 164:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       PLLs, CSS and MCO pins.
 165:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 167:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the PLL as System clock source.
 168:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 170:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock source.
 171:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 173:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 174:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 176:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 177:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 178:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 179:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 180:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 181:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 183:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           high-quality audio performance on the I2S interface or SAI interface in case 
 184:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           of STM32F429x/439x devices.
 185:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 186:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLSAI clocked by (HSI or HSE), used to generate an accurate clock to SAI 
 187:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           interface and LCD TFT controller available only for STM32F42xxx/43xxx/446xx/469xx/479xx d
 188:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 189:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) CSS (Clock security system), once enable and if a HSE clock failure occurs 
 190:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          (HSE used directly or through PLL as System clock source), the System clock
 191:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          is automatically switched to HSI and an interrupt is generated if enabled. 
 192:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 193:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          exception vector.   
 194:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 195:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 196:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 197:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 198:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 199:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 200:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim
 201:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 5


 202:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 203:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 205:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 206:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 207:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 208:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 209:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 210:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 211:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 212:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 213:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks  
 214:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 215:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 216:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 217:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 218:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 219:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  29              		.loc 1 219 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 220:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 221:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  34              		.loc 1 221 3 view .LVU1
  35              		.loc 1 221 6 is_stmt 0 view .LVU2
  36 0000 0E4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38              		.loc 1 221 11 view .LVU3
  39 0004 42F00102 		orr	r2, r2, #1
  40 0008 1A60     		str	r2, [r3]
 222:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 224:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  41              		.loc 1 224 3 is_stmt 1 view .LVU4
  42              		.loc 1 224 13 is_stmt 0 view .LVU5
  43 000a 0021     		movs	r1, #0
  44 000c 9960     		str	r1, [r3, #8]
 225:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 226:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits
 227:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xEAF6FFFF;
  45              		.loc 1 227 3 is_stmt 1 view .LVU6
  46              		.loc 1 227 6 is_stmt 0 view .LVU7
  47 000e 1A68     		ldr	r2, [r3]
  48              		.loc 1 227 11 view .LVU8
  49 0010 22F0A852 		bic	r2, r2, #352321536
  50 0014 22F41022 		bic	r2, r2, #589824
  51 0018 1A60     		str	r2, [r3]
 228:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 229:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 230:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  52              		.loc 1 230 3 is_stmt 1 view .LVU9
  53              		.loc 1 230 16 is_stmt 0 view .LVU10
  54 001a 094A     		ldr	r2, .L2+4
  55 001c 5A60     		str	r2, [r3, #4]
 231:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 6


 232:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 233:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLI2SCFGR register */
 234:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = 0x20003000;
  56              		.loc 1 234 3 is_stmt 1 view .LVU11
  57              		.loc 1 234 19 is_stmt 0 view .LVU12
  58 001e 094A     		ldr	r2, .L2+8
  59 0020 C3F88420 		str	r2, [r3, #132]
 235:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
 236:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 237:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 238:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
 239:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = 0x24003000;
  60              		.loc 1 239 3 is_stmt 1 view .LVU13
  61              		.loc 1 239 19 is_stmt 0 view .LVU14
  62 0024 02F18062 		add	r2, r2, #67108864
  63 0028 C3F88820 		str	r2, [r3, #136]
 240:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 241:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 242:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 243:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  64              		.loc 1 243 3 is_stmt 1 view .LVU15
  65              		.loc 1 243 6 is_stmt 0 view .LVU16
  66 002c 1A68     		ldr	r2, [r3]
  67              		.loc 1 243 11 view .LVU17
  68 002e 22F48022 		bic	r2, r2, #262144
  69 0032 1A60     		str	r2, [r3]
 244:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 246:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  70              		.loc 1 246 3 is_stmt 1 view .LVU18
  71              		.loc 1 246 12 is_stmt 0 view .LVU19
  72 0034 D960     		str	r1, [r3, #12]
 247:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423
 249:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = 0x00000000;
  73              		.loc 1 249 3 is_stmt 1 view .LVU20
  74              		.loc 1 249 16 is_stmt 0 view .LVU21
  75 0036 C3F88C10 		str	r1, [r3, #140]
 250:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 251:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
 252:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F
 253:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 = 0x00000000;
 254:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */  
 255:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
  76              		.loc 1 255 1 view .LVU22
  77 003a 7047     		bx	lr
  78              	.L3:
  79              		.align	2
  80              	.L2:
  81 003c 00380240 		.word	1073887232
  82 0040 10300024 		.word	603992080
  83 0044 00300020 		.word	536883200
  84              		.cfi_endproc
  85              	.LFE123:
  87              		.section	.text.RCC_HSEConfig,"ax",%progbits
  88              		.align	1
  89              		.global	RCC_HSEConfig
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 7


  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	RCC_HSEConfig:
  95              	.LVL0:
  96              	.LFB124:
 256:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 257:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 258:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 259:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 260:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 261:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 262:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 263:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 264:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 265:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 266:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 267:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 268:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 269:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 270:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 271:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 272:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 273:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 274:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 275:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 276:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 277:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 278:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  97              		.loc 1 278 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 279:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 280:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 102              		.loc 1 280 3 view .LVU24
 281:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 282:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 283:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 103              		.loc 1 283 3 view .LVU25
 104              		.loc 1 283 38 is_stmt 0 view .LVU26
 105 0000 024B     		ldr	r3, .L5
 106 0002 0022     		movs	r2, #0
 107 0004 9A70     		strb	r2, [r3, #2]
 284:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 285:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 286:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 108              		.loc 1 286 3 is_stmt 1 view .LVU27
 109              		.loc 1 286 38 is_stmt 0 view .LVU28
 110 0006 9870     		strb	r0, [r3, #2]
 287:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 111              		.loc 1 287 1 view .LVU29
 112 0008 7047     		bx	lr
 113              	.L6:
 114 000a 00BF     		.align	2
 115              	.L5:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 8


 116 000c 00380240 		.word	1073887232
 117              		.cfi_endproc
 118              	.LFE124:
 120              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 121              		.align	1
 122              		.global	RCC_AdjustHSICalibrationValue
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	RCC_AdjustHSICalibrationValue:
 128              	.LVL1:
 129              	.LFB126:
 288:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 289:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 290:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 291:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 292:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 293:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 294:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 295:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 296:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 297:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 298:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 299:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 300:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 301:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 302:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 303:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 304:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 305:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 306:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 307:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 308:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 309:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 310:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 312:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 314:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 315:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 316:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 317:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 318:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 319:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 320:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 321:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 322:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 323:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 324:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 325:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 327:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 328:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 329:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 330:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 331:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 332:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 9


 333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 130              		.loc 1 333 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 135              		.loc 1 334 3 view .LVU31
 335:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 336:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 136              		.loc 1 336 3 view .LVU32
 337:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 338:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 137              		.loc 1 338 3 view .LVU33
 138              		.loc 1 338 10 is_stmt 0 view .LVU34
 139 0000 034A     		ldr	r2, .L8
 140 0002 1368     		ldr	r3, [r2]
 141              	.LVL2:
 339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 340:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 142              		.loc 1 341 3 is_stmt 1 view .LVU35
 143              		.loc 1 341 10 is_stmt 0 view .LVU36
 144 0004 23F0F803 		bic	r3, r3, #248
 145              	.LVL3:
 342:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 343:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 146              		.loc 1 344 3 is_stmt 1 view .LVU37
 147              		.loc 1 344 10 is_stmt 0 view .LVU38
 148 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 149              	.LVL4:
 345:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 346:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 150              		.loc 1 347 3 is_stmt 1 view .LVU39
 151              		.loc 1 347 11 is_stmt 0 view .LVU40
 152 000c 1360     		str	r3, [r2]
 348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 153              		.loc 1 348 1 view .LVU41
 154 000e 7047     		bx	lr
 155              	.L9:
 156              		.align	2
 157              	.L8:
 158 0010 00380240 		.word	1073887232
 159              		.cfi_endproc
 160              	.LFE126:
 162              		.section	.text.RCC_HSICmd,"ax",%progbits
 163              		.align	1
 164              		.global	RCC_HSICmd
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	RCC_HSICmd:
 170              	.LVL5:
 171              	.LFB127:
 349:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 10


 350:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 351:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 352:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 353:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 354:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 355:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 356:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 357:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 358:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 359:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 360:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 361:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 362:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 363:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 364:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 365:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 366:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 367:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 368:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 369:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 172              		.loc 1 369 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 370:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 371:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 177              		.loc 1 371 3 view .LVU43
 372:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 373:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 178              		.loc 1 373 3 view .LVU44
 179              		.loc 1 373 34 is_stmt 0 view .LVU45
 180 0000 014B     		ldr	r3, .L11
 181 0002 1860     		str	r0, [r3]
 374:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 182              		.loc 1 374 1 view .LVU46
 183 0004 7047     		bx	lr
 184              	.L12:
 185 0006 00BF     		.align	2
 186              	.L11:
 187 0008 00004742 		.word	1111949312
 188              		.cfi_endproc
 189              	.LFE127:
 191              		.section	.text.RCC_LSEConfig,"ax",%progbits
 192              		.align	1
 193              		.global	RCC_LSEConfig
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	RCC_LSEConfig:
 199              	.LVL6:
 200              	.LFB128:
 375:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 377:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 378:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 379:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 11


 380:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 381:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 382:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 383:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 384:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 385:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 386:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 387:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 388:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 389:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 390:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 391:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 394:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 201              		.loc 1 394 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 395:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 206              		.loc 1 396 3 view .LVU48
 397:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 399:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 400:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 207              		.loc 1 400 3 view .LVU49
 208              		.loc 1 400 34 is_stmt 0 view .LVU50
 209 0000 0A4B     		ldr	r3, .L17
 210 0002 0022     		movs	r2, #0
 211 0004 83F87020 		strb	r2, [r3, #112]
 401:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 402:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 403:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 212              		.loc 1 403 3 is_stmt 1 view .LVU51
 213              		.loc 1 403 34 is_stmt 0 view .LVU52
 214 0008 83F87020 		strb	r2, [r3, #112]
 404:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 405:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 406:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 215              		.loc 1 406 3 is_stmt 1 view .LVU53
 216 000c 0128     		cmp	r0, #1
 217 000e 02D0     		beq	.L14
 218 0010 0428     		cmp	r0, #4
 219 0012 05D0     		beq	.L15
 220 0014 7047     		bx	lr
 221              	.L14:
 407:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 408:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 409:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 410:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 222              		.loc 1 410 7 view .LVU54
 223              		.loc 1 410 38 is_stmt 0 view .LVU55
 224 0016 054B     		ldr	r3, .L17
 225 0018 0122     		movs	r2, #1
 226 001a 83F87020 		strb	r2, [r3, #112]
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 12


 411:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 227              		.loc 1 411 7 is_stmt 1 view .LVU56
 228 001e 7047     		bx	lr
 229              	.L15:
 412:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 413:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 414:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 230              		.loc 1 414 7 view .LVU57
 231              		.loc 1 414 38 is_stmt 0 view .LVU58
 232 0020 024B     		ldr	r3, .L17
 233 0022 0522     		movs	r2, #5
 234 0024 83F87020 		strb	r2, [r3, #112]
 415:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 235              		.loc 1 415 7 is_stmt 1 view .LVU59
 416:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 417:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 418:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 419:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 236              		.loc 1 419 1 is_stmt 0 view .LVU60
 237 0028 7047     		bx	lr
 238              	.L18:
 239 002a 00BF     		.align	2
 240              	.L17:
 241 002c 00380240 		.word	1073887232
 242              		.cfi_endproc
 243              	.LFE128:
 245              		.section	.text.RCC_LSICmd,"ax",%progbits
 246              		.align	1
 247              		.global	RCC_LSICmd
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	RCC_LSICmd:
 253              	.LVL7:
 254              	.LFB129:
 420:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 421:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 422:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 423:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 424:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 425:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 426:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 427:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 428:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 429:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 430:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 431:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 432:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 433:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 434:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 255              		.loc 1 434 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 435:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 436:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 13


 260              		.loc 1 436 3 view .LVU62
 437:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 438:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 261              		.loc 1 438 3 view .LVU63
 262              		.loc 1 438 35 is_stmt 0 view .LVU64
 263 0000 014B     		ldr	r3, .L20
 264 0002 C3F8800E 		str	r0, [r3, #3712]
 439:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 265              		.loc 1 439 1 view .LVU65
 266 0006 7047     		bx	lr
 267              	.L21:
 268              		.align	2
 269              	.L20:
 270 0008 00004742 		.word	1111949312
 271              		.cfi_endproc
 272              	.LFE129:
 274              		.section	.text.RCC_PLLConfig,"ax",%progbits
 275              		.align	1
 276              		.global	RCC_PLLConfig
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 281              	RCC_PLLConfig:
 282              	.LVL8:
 283              	.LFB130:
 440:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 441:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
 442:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 443:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 444:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 445:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 446:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 447:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 448:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 449:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 450:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 451:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 452:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 453:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 454:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 455:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 456:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 457:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 458:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 459:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 460:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 461:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 462:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 463:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 464:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 465:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 466:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 467:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 468:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 469:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 470:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 471:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLR: specifies the division factor for I2S, SAI, SYSTEM, SPDIF in STM32F446xx devices
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 14


 472:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 473:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 474:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 475:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 476:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 477:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 479:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 480:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 481:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 482:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 483:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 484:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 485:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 486:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 487:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 488:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 489:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLR_VALUE(PLLR));
 490:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 491:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 492:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24) | (PLLR << 28);
 493:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 494:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
 495:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 496:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 497:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 498:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 499:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 500:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 501:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 502:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 503:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 504:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 505:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 506:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 507:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 508:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 509:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 510:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 511:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 512:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 513:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 514:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 515:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 516:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 517:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 518:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 519:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 520:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 521:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 522:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 523:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 524:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 525:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 526:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 527:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 528:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 15


 529:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 530:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 531:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 532:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 533:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 284              		.loc 1 533 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 4, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		@ link register save eliminated.
 534:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 535:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 289              		.loc 1 535 3 view .LVU67
 536:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 290              		.loc 1 536 3 view .LVU68
 537:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 291              		.loc 1 537 3 view .LVU69
 538:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 292              		.loc 1 538 3 view .LVU70
 539:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 293              		.loc 1 539 3 view .LVU71
 540:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 541:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 294              		.loc 1 541 3 view .LVU72
 295              		.loc 1 541 23 is_stmt 0 view .LVU73
 296 0000 41EA8211 		orr	r1, r1, r2, lsl #6
 297              	.LVL9:
 298              		.loc 1 541 47 view .LVU74
 299 0004 5B08     		lsrs	r3, r3, #1
 300              	.LVL10:
 301              		.loc 1 541 53 view .LVU75
 302 0006 013B     		subs	r3, r3, #1
 303              		.loc 1 541 37 view .LVU76
 304 0008 41EA0341 		orr	r1, r1, r3, lsl #16
 305              		.loc 1 541 64 view .LVU77
 306 000c 0143     		orrs	r1, r1, r0
 307              		.loc 1 541 82 view .LVU78
 308 000e 009B     		ldr	r3, [sp]
 309 0010 41EA0361 		orr	r1, r1, r3, lsl #24
 310              		.loc 1 541 16 view .LVU79
 311 0014 014B     		ldr	r3, .L23
 312 0016 5960     		str	r1, [r3, #4]
 313              	.LVL11:
 542:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 543:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 314              		.loc 1 543 1 view .LVU80
 315 0018 7047     		bx	lr
 316              	.L24:
 317 001a 00BF     		.align	2
 318              	.L23:
 319 001c 00380240 		.word	1073887232
 320              		.cfi_endproc
 321              	.LFE130:
 323              		.section	.text.RCC_PLLCmd,"ax",%progbits
 324              		.align	1
 325              		.global	RCC_PLLCmd
 326              		.syntax unified
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 16


 327              		.thumb
 328              		.thumb_func
 330              	RCC_PLLCmd:
 331              	.LVL12:
 332              	.LFB131:
 544:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 545:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 546:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 547:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 548:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 549:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 550:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 551:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 552:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 553:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 554:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 555:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 556:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 557:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 333              		.loc 1 557 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 558:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 559:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 338              		.loc 1 559 3 view .LVU82
 560:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 339              		.loc 1 560 3 view .LVU83
 340              		.loc 1 560 34 is_stmt 0 view .LVU84
 341 0000 014B     		ldr	r3, .L26
 342 0002 1866     		str	r0, [r3, #96]
 561:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 343              		.loc 1 561 1 view .LVU85
 344 0004 7047     		bx	lr
 345              	.L27:
 346 0006 00BF     		.align	2
 347              	.L26:
 348 0008 00004742 		.word	1111949312
 349              		.cfi_endproc
 350              	.LFE131:
 352              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 353              		.align	1
 354              		.global	RCC_PLLI2SConfig
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	RCC_PLLI2SConfig:
 360              	.LVL13:
 361              	.LFB132:
 562:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F401xx)
 564:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 565:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 566:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 567:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F405xx/407xx, STM32F415xx/417xx 
 568:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         or STM32F401xx devices. 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 17


 569:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 570:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 571:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 572:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 573:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 574:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 575:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 576:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 577:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 578:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 579:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 580:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 581:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 582:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 583:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 584:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 585:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 586:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 587:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 588:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 589:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 590:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 591:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 592:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 593:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 594:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F401xx */
 595:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 596:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F411xE)
 597:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 598:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 599:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 600:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F411xE devices. 
 601:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 602:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 603:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 604:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 605:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 606:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 607:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 608:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 609:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 610:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 611:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 612:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 613:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 614:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 615:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 616:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 617:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 618:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 619:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 620:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 621:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 622:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 623:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 624:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM)
 625:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 18


 626:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 627:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 628:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 629:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 630:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 631:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28) | PLLI2SM;
 632:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 633:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F411xE */
 634:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 635:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)
 636:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 637:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 638:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 639:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 640:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 641:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 642:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 643:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 644:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 645:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 646:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 647:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 648:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 649:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 650:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 651:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 652:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 653:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 654:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 655:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 656:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 657:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 658:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 659:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 660:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)
 661:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 362              		.loc 1 661 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 662:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 663:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 367              		.loc 1 663 3 view .LVU87
 664:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 368              		.loc 1 664 3 view .LVU88
 665:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 369              		.loc 1 665 3 view .LVU89
 666:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 667:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SQ << 24) | (PLLI2SR << 28);
 370              		.loc 1 667 3 view .LVU90
 371              		.loc 1 667 47 is_stmt 0 view .LVU91
 372 0000 0906     		lsls	r1, r1, #24
 373              	.LVL14:
 374              		.loc 1 667 36 view .LVU92
 375 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 376              		.loc 1 667 54 view .LVU93
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 19


 377 0006 41EA0271 		orr	r1, r1, r2, lsl #28
 378              		.loc 1 667 19 view .LVU94
 379 000a 024B     		ldr	r3, .L29
 380 000c C3F88410 		str	r1, [r3, #132]
 668:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 381              		.loc 1 668 1 view .LVU95
 382 0010 7047     		bx	lr
 383              	.L30:
 384 0012 00BF     		.align	2
 385              	.L29:
 386 0014 00380240 		.word	1073887232
 387              		.cfi_endproc
 388              	.LFE132:
 390              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 391              		.align	1
 392              		.global	RCC_PLLI2SCmd
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	RCC_PLLI2SCmd:
 398              	.LVL15:
 399              	.LFB133:
 669:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
 670:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 671:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG ) || defined(STM32F413_423xx) || defined(STM32F446xx)
 672:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 673:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 674:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 675:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 676:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 677:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 678:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 679:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 680:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 681:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 682:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 683:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 684:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 685:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 686:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 687:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 688:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 689:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 690:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 691:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 692:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SP: specifies the division factor for PLL 48Mhz clock output
 693:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 694:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 695:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 696:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 697:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 698:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 699:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 700:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 701:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 702:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   the PLLI2SR parameter is only available with STM32F42xxx/43xxx devices.  
 703:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 20


 704:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 705:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 706:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SM, uint32_t PLLI2SN, uint32_t PLLI2SP, uint32_t PLLI2SQ, uint3
 707:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 708:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 709:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 710:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 711:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SP));
 712:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 713:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 714:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 715:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR =  PLLI2SM | (PLLI2SN << 6) | (((PLLI2SP >> 1) -1) << 16) | (PLLI2SQ << 24) | (PL
 716:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 717:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 718:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 719:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 720:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 721:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 722:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 723:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 724:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 725:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 726:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 400              		.loc 1 726 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 727:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 728:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405              		.loc 1 728 3 view .LVU97
 729:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 406              		.loc 1 729 3 view .LVU98
 407              		.loc 1 729 37 is_stmt 0 view .LVU99
 408 0000 014B     		ldr	r3, .L32
 409 0002 9866     		str	r0, [r3, #104]
 730:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 410              		.loc 1 730 1 view .LVU100
 411 0004 7047     		bx	lr
 412              	.L33:
 413 0006 00BF     		.align	2
 414              	.L32:
 415 0008 00004742 		.word	1111949312
 416              		.cfi_endproc
 417              	.LFE133:
 419              		.section	.text.RCC_PLLSAIConfig,"ax",%progbits
 420              		.align	1
 421              		.global	RCC_PLLSAIConfig
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	RCC_PLLSAIConfig:
 427              	.LVL16:
 428              	.LFB134:
 731:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 732:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
 733:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 21


 734:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 735:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 736:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F469_479xx devices 
 737:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 738:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 739:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 740:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 741:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 742:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 743:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 744:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 745:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 746:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 747:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 748:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}..
 749:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
 750:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 751:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 752:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 753:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 754:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 755:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 756:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 757:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 758:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 759:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 760:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 761:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 762:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 763:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 764:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 765:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16) | (PLLSAIQ << 24) | (PLLSAIR << 28
 767:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 768:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */
 769:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 770:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
 771:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 772:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 773:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 774:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 775:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 776:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 777:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 778:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 779:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 780:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIM: specifies the division factor for PLLSAI VCO input clock
 781:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 782:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIM parameter correctly to ensure that the VCO input
 783:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 784:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLSAI jitter.
 785:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 786:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 787:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 788:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 789:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 790:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 22


 791:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 792:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}.
 793:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 794:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 795:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 796:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 797:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 798:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 799:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIM, uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ)
 800:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 801:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 802:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIM));
 803:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 804:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 805:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 806:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = PLLSAIM | (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16)  | (PLLSAIQ << 24);
 808:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 809:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
 810:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 811:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 812:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 813:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 814:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 815:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 816:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 817:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 818:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 819:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 820:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 821:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 822:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 823:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 824:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 825:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
 826:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 827:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 828:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 829:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 830:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 831:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 832:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 833:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 834:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 835:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 429              		.loc 1 835 1 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 433              		@ link register save eliminated.
 836:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 837:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 434              		.loc 1 837 3 view .LVU102
 838:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 435              		.loc 1 838 3 view .LVU103
 839:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 436              		.loc 1 839 3 view .LVU104
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 23


 840:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 841:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 437              		.loc 1 841 3 view .LVU105
 438              		.loc 1 841 47 is_stmt 0 view .LVU106
 439 0000 0906     		lsls	r1, r1, #24
 440              	.LVL17:
 441              		.loc 1 841 36 view .LVU107
 442 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 443              		.loc 1 841 54 view .LVU108
 444 0006 41EA0271 		orr	r1, r1, r2, lsl #28
 445              		.loc 1 841 19 view .LVU109
 446 000a 024B     		ldr	r3, .L35
 447 000c C3F88810 		str	r1, [r3, #136]
 842:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 448              		.loc 1 842 1 view .LVU110
 449 0010 7047     		bx	lr
 450              	.L36:
 451 0012 00BF     		.align	2
 452              	.L35:
 453 0014 00380240 		.word	1073887232
 454              		.cfi_endproc
 455              	.LFE134:
 457              		.section	.text.RCC_PLLSAICmd,"ax",%progbits
 458              		.align	1
 459              		.global	RCC_PLLSAICmd
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	RCC_PLLSAICmd:
 465              	.LVL18:
 466              	.LFB135:
 843:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 844:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 845:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 846:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLSAI. 
 847:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 848:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices 
 849:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
 850:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
 851:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
 852:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 853:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 854:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAICmd(FunctionalState NewState)
 855:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 467              		.loc 1 855 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 856:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 857:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 472              		.loc 1 857 3 view .LVU112
 858:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 473              		.loc 1 858 3 view .LVU113
 474              		.loc 1 858 37 is_stmt 0 view .LVU114
 475 0000 014B     		ldr	r3, .L38
 476 0002 1867     		str	r0, [r3, #112]
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 24


 859:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 477              		.loc 1 859 1 view .LVU115
 478 0004 7047     		bx	lr
 479              	.L39:
 480 0006 00BF     		.align	2
 481              	.L38:
 482 0008 00004742 		.word	1111949312
 483              		.cfi_endproc
 484              	.LFE135:
 486              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 487              		.align	1
 488              		.global	RCC_ClockSecuritySystemCmd
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 493              	RCC_ClockSecuritySystemCmd:
 494              	.LVL19:
 495              	.LFB136:
 860:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 861:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 862:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 863:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 864:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 865:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 866:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 867:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 868:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 869:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 870:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 871:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 872:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 873:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 496              		.loc 1 873 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 874:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 875:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 501              		.loc 1 875 3 view .LVU117
 876:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 502              		.loc 1 876 3 view .LVU118
 503              		.loc 1 876 34 is_stmt 0 view .LVU119
 504 0000 014B     		ldr	r3, .L41
 505 0002 D864     		str	r0, [r3, #76]
 877:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 506              		.loc 1 877 1 view .LVU120
 507 0004 7047     		bx	lr
 508              	.L42:
 509 0006 00BF     		.align	2
 510              	.L41:
 511 0008 00004742 		.word	1111949312
 512              		.cfi_endproc
 513              	.LFE136:
 515              		.section	.text.RCC_MCO1Config,"ax",%progbits
 516              		.align	1
 517              		.global	RCC_MCO1Config
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 25


 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	RCC_MCO1Config:
 523              	.LVL20:
 524              	.LFB137:
 878:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 879:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 880:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 881:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 882:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 883:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 884:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 885:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 886:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 887:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 888:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 889:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 890:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 891:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 892:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 893:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 894:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 895:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 896:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 897:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 898:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 525              		.loc 1 898 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		@ link register save eliminated.
 899:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 530              		.loc 1 899 3 view .LVU122
 900:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 901:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 902:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 531              		.loc 1 902 3 view .LVU123
 903:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 532              		.loc 1 903 3 view .LVU124
 904:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 533              		.loc 1 905 3 view .LVU125
 534              		.loc 1 905 10 is_stmt 0 view .LVU126
 535 0000 034A     		ldr	r2, .L44
 536 0002 9368     		ldr	r3, [r2, #8]
 537              	.LVL21:
 906:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 907:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 908:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 538              		.loc 1 908 3 is_stmt 1 view .LVU127
 539              		.loc 1 908 10 is_stmt 0 view .LVU128
 540 0004 23F0EC63 		bic	r3, r3, #123731968
 541              	.LVL22:
 909:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 910:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 911:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 26


 542              		.loc 1 911 3 is_stmt 1 view .LVU129
 543              		.loc 1 911 28 is_stmt 0 view .LVU130
 544 0008 0843     		orrs	r0, r0, r1
 545              	.LVL23:
 546              		.loc 1 911 10 view .LVU131
 547 000a 1843     		orrs	r0, r0, r3
 548              	.LVL24:
 912:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 913:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 914:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 549              		.loc 1 914 3 is_stmt 1 view .LVU132
 550              		.loc 1 914 13 is_stmt 0 view .LVU133
 551 000c 9060     		str	r0, [r2, #8]
 915:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 916:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 917:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO1Cmd(ENABLE);
 918:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 919:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 552              		.loc 1 919 1 view .LVU134
 553 000e 7047     		bx	lr
 554              	.L45:
 555              		.align	2
 556              	.L44:
 557 0010 00380240 		.word	1073887232
 558              		.cfi_endproc
 559              	.LFE137:
 561              		.section	.text.RCC_MCO2Config,"ax",%progbits
 562              		.align	1
 563              		.global	RCC_MCO2Config
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	RCC_MCO2Config:
 569              	.LVL25:
 570              	.LFB138:
 920:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 921:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 922:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 923:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 924:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 925:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 926:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 927:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 928:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 929:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 930:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 931:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 932:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 933:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 934:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 935:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 936:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 937:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 938:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
 939:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 940:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 941:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 27


 942:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 943:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 571              		.loc 1 943 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 944:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 576              		.loc 1 944 3 view .LVU136
 945:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 946:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 947:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 577              		.loc 1 947 3 view .LVU137
 948:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 578              		.loc 1 948 3 view .LVU138
 949:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 950:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 579              		.loc 1 950 3 view .LVU139
 580              		.loc 1 950 10 is_stmt 0 view .LVU140
 581 0000 034A     		ldr	r2, .L47
 582 0002 9368     		ldr	r3, [r2, #8]
 583              	.LVL26:
 951:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 952:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 953:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 584              		.loc 1 953 3 is_stmt 1 view .LVU141
 585              		.loc 1 953 10 is_stmt 0 view .LVU142
 586 0004 23F07843 		bic	r3, r3, #-134217728
 587              	.LVL27:
 954:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 955:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 956:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 588              		.loc 1 956 3 is_stmt 1 view .LVU143
 589              		.loc 1 956 28 is_stmt 0 view .LVU144
 590 0008 0843     		orrs	r0, r0, r1
 591              	.LVL28:
 592              		.loc 1 956 10 view .LVU145
 593 000a 1843     		orrs	r0, r0, r3
 594              	.LVL29:
 957:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 958:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 959:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 595              		.loc 1 959 3 is_stmt 1 view .LVU146
 596              		.loc 1 959 13 is_stmt 0 view .LVU147
 597 000c 9060     		str	r0, [r2, #8]
 960:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 961:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 962:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO2Cmd(ENABLE);
 963:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 964:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 598              		.loc 1 964 1 view .LVU148
 599 000e 7047     		bx	lr
 600              	.L48:
 601              		.align	2
 602              	.L47:
 603 0010 00380240 		.word	1073887232
 604              		.cfi_endproc
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 28


 605              	.LFE138:
 607              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 608              		.align	1
 609              		.global	RCC_SYSCLKConfig
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 614              	RCC_SYSCLKConfig:
 615              	.LVL30:
 616              	.LFB139:
 965:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 966:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 967:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 968:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 969:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 970:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 971:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 972:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 973:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 974:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 975:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       ##### System, AHB and APB busses clocks configuration functions #####
 976:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 977:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 978:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the System, AHB, APB1 and 
 979:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       APB2 busses clocks.
 980:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 981:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 982:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           HSE and PLL.
 983:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable 
 984:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped 
 985:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived 
 986:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from AHB clock through configurable prescalers and used to clock 
 987:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the peripherals mapped on these busses. You can use 
 988:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 989:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 991:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 992:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              from an external clock mapped on the I2S_CKIN pin. 
 993:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              You have to use RCC_I2SCLKConfig() function to configure this clock. 
 994:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 995:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 996:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              functions to configure this clock. 
 997:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 998:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to work correctly, while the SDIO require a frequency equal or lower than
 999:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to 48. This clock is derived of the main PLL through PLLQ divider.
1000:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) IWDG clock which is always the LSI clock.
1001:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
1002:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F405xx/407xx and STM32F415xx/417xx devices, the maximum frequency 
1003:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz. Depending 
1004:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          on the device voltage range, the maximum frequency should be adapted accordingly:
1005:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1006:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1007:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1008:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1009:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1010:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1011:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 29


1012:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1013:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1014:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1015:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1016:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1017:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1018:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1019:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1020:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1021:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|150< HCLK <= 168|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
1022:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1023:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1024:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1025:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |154 < HCLK <= 168|140 < HCLK <= 160|
1026:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +---------------|----------------|----------------|-----------------|-----------------+
1027:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F42xxx/43xxx/469xx/479xx devices, the maximum frequency of the SYSCLK and HCLK i
1028:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 90 MHz and PCLK1 45 MHz. Depending on the device voltage range, the maximum 
1029:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1030:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1031:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1032:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1033:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1034:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1035:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1036:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1037:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1038:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1039:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1040:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1041:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1042:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1043:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1044:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1045:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1046:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 180|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
1047:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1048:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1049:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1050:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |168< HCLK <= 180|154 < HCLK <= 176|140 < HCLK <= 160|
1051:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1052:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |8WS(9CPU cycle)|      NA        |      NA        |176 < HCLK <= 180|160 < HCLK <= 168|
1053:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1054:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    
1055:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F401xx devices, the maximum frequency of the SYSCLK and HCLK is 84 MHz, 
1056:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 84 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum 
1057:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1058:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1059:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1060:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1061:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1062:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1063:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1064:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1065:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1066:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1067:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1068:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 84 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 30


1069:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1070:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|      NA        |72 < HCLK <= 84 |66 < HCLK <= 84  |60 < HCLK <= 80  |
1071:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1072:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 < HCLK <= 84  |
1073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1074:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1075:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F410xx/STM32F411xE devices, the maximum frequency of the SYSCLK and HCLK is 100 
1076:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 100 MHz and PCLK1 50 MHz. Depending on the device voltage range, the maximum 
1077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1078:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1079:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1080:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1081:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1082:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1083:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1084:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
1085:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1086:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 64 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
1087:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1088:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|64 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
1089:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1090:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 100|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
1091:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1092:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 100|72 < HCLK <= 90  |64 < HCLK <= 80  |
1093:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1094:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|      NA        |       NA       |90 < HCLK <= 100 |80 < HCLK <= 96  |
1095:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1096:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 < HCLK <= 100 |
1097:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1098:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1099:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
1100:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '0', the maximum value of fHCLK = 144MHz. 
1101:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '1', the maximum value of fHCLK = 168MHz. 
1102:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..] 
1103:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F42xxx/43xxx/469xx/479xx devices:
1104:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 120MHz.
1105:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 144MHz.
1106:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11', the maximum value of f  is 168MHz 
1107:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..]  
1108:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F401x devices:
1109:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 64MHz.
1110:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 84MHz.
1111:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F410xx/STM32F411xE devices:
1112:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01' the maximum value of fHCLK is 64MHz.
1113:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10' the maximum value of fHCLK is 84MHz.
1114:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11' the maximum value of fHCLK is 100MHz.
1115:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1116:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        You can use PWR_MainRegulatorModeConfig() function to control VOS bits.
1117:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1118:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1119:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1120:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1121:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1122:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1123:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
1124:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
1125:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 31


1126:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
1127:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
1128:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1129:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
1130:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1131:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
1132:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
1133:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
1134:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
1135:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1136:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI: HSI selected as system clock source
1137:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE: HSE selected as system clock source
1138:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_
1139:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F
1140:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1141:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1142:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
1143:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 617              		.loc 1 1143 1 is_stmt 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              		@ link register save eliminated.
1144:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 622              		.loc 1 1144 3 view .LVU150
1145:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1146:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 623              		.loc 1 1147 3 view .LVU151
1148:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1149:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 624              		.loc 1 1149 3 view .LVU152
 625              		.loc 1 1149 10 is_stmt 0 view .LVU153
 626 0000 034A     		ldr	r2, .L50
 627 0002 9368     		ldr	r3, [r2, #8]
 628              	.LVL31:
1150:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1151:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
1152:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 629              		.loc 1 1152 3 is_stmt 1 view .LVU154
 630              		.loc 1 1152 10 is_stmt 0 view .LVU155
 631 0004 23F00303 		bic	r3, r3, #3
 632              	.LVL32:
1153:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1154:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
1155:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 633              		.loc 1 1155 3 is_stmt 1 view .LVU156
 634              		.loc 1 1155 10 is_stmt 0 view .LVU157
 635 0008 0343     		orrs	r3, r3, r0
 636              	.LVL33:
1156:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1157:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1158:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 637              		.loc 1 1158 3 is_stmt 1 view .LVU158
 638              		.loc 1 1158 13 is_stmt 0 view .LVU159
 639 000a 9360     		str	r3, [r2, #8]
1159:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 32


 640              		.loc 1 1159 1 view .LVU160
 641 000c 7047     		bx	lr
 642              	.L51:
 643 000e 00BF     		.align	2
 644              	.L50:
 645 0010 00380240 		.word	1073887232
 646              		.cfi_endproc
 647              	.LFE139:
 649              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 650              		.align	1
 651              		.global	RCC_GetSYSCLKSource
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	RCC_GetSYSCLKSource:
 657              	.LFB140:
1160:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1161:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1162:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
1163:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1164:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
1165:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
1166:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
1167:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
1168:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
1169:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM3
1170:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1171:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
1172:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 658              		.loc 1 1172 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662              		@ link register save eliminated.
1173:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 663              		.loc 1 1173 3 view .LVU162
 664              		.loc 1 1173 24 is_stmt 0 view .LVU163
 665 0000 024B     		ldr	r3, .L53
 666 0002 9868     		ldr	r0, [r3, #8]
1174:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 667              		.loc 1 1174 1 view .LVU164
 668 0004 00F00C00 		and	r0, r0, #12
 669 0008 7047     		bx	lr
 670              	.L54:
 671 000a 00BF     		.align	2
 672              	.L53:
 673 000c 00380240 		.word	1073887232
 674              		.cfi_endproc
 675              	.LFE140:
 677              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 678              		.align	1
 679              		.global	RCC_HCLKConfig
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	RCC_HCLKConfig:
 685              	.LVL34:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 33


 686              	.LFB141:
1175:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1176:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1177:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
1178:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1179:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
1180:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
1181:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
1182:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
1183:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
1184:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1185:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
1186:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
1187:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
1188:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
1189:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
1190:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
1191:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
1192:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
1193:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
1194:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1195:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1196:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
1197:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 687              		.loc 1 1197 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
1198:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 692              		.loc 1 1198 3 view .LVU166
1199:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1200:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1201:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 693              		.loc 1 1201 3 view .LVU167
1202:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1203:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 694              		.loc 1 1203 3 view .LVU168
 695              		.loc 1 1203 10 is_stmt 0 view .LVU169
 696 0000 034A     		ldr	r2, .L56
 697 0002 9368     		ldr	r3, [r2, #8]
 698              	.LVL35:
1204:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1205:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
1206:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 699              		.loc 1 1206 3 is_stmt 1 view .LVU170
 700              		.loc 1 1206 10 is_stmt 0 view .LVU171
 701 0004 23F0F003 		bic	r3, r3, #240
 702              	.LVL36:
1207:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1208:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
1209:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 703              		.loc 1 1209 3 is_stmt 1 view .LVU172
 704              		.loc 1 1209 10 is_stmt 0 view .LVU173
 705 0008 0343     		orrs	r3, r3, r0
 706              	.LVL37:
1210:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 34


1211:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1212:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 707              		.loc 1 1212 3 is_stmt 1 view .LVU174
 708              		.loc 1 1212 13 is_stmt 0 view .LVU175
 709 000a 9360     		str	r3, [r2, #8]
1213:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 710              		.loc 1 1213 1 view .LVU176
 711 000c 7047     		bx	lr
 712              	.L57:
 713 000e 00BF     		.align	2
 714              	.L56:
 715 0010 00380240 		.word	1073887232
 716              		.cfi_endproc
 717              	.LFE141:
 719              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 720              		.align	1
 721              		.global	RCC_PCLK1Config
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	RCC_PCLK1Config:
 727              	.LVL38:
 728              	.LFB142:
1214:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1215:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1216:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
1217:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
1218:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1219:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1220:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
1221:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
1222:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
1223:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
1224:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
1225:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1226:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1227:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
1228:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 729              		.loc 1 1228 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
1229:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 734              		.loc 1 1229 3 view .LVU178
1230:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1231:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1232:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 735              		.loc 1 1232 3 view .LVU179
1233:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1234:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 736              		.loc 1 1234 3 view .LVU180
 737              		.loc 1 1234 10 is_stmt 0 view .LVU181
 738 0000 034A     		ldr	r2, .L59
 739 0002 9368     		ldr	r3, [r2, #8]
 740              	.LVL39:
1235:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 35


1236:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
1237:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 741              		.loc 1 1237 3 is_stmt 1 view .LVU182
 742              		.loc 1 1237 10 is_stmt 0 view .LVU183
 743 0004 23F4E053 		bic	r3, r3, #7168
 744              	.LVL40:
1238:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1239:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
1240:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 745              		.loc 1 1240 3 is_stmt 1 view .LVU184
 746              		.loc 1 1240 10 is_stmt 0 view .LVU185
 747 0008 0343     		orrs	r3, r3, r0
 748              	.LVL41:
1241:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1242:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1243:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 749              		.loc 1 1243 3 is_stmt 1 view .LVU186
 750              		.loc 1 1243 13 is_stmt 0 view .LVU187
 751 000a 9360     		str	r3, [r2, #8]
1244:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 752              		.loc 1 1244 1 view .LVU188
 753 000c 7047     		bx	lr
 754              	.L60:
 755 000e 00BF     		.align	2
 756              	.L59:
 757 0010 00380240 		.word	1073887232
 758              		.cfi_endproc
 759              	.LFE142:
 761              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 762              		.align	1
 763              		.global	RCC_PCLK2Config
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 768              	RCC_PCLK2Config:
 769              	.LVL42:
 770              	.LFB143:
1245:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1247:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
1248:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
1249:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1250:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1251:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
1252:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
1253:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
1254:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
1255:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
1256:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1257:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1258:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
1259:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 771              		.loc 1 1259 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		@ link register save eliminated.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 36


1260:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 776              		.loc 1 1260 3 view .LVU190
1261:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1262:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1263:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 777              		.loc 1 1263 3 view .LVU191
1264:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1265:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 778              		.loc 1 1265 3 view .LVU192
 779              		.loc 1 1265 10 is_stmt 0 view .LVU193
 780 0000 034A     		ldr	r2, .L62
 781 0002 9368     		ldr	r3, [r2, #8]
 782              	.LVL43:
1266:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1267:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
1268:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 783              		.loc 1 1268 3 is_stmt 1 view .LVU194
 784              		.loc 1 1268 10 is_stmt 0 view .LVU195
 785 0004 23F46043 		bic	r3, r3, #57344
 786              	.LVL44:
1269:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1270:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
1271:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 787              		.loc 1 1271 3 is_stmt 1 view .LVU196
 788              		.loc 1 1271 10 is_stmt 0 view .LVU197
 789 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 790              	.LVL45:
1272:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1273:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1274:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 791              		.loc 1 1274 3 is_stmt 1 view .LVU198
 792              		.loc 1 1274 13 is_stmt 0 view .LVU199
 793 000c 9360     		str	r3, [r2, #8]
1275:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 794              		.loc 1 1275 1 view .LVU200
 795 000e 7047     		bx	lr
 796              	.L63:
 797              		.align	2
 798              	.L62:
 799 0010 00380240 		.word	1073887232
 800              		.cfi_endproc
 801              	.LFE143:
 803              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 804              		.align	1
 805              		.global	RCC_GetClocksFreq
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 810              	RCC_GetClocksFreq:
 811              	.LVL46:
 812              	.LFB144:
1276:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1277:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1278:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
1279:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.
1280:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1281:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 37


1282:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
1283:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
1284:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1285:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1286:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
1287:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
1288:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
1289:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1290:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
1291:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
1292:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1293:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1294:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
1295:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
1296:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1297:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
1298:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1299:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
1300:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
1301:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
1302:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
1303:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1304:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
1305:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
1306:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
1307:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1308:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1309:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1310:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
1311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 813              		.loc 1 1311 1 is_stmt 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817              		@ link register save eliminated.
 818              		.loc 1 1311 1 is_stmt 0 view .LVU202
 819 0000 10B4     		push	{r4}
 820              	.LCFI0:
 821              		.cfi_def_cfa_offset 4
 822              		.cfi_offset 4, -4
1312:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 823              		.loc 1 1312 3 is_stmt 1 view .LVU203
 824              	.LVL47:
1313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
1314:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t pllr = 2;
1315:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1316:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1317:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1318:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 825              		.loc 1 1318 3 view .LVU204
 826              		.loc 1 1318 12 is_stmt 0 view .LVU205
 827 0002 294B     		ldr	r3, .L72
 828 0004 9B68     		ldr	r3, [r3, #8]
 829              		.loc 1 1318 7 view .LVU206
 830 0006 03F00C03 		and	r3, r3, #12
 831              	.LVL48:
1319:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 38


1320:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 832              		.loc 1 1320 3 is_stmt 1 view .LVU207
 833 000a 042B     		cmp	r3, #4
 834 000c 21D0     		beq	.L65
 835 000e 082B     		cmp	r3, #8
 836 0010 22D0     		beq	.L66
 837 0012 002B     		cmp	r3, #0
 838 0014 45D1     		bne	.L67
1321:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1322:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x00:  /* HSI used as system clock source */
1323:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 839              		.loc 1 1323 5 view .LVU208
 840              		.loc 1 1323 34 is_stmt 0 view .LVU209
 841 0016 254B     		ldr	r3, .L72+4
 842              	.LVL49:
 843              		.loc 1 1323 34 view .LVU210
 844 0018 0360     		str	r3, [r0]
1324:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 845              		.loc 1 1324 5 is_stmt 1 view .LVU211
 846              	.LVL50:
 847              	.L68:
1325:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x04:  /* HSE used as system clock  source */
1326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
1327:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1328:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
1329:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1330:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1331:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLP
1332:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1335:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1336:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1337:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1338:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1340:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1341:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1342:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1343:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1345:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1346:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
1348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
1349:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1350:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1351:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
1352:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x0C:  /* PLL R used as system clock  source */
1353:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1354:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1355:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1356:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1357:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1358:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1359:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1360:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 39


1361:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1362:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1363:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1364:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1365:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1366:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1367:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1368:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1369:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1370:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
1371:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
1372:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1373:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1374:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1375:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   default:
1376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
1377:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1378:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1379:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
1380:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1381:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
1382:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 848              		.loc 1 1382 3 view .LVU212
 849              		.loc 1 1382 12 is_stmt 0 view .LVU213
 850 001a 234C     		ldr	r4, .L72
 851 001c A368     		ldr	r3, [r4, #8]
 852              	.LVL51:
1383:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 853              		.loc 1 1383 3 is_stmt 1 view .LVU214
 854              		.loc 1 1383 7 is_stmt 0 view .LVU215
 855 001e C3F30313 		ubfx	r3, r3, #4, #4
 856              	.LVL52:
1384:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 857              		.loc 1 1384 3 is_stmt 1 view .LVU216
 858              		.loc 1 1384 27 is_stmt 0 view .LVU217
 859 0022 2349     		ldr	r1, .L72+8
 860 0024 CA5C     		ldrb	r2, [r1, r3]	@ zero_extendqisi2
 861 0026 D2B2     		uxtb	r2, r2
 862              	.LVL53:
1385:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
1386:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 863              		.loc 1 1386 3 is_stmt 1 view .LVU218
 864              		.loc 1 1386 42 is_stmt 0 view .LVU219
 865 0028 0368     		ldr	r3, [r0]
 866              	.LVL54:
 867              		.loc 1 1386 61 view .LVU220
 868 002a D340     		lsrs	r3, r3, r2
 869              		.loc 1 1386 30 view .LVU221
 870 002c 4360     		str	r3, [r0, #4]
1387:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
1389:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 871              		.loc 1 1389 3 is_stmt 1 view .LVU222
 872              		.loc 1 1389 12 is_stmt 0 view .LVU223
 873 002e A268     		ldr	r2, [r4, #8]
 874              	.LVL55:
1390:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 40


 875              		.loc 1 1390 3 is_stmt 1 view .LVU224
 876              		.loc 1 1390 7 is_stmt 0 view .LVU225
 877 0030 C2F38222 		ubfx	r2, r2, #10, #3
 878              	.LVL56:
1391:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 879              		.loc 1 1391 3 is_stmt 1 view .LVU226
 880              		.loc 1 1391 27 is_stmt 0 view .LVU227
 881 0034 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 882              	.LVL57:
 883              		.loc 1 1391 27 view .LVU228
 884 0036 D2B2     		uxtb	r2, r2
 885              	.LVL58:
1392:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
1393:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 886              		.loc 1 1393 3 is_stmt 1 view .LVU229
 887              		.loc 1 1393 60 is_stmt 0 view .LVU230
 888 0038 23FA02F2 		lsr	r2, r3, r2
 889              	.LVL59:
 890              		.loc 1 1393 31 view .LVU231
 891 003c 8260     		str	r2, [r0, #8]
1394:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1395:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
1396:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 892              		.loc 1 1396 3 is_stmt 1 view .LVU232
 893              		.loc 1 1396 12 is_stmt 0 view .LVU233
 894 003e A268     		ldr	r2, [r4, #8]
 895              	.LVL60:
1397:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 896              		.loc 1 1397 3 is_stmt 1 view .LVU234
 897              		.loc 1 1397 7 is_stmt 0 view .LVU235
 898 0040 C2F34232 		ubfx	r2, r2, #13, #3
 899              	.LVL61:
1398:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 900              		.loc 1 1398 3 is_stmt 1 view .LVU236
 901              		.loc 1 1398 27 is_stmt 0 view .LVU237
 902 0044 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 903              	.LVL62:
 904              		.loc 1 1398 27 view .LVU238
 905 0046 D2B2     		uxtb	r2, r2
 906              	.LVL63:
1399:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
1400:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 907              		.loc 1 1400 3 is_stmt 1 view .LVU239
 908              		.loc 1 1400 60 is_stmt 0 view .LVU240
 909 0048 D340     		lsrs	r3, r3, r2
 910              		.loc 1 1400 31 view .LVU241
 911 004a C360     		str	r3, [r0, #12]
1401:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 912              		.loc 1 1401 1 view .LVU242
 913 004c 5DF8044B 		ldr	r4, [sp], #4
 914              	.LCFI1:
 915              		.cfi_remember_state
 916              		.cfi_restore 4
 917              		.cfi_def_cfa_offset 0
 918 0050 7047     		bx	lr
 919              	.LVL64:
 920              	.L65:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 41


 921              	.LCFI2:
 922              		.cfi_restore_state
1326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 923              		.loc 1 1326 5 is_stmt 1 view .LVU243
1326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 924              		.loc 1 1326 34 is_stmt 0 view .LVU244
 925 0052 184B     		ldr	r3, .L72+12
 926              	.LVL65:
1326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 927              		.loc 1 1326 34 view .LVU245
 928 0054 0360     		str	r3, [r0]
1327:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
 929              		.loc 1 1327 5 is_stmt 1 view .LVU246
 930 0056 E0E7     		b	.L68
 931              	.LVL66:
 932              	.L66:
1333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 933              		.loc 1 1333 5 view .LVU247
1333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 934              		.loc 1 1333 21 is_stmt 0 view .LVU248
 935 0058 134B     		ldr	r3, .L72
 936              	.LVL67:
1333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 937              		.loc 1 1333 21 view .LVU249
 938 005a 5968     		ldr	r1, [r3, #4]
 939              	.LVL68:
1334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 940              		.loc 1 1334 5 is_stmt 1 view .LVU250
1334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 941              		.loc 1 1334 15 is_stmt 0 view .LVU251
 942 005c 5A68     		ldr	r2, [r3, #4]
1334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 943              		.loc 1 1334 10 view .LVU252
 944 005e 02F03F02 		and	r2, r2, #63
 945              	.LVL69:
1336:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 946              		.loc 1 1336 5 is_stmt 1 view .LVU253
1336:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 947              		.loc 1 1336 8 is_stmt 0 view .LVU254
 948 0062 11F4800F 		tst	r1, #4194304
 949 0066 12D0     		beq	.L69
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 950              		.loc 1 1339 7 is_stmt 1 view .LVU255
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 951              		.loc 1 1339 27 is_stmt 0 view .LVU256
 952 0068 124B     		ldr	r3, .L72+12
 953 006a B3FBF2F3 		udiv	r3, r3, r2
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 954              		.loc 1 1339 42 view .LVU257
 955 006e 0E4A     		ldr	r2, .L72
 956              	.LVL70:
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 957              		.loc 1 1339 42 view .LVU258
 958 0070 5268     		ldr	r2, [r2, #4]
1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 959              		.loc 1 1339 72 view .LVU259
 960 0072 C2F38812 		ubfx	r2, r2, #6, #9
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 42


1339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 961              		.loc 1 1339 14 view .LVU260
 962 0076 02FB03F3 		mul	r3, r2, r3
 963              	.LVL71:
 964              	.L70:
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 965              		.loc 1 1347 5 is_stmt 1 view .LVU261
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 966              		.loc 1 1347 18 is_stmt 0 view .LVU262
 967 007a 0B4A     		ldr	r2, .L72
 968 007c 5268     		ldr	r2, [r2, #4]
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 969              		.loc 1 1347 48 view .LVU263
 970 007e C2F30142 		ubfx	r2, r2, #16, #2
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 971              		.loc 1 1347 54 view .LVU264
 972 0082 0132     		adds	r2, r2, #1
1347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 973              		.loc 1 1347 10 view .LVU265
 974 0084 5200     		lsls	r2, r2, #1
 975              	.LVL72:
1348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 976              		.loc 1 1348 5 is_stmt 1 view .LVU266
1348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 977              		.loc 1 1348 42 is_stmt 0 view .LVU267
 978 0086 B3FBF2F3 		udiv	r3, r3, r2
 979              	.LVL73:
1348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 980              		.loc 1 1348 34 view .LVU268
 981 008a 0360     		str	r3, [r0]
1349:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 982              		.loc 1 1349 5 is_stmt 1 view .LVU269
 983 008c C5E7     		b	.L68
 984              	.LVL74:
 985              	.L69:
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 986              		.loc 1 1344 7 view .LVU270
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 987              		.loc 1 1344 27 is_stmt 0 view .LVU271
 988 008e 074B     		ldr	r3, .L72+4
 989 0090 B3FBF2F3 		udiv	r3, r3, r2
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 990              		.loc 1 1344 42 view .LVU272
 991 0094 044A     		ldr	r2, .L72
 992              	.LVL75:
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 993              		.loc 1 1344 42 view .LVU273
 994 0096 5268     		ldr	r2, [r2, #4]
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 995              		.loc 1 1344 72 view .LVU274
 996 0098 C2F38812 		ubfx	r2, r2, #6, #9
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 997              		.loc 1 1344 14 view .LVU275
 998 009c 02FB03F3 		mul	r3, r2, r3
 999              	.LVL76:
1344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1000              		.loc 1 1344 14 view .LVU276
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 43


 1001 00a0 EBE7     		b	.L70
 1002              	.LVL77:
 1003              	.L67:
1376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1004              		.loc 1 1376 5 is_stmt 1 view .LVU277
1376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1005              		.loc 1 1376 34 is_stmt 0 view .LVU278
 1006 00a2 024B     		ldr	r3, .L72+4
 1007              	.LVL78:
1376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1008              		.loc 1 1376 34 view .LVU279
 1009 00a4 0360     		str	r3, [r0]
1377:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1010              		.loc 1 1377 5 is_stmt 1 view .LVU280
 1011 00a6 B8E7     		b	.L68
 1012              	.L73:
 1013              		.align	2
 1014              	.L72:
 1015 00a8 00380240 		.word	1073887232
 1016 00ac 0024F400 		.word	16000000
 1017 00b0 00000000 		.word	APBAHBPrescTable
 1018 00b4 40787D01 		.word	25000000
 1019              		.cfi_endproc
 1020              	.LFE144:
 1022              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1023              		.align	1
 1024              		.global	RCC_RTCCLKConfig
 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1029              	RCC_RTCCLKConfig:
 1030              	.LVL79:
 1031              	.LFB145:
1402:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1403:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1404:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1405:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1406:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1407:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
1408:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
1409:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1410:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1411:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1412:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****               ##### Peripheral clocks configuration functions #####
1413:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1414:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..] This section provide functions allowing to configure the Peripheral clocks. 
1415:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1416:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) The RTC clock which is derived from the LSI, LSE or HSE clock divided 
1417:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           by 2 to 31.
1418:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1419:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
1420:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           except internal SRAM, Flash and JTAG. Before to start using a peripheral 
1421:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you have to enable its interface clock. You can do this using 
1422:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
1423:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To reset the peripherals configuration (to the default state after device reset)
1425:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 44


1426:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB1PeriphResetCmd() functions.
1427:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1428:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To further reduce power consumption in SLEEP mode the peripheral clocks 
1429:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           can be disabled prior to executing the WFI or WFE instructions. 
1430:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You can do this using RCC_AHBPeriphClockLPModeCmd(), 
1431:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.  
1432:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1433:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1434:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1435:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1436:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1437:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1438:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
1439:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
1440:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
1441:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
1442:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
1443:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
1444:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
1445:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
1446:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1447:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
1448:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1449:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
1450:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
1451:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
1452:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
1453:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1454:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
1455:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
1456:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
1457:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
1458:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
1459:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
1460:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1461:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1462:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1463:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
1464:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1032              		.loc 1 1464 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036              		@ link register save eliminated.
1465:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1037              		.loc 1 1465 3 view .LVU282
1466:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1467:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1468:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1038              		.loc 1 1468 3 view .LVU283
1469:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1039              		.loc 1 1470 3 view .LVU284
 1040              		.loc 1 1470 25 is_stmt 0 view .LVU285
 1041 0000 00F44073 		and	r3, r0, #768
 1042              		.loc 1 1470 6 view .LVU286
 1043 0004 B3F5407F 		cmp	r3, #768
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 45


 1044 0008 06D0     		beq	.L76
 1045              	.LVL80:
 1046              	.L75:
1471:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
1472:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
1473:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1474:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
1475:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
1476:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1477:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1479:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1480:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1481:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1482:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1483:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1484:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1485:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1047              		.loc 1 1485 3 is_stmt 1 view .LVU287
 1048              		.loc 1 1485 6 is_stmt 0 view .LVU288
 1049 000a 094A     		ldr	r2, .L77
 1050 000c 136F     		ldr	r3, [r2, #112]
 1051              		.loc 1 1485 34 view .LVU289
 1052 000e C0F30B00 		ubfx	r0, r0, #0, #12
 1053              	.LVL81:
 1054              		.loc 1 1485 13 view .LVU290
 1055 0012 0343     		orrs	r3, r3, r0
 1056 0014 1367     		str	r3, [r2, #112]
1486:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1057              		.loc 1 1486 1 view .LVU291
 1058 0016 7047     		bx	lr
 1059              	.LVL82:
 1060              	.L76:
1472:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1061              		.loc 1 1472 5 is_stmt 1 view .LVU292
1472:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1062              		.loc 1 1472 12 is_stmt 0 view .LVU293
 1063 0018 0549     		ldr	r1, .L77
 1064 001a 8A68     		ldr	r2, [r1, #8]
 1065              	.LVL83:
1475:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1066              		.loc 1 1475 5 is_stmt 1 view .LVU294
1475:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1067              		.loc 1 1475 12 is_stmt 0 view .LVU295
 1068 001c 22F4F812 		bic	r2, r2, #2031616
 1069              	.LVL84:
1478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1070              		.loc 1 1478 5 is_stmt 1 view .LVU296
1478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1071              		.loc 1 1478 33 is_stmt 0 view .LVU297
 1072 0020 20F07043 		bic	r3, r0, #-268435456
 1073 0024 23F44073 		bic	r3, r3, #768
1478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1074              		.loc 1 1478 12 view .LVU298
 1075 0028 1343     		orrs	r3, r3, r2
 1076              	.LVL85:
1481:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 46


 1077              		.loc 1 1481 5 is_stmt 1 view .LVU299
1481:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1078              		.loc 1 1481 15 is_stmt 0 view .LVU300
 1079 002a 8B60     		str	r3, [r1, #8]
 1080 002c EDE7     		b	.L75
 1081              	.L78:
 1082 002e 00BF     		.align	2
 1083              	.L77:
 1084 0030 00380240 		.word	1073887232
 1085              		.cfi_endproc
 1086              	.LFE145:
 1088              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1089              		.align	1
 1090              		.global	RCC_RTCCLKCmd
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1095              	RCC_RTCCLKCmd:
 1096              	.LVL86:
 1097              	.LFB146:
1487:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1488:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1489:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1490:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1491:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1492:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1493:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1494:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1495:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1496:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1098              		.loc 1 1496 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 0
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 1102              		@ link register save eliminated.
1497:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1498:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1103              		.loc 1 1498 3 view .LVU302
1499:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1500:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1104              		.loc 1 1500 3 view .LVU303
 1105              		.loc 1 1500 36 is_stmt 0 view .LVU304
 1106 0000 014B     		ldr	r3, .L80
 1107 0002 C3F83C0E 		str	r0, [r3, #3644]
1501:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1108              		.loc 1 1501 1 view .LVU305
 1109 0006 7047     		bx	lr
 1110              	.L81:
 1111              		.align	2
 1112              	.L80:
 1113 0008 00004742 		.word	1111949312
 1114              		.cfi_endproc
 1115              	.LFE146:
 1117              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1118              		.align	1
 1119              		.global	RCC_BackupResetCmd
 1120              		.syntax unified
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 47


 1121              		.thumb
 1122              		.thumb_func
 1124              	RCC_BackupResetCmd:
 1125              	.LVL87:
 1126              	.LFB147:
1502:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1503:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1504:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1505:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1506:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1507:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1508:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1509:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1510:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1511:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1512:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1513:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1127              		.loc 1 1513 1 is_stmt 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
1514:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1515:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1132              		.loc 1 1515 3 view .LVU307
1516:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1133              		.loc 1 1516 3 view .LVU308
 1134              		.loc 1 1516 36 is_stmt 0 view .LVU309
 1135 0000 014B     		ldr	r3, .L83
 1136 0002 C3F8400E 		str	r0, [r3, #3648]
1517:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1137              		.loc 1 1517 1 view .LVU310
 1138 0006 7047     		bx	lr
 1139              	.L84:
 1140              		.align	2
 1141              	.L83:
 1142 0008 00004742 		.word	1111949312
 1143              		.cfi_endproc
 1144              	.LFE147:
 1146              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1147              		.align	1
 1148              		.global	RCC_I2SCLKConfig
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	RCC_I2SCLKConfig:
 1154              	.LVL88:
 1155              	.LFB148:
1518:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1519:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined (STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
1520:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1521:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1522:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1523:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1524:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SAPBx: specifies the APBx I2S clock source.
1525:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1526:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB1: I2S peripheral instance is on APB1 Bus
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 48


1527:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB2: I2S peripheral instance is on APB2 Bus
1528:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1529:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1530:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1531:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1532:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1533:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1534:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLL: PLL clock used as I2S clock source
1535:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as I2S clock source
1536:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1537:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1538:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SAPBx, uint32_t RCC_I2SCLKSource)
1539:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1540:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1541:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1542:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2S_APBx(RCC_I2SAPBx));
1543:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1544:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_I2SAPBx == RCC_I2SBus_APB1)
1545:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1546:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB1 I2Sx clock source selection bits */
1547:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S1SRC;
1548:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB1 I2Sx clock source*/
1549:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_I2SCLKSource;
1550:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1551:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1552:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1553:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB2 I2Sx clock source selection  bits */
1554:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S2SRC;
1555:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB2 I2Sx clock source */
1556:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_I2SCLKSource << 2);
1557:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1558:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1559:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
1560:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1561:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAIx clock source (SAIxCLK).
1562:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the SAIx APB clock.
1563:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1564:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIInstance: specifies the SAIx clock source.
1565:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1566:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI1: SAI1 clock source selection
1567:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI2: SAI2 clock source selections
1568:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1569:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAICLKSource: specifies the SAI clock source.
1570:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1571:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLSAI: PLLSAI clock used as SAI clock source
1572:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1573:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLL: PLL clock used as SAI clock source
1574:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock source
1575:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1576:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1577:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAICLKConfig(uint32_t RCC_SAIInstance, uint32_t RCC_SAICLKSource)
1578:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1579:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1580:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAICLK_SOURCE(RCC_SAICLKSource));
1581:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAI_INSTANCE(RCC_SAIInstance));
1582:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1583:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_SAIInstance == RCC_SAIInstance_SAI1)
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 49


1584:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1585:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI1 clock source selection bits */
1586:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI1SRC;
1587:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI1 clock source */
1588:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_SAICLKSource;
1589:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1590:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1591:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1592:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI2 clock source selection bits */
1593:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI2SRC;
1594:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI2 clock source */
1595:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_SAICLKSource << 2);
1596:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1597:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1598:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
1599:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1600:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1601:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1602:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.      
1603:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1604:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1605:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1606:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1607:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1608:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1609:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLL: PLL clock used as SAI clock source
1610:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1611:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1612:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1613:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1614:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1615:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1616:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1617:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1618:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
1619:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1620:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1621:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1622:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1623:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
1624:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1626:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
1627:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1628:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1629:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1630:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1631:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1632:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1633:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.      
1634:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1635:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1636:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1637:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1638:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1639:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1640:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLL: PLL clock used as SAI clock source
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 50


1641:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1642:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1643:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1644:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1645:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1646:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1647:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1648:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1649:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
1650:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1651:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1652:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1653:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1654:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
1655:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1656:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1657:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
1658:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1659:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1660:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1661:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1662:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1663:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1664:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1665:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
1666:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1668:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S clock.
1669:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1670:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1671:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
1672:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
1673:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
1674:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
1675:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1676:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1677:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1678:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1679:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1680:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1681:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1682:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear I2Sx clock source selection bits */
1683:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR &= ~RCC_DCKCFGR_I2SSRC;
1684:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new I2Sx clock source*/
1685:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR |= RCC_I2SCLKSource;
1686:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1687:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
1688:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1689:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1690:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1691:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1692:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1693:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1694:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1695:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1696:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1697:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 51


1698:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1699:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1700:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1701:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1156              		.loc 1 1701 1 is_stmt 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 0
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160              		@ link register save eliminated.
1702:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1703:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1161              		.loc 1 1703 3 view .LVU312
1704:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1705:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 1162              		.loc 1 1705 3 view .LVU313
 1163              		.loc 1 1705 37 is_stmt 0 view .LVU314
 1164 0000 014B     		ldr	r3, .L86
 1165 0002 C3F85C01 		str	r0, [r3, #348]
1706:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1166              		.loc 1 1706 1 view .LVU315
 1167 0006 7047     		bx	lr
 1168              	.L87:
 1169              		.align	2
 1170              	.L86:
 1171 0008 00004742 		.word	1111949312
 1172              		.cfi_endproc
 1173              	.LFE148:
 1175              		.section	.text.RCC_SAIBlockACLKConfig,"ax",%progbits
 1176              		.align	1
 1177              		.global	RCC_SAIBlockACLKConfig
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1182              	RCC_SAIBlockACLKConfig:
 1183              	.LVL89:
 1184              	.LFB149:
1707:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
1708:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1710:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1711:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.
1712:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1713:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1714:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1715:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1716:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1717:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1718:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1719:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1720:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1721:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1722:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1723:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
1724:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block A clock
1725:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1726:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1727:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 52


1728:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1185              		.loc 1 1728 1 is_stmt 1 view -0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 0
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 1189              		@ link register save eliminated.
1729:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1190              		.loc 1 1729 3 view .LVU317
1730:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1731:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1732:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
 1191              		.loc 1 1732 3 view .LVU318
1733:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1734:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1192              		.loc 1 1734 3 view .LVU319
 1193              		.loc 1 1734 10 is_stmt 0 view .LVU320
 1194 0000 044A     		ldr	r2, .L89
 1195 0002 D2F88C30 		ldr	r3, [r2, #140]
 1196              	.LVL90:
1735:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1737:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 1197              		.loc 1 1737 3 is_stmt 1 view .LVU321
 1198              		.loc 1 1737 10 is_stmt 0 view .LVU322
 1199 0006 23F44013 		bic	r3, r3, #3145728
 1200              	.LVL91:
1738:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1739:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1740:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
 1201              		.loc 1 1740 3 is_stmt 1 view .LVU323
 1202              		.loc 1 1740 10 is_stmt 0 view .LVU324
 1203 000a 0343     		orrs	r3, r3, r0
 1204              	.LVL92:
1741:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1743:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1205              		.loc 1 1743 3 is_stmt 1 view .LVU325
 1206              		.loc 1 1743 16 is_stmt 0 view .LVU326
 1207 000c C2F88C30 		str	r3, [r2, #140]
1744:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1208              		.loc 1 1744 1 view .LVU327
 1209 0010 7047     		bx	lr
 1210              	.L90:
 1211 0012 00BF     		.align	2
 1212              	.L89:
 1213 0014 00380240 		.word	1073887232
 1214              		.cfi_endproc
 1215              	.LFE149:
 1217              		.section	.text.RCC_SAIBlockBCLKConfig,"ax",%progbits
 1218              		.align	1
 1219              		.global	RCC_SAIBlockBCLKConfig
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	RCC_SAIBlockBCLKConfig:
 1225              	.LVL93:
 1226              	.LFB150:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 53


1745:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1746:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1747:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.
1748:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1749:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1750:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1751:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1752:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1753:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1754:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1755:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1756:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1757:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1758:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1759:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1760:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block B clock
1761:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1762:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1763:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1764:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1227              		.loc 1 1764 1 is_stmt 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
1765:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1232              		.loc 1 1765 3 view .LVU329
1766:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1767:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1768:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
 1233              		.loc 1 1768 3 view .LVU330
1769:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1770:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1234              		.loc 1 1770 3 view .LVU331
 1235              		.loc 1 1770 10 is_stmt 0 view .LVU332
 1236 0000 044A     		ldr	r2, .L92
 1237 0002 D2F88C30 		ldr	r3, [r2, #140]
 1238              	.LVL94:
1771:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1772:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
1773:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 1239              		.loc 1 1773 3 is_stmt 1 view .LVU333
 1240              		.loc 1 1773 10 is_stmt 0 view .LVU334
 1241 0006 23F44003 		bic	r3, r3, #12582912
 1242              	.LVL95:
1774:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1776:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
 1243              		.loc 1 1776 3 is_stmt 1 view .LVU335
 1244              		.loc 1 1776 10 is_stmt 0 view .LVU336
 1245 000a 0343     		orrs	r3, r3, r0
 1246              	.LVL96:
1777:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1778:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1779:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1247              		.loc 1 1779 3 is_stmt 1 view .LVU337
 1248              		.loc 1 1779 16 is_stmt 0 view .LVU338
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 54


 1249 000c C2F88C30 		str	r3, [r2, #140]
1780:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1250              		.loc 1 1780 1 view .LVU339
 1251 0010 7047     		bx	lr
 1252              	.L93:
 1253 0012 00BF     		.align	2
 1254              	.L92:
 1255 0014 00380240 		.word	1073887232
 1256              		.cfi_endproc
 1257              	.LFE150:
 1259              		.section	.text.RCC_SAIPLLI2SClkDivConfig,"ax",%progbits
 1260              		.align	1
 1261              		.global	RCC_SAIPLLI2SClkDivConfig
 1262              		.syntax unified
 1263              		.thumb
 1264              		.thumb_func
 1266              	RCC_SAIPLLI2SClkDivConfig:
 1267              	.LVL97:
 1268              	.LFB151:
1781:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
1782:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1783:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1784:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1785:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1786:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1787:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1788:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLI2S.
1789:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1790:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLI2SDivQ: specifies the PLLI2S division factor for SAI1 clock .
1791:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1792:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
1793:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1794:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1795:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1796:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
1797:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1269              		.loc 1 1797 1 is_stmt 1 view -0
 1270              		.cfi_startproc
 1271              		@ args = 0, pretend = 0, frame = 0
 1272              		@ frame_needed = 0, uses_anonymous_args = 0
 1273              		@ link register save eliminated.
1798:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1274              		.loc 1 1798 3 view .LVU341
1799:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1800:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1801:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
 1275              		.loc 1 1801 3 view .LVU342
1802:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1803:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1276              		.loc 1 1803 3 view .LVU343
 1277              		.loc 1 1803 10 is_stmt 0 view .LVU344
 1278 0000 044A     		ldr	r2, .L95
 1279 0002 D2F88C30 		ldr	r3, [r2, #140]
 1280              	.LVL98:
1804:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1805:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] bits */
1806:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 55


 1281              		.loc 1 1806 3 is_stmt 1 view .LVU345
 1282              		.loc 1 1806 10 is_stmt 0 view .LVU346
 1283 0006 23F01F03 		bic	r3, r3, #31
 1284              	.LVL99:
1807:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1808:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVQ values */
1809:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivQ - 1);
 1285              		.loc 1 1809 3 is_stmt 1 view .LVU347
 1286              		.loc 1 1809 29 is_stmt 0 view .LVU348
 1287 000a 0138     		subs	r0, r0, #1
 1288              	.LVL100:
 1289              		.loc 1 1809 10 view .LVU349
 1290 000c 1843     		orrs	r0, r0, r3
 1291              	.LVL101:
1810:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1811:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1812:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1292              		.loc 1 1812 3 is_stmt 1 view .LVU350
 1293              		.loc 1 1812 16 is_stmt 0 view .LVU351
 1294 000e C2F88C00 		str	r0, [r2, #140]
1813:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1295              		.loc 1 1813 1 view .LVU352
 1296 0012 7047     		bx	lr
 1297              	.L96:
 1298              		.align	2
 1299              	.L95:
 1300 0014 00380240 		.word	1073887232
 1301              		.cfi_endproc
 1302              	.LFE151:
 1304              		.section	.text.RCC_SAIPLLSAIClkDivConfig,"ax",%progbits
 1305              		.align	1
 1306              		.global	RCC_SAIPLLSAIClkDivConfig
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	RCC_SAIPLLSAIClkDivConfig:
 1312              	.LVL102:
 1313              	.LFB152:
1814:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1815:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1816:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLSAI.
1817:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1818:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1819:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1820:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1821:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1822:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivQ: specifies the PLLSAI division factor for SAI1 clock .
1823:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1824:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
1825:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1826:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1827:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1828:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
1829:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1314              		.loc 1 1829 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 56


 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
1830:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1319              		.loc 1 1830 3 view .LVU354
1831:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1832:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1833:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
 1320              		.loc 1 1833 3 view .LVU355
1834:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1835:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1321              		.loc 1 1835 3 view .LVU356
 1322              		.loc 1 1835 10 is_stmt 0 view .LVU357
 1323 0000 054A     		ldr	r2, .L98
 1324 0002 D2F88C30 		ldr	r3, [r2, #140]
 1325              	.LVL103:
1836:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1837:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
1838:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 1326              		.loc 1 1838 3 is_stmt 1 view .LVU358
 1327              		.loc 1 1838 10 is_stmt 0 view .LVU359
 1328 0006 23F4F853 		bic	r3, r3, #7936
 1329              	.LVL104:
1839:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1840:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVQ values */
1841:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 1330              		.loc 1 1841 3 is_stmt 1 view .LVU360
 1331              		.loc 1 1841 30 is_stmt 0 view .LVU361
 1332 000a 0138     		subs	r0, r0, #1
 1333              	.LVL105:
 1334              		.loc 1 1841 10 view .LVU362
 1335 000c 43EA0023 		orr	r3, r3, r0, lsl #8
 1336              	.LVL106:
1842:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1843:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1844:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1337              		.loc 1 1844 3 is_stmt 1 view .LVU363
 1338              		.loc 1 1844 16 is_stmt 0 view .LVU364
 1339 0010 C2F88C30 		str	r3, [r2, #140]
1845:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1340              		.loc 1 1845 1 view .LVU365
 1341 0014 7047     		bx	lr
 1342              	.L99:
 1343 0016 00BF     		.align	2
 1344              	.L98:
 1345 0018 00380240 		.word	1073887232
 1346              		.cfi_endproc
 1347              	.LFE152:
 1349              		.section	.text.RCC_LTDCCLKDivConfig,"ax",%progbits
 1350              		.align	1
 1351              		.global	RCC_LTDCCLKDivConfig
 1352              		.syntax unified
 1353              		.thumb
 1354              		.thumb_func
 1356              	RCC_LTDCCLKDivConfig:
 1357              	.LVL107:
 1358              	.LFB153:
1846:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 57


1847:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1848:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1849:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1850:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1851:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1852:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1853:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param   RCC_PLLI2SDivR: specifies the PLLI2S division factor for SAI1 clock.
1854:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1855:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2SR) / RCC_PLLI2SDivR 
1856:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1857:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1858:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SRClkDivConfig(uint32_t RCC_PLLI2SDivR)  
1859:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1860:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1861:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1862:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1863:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVR_VALUE(RCC_PLLI2SDivR));
1864:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1865:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1866:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1867:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVR[4:0] bits */
1868:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVR);
1869:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1870:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVR values */
1871:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivR-1);
1872:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1873:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1874:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1875:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1876:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1877:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1878:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLL.
1879:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1880:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1881:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1882:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1883:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1884:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLDivR: specifies the PLL division factor for SAI1 clock.
1885:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1886:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLR) / RCC_PLLDivR 
1887:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1888:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1889:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1890:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLRClkDivConfig(uint32_t RCC_PLLDivR)  
1891:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1892:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1893:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1894:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1895:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_PLLDivR));
1896:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1897:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1898:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1899:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLDIVR[12:8] */
1900:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLDIVR);
1901:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1902:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLDivR values */
1903:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLDivR - 1 ) << 8);
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 58


1904:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1905:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1906:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1907:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1908:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1909:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1910:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1911:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the LTDC clock Divider coming from PLLSAI.
1912:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1913:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The LTDC peripheral is only available with STM32F42xxx/43xxx/446xx/469xx/479xx Devices.
1914:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *      
1915:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1916:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1917:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivR: specifies the PLLSAI division factor for LTDC clock .
1918:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
1919:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1920:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div2: LTDC clock = f(PLLSAI_R)/2
1921:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div4: LTDC clock = f(PLLSAI_R)/4
1922:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div8: LTDC clock = f(PLLSAI_R)/8
1923:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
1924:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
1925:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1926:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1927:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
1928:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1359              		.loc 1 1928 1 is_stmt 1 view -0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 0
 1362              		@ frame_needed = 0, uses_anonymous_args = 0
 1363              		@ link register save eliminated.
1929:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1364              		.loc 1 1929 3 view .LVU367
1930:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1931:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1932:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
 1365              		.loc 1 1932 3 view .LVU368
1933:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1934:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1366              		.loc 1 1934 3 view .LVU369
 1367              		.loc 1 1934 10 is_stmt 0 view .LVU370
 1368 0000 044A     		ldr	r2, .L101
 1369 0002 D2F88C30 		ldr	r3, [r2, #140]
 1370              	.LVL108:
1935:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1936:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLSAIDIVR[2:0] bits */
1937:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 1371              		.loc 1 1937 3 is_stmt 1 view .LVU371
 1372              		.loc 1 1937 10 is_stmt 0 view .LVU372
 1373 0006 23F44033 		bic	r3, r3, #196608
 1374              	.LVL109:
1938:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1939:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVR values */
1940:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_PLLSAIDivR;
 1375              		.loc 1 1940 3 is_stmt 1 view .LVU373
 1376              		.loc 1 1940 10 is_stmt 0 view .LVU374
 1377 000a 0343     		orrs	r3, r3, r0
 1378              	.LVL110:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 59


1941:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1942:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1943:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1379              		.loc 1 1943 3 is_stmt 1 view .LVU375
 1380              		.loc 1 1943 16 is_stmt 0 view .LVU376
 1381 000c C2F88C30 		str	r3, [r2, #140]
1944:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1382              		.loc 1 1944 1 view .LVU377
 1383 0010 7047     		bx	lr
 1384              	.L102:
 1385 0012 00BF     		.align	2
 1386              	.L101:
 1387 0014 00380240 		.word	1073887232
 1388              		.cfi_endproc
 1389              	.LFE153:
 1391              		.section	.text.RCC_TIMCLKPresConfig,"ax",%progbits
 1392              		.align	1
 1393              		.global	RCC_TIMCLKPresConfig
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	RCC_TIMCLKPresConfig:
 1399              	.LVL111:
 1400              	.LFB154:
1945:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1946:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx)
1947:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1948:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM clock source (DFSDMCLK).
1949:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1950:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDMCLKSource: specifies the DFSDM clock source.
1951:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1952:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_APB: APB clock used as DFSDM clock source.
1953:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_SYS: System clock used as DFSDM clock source.
1954:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1955:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1956:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1957:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1CLKConfig(uint32_t RCC_DFSDMCLKSource)
1958:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1959:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1960:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1961:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1962:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDM1CLK_SOURCE(RCC_DFSDMCLKSource));
1963:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1964:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1965:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1966:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDM-SEL  bit */
1967:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1SEL;
1968:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1969:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL bit according to RCC_DFSDMCLKSource value */
1970:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_DFSDMCLKSource << 31) ;
1971:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1972:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1973:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1974:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1975:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1976:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1977:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 60


1978:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1979:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM1ACLKSource: specifies the DFSDM clock source.
1980:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1981:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
1982:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
1983:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1984:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1985:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1986:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1ACLKConfig(uint32_t RCC_DFSDM1ACLKSource)
1987:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1988:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1989:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1990:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1991:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMACLK_SOURCE(RCC_DFSDM1ACLKSource));
1992:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1993:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1994:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1995:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
1996:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
1997:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1998:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
1999:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDM1ACLKSource;
2000:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2001:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2002:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2003:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2004:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2005:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
2006:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2007:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
2008:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
2009:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM2ACLKSource: specifies the DFSDM clock source.
2010:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2011:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
2012:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
2013:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
2014:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2015:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2016:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM2ACLKConfig(uint32_t RCC_DFSDMACLKSource)
2017:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2018:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
2019:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2020:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2021:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMCLK_SOURCE(RCC_DFSDMACLKSource));
2022:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2023:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
2024:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2025:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
2026:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
2027:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2028:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
2029:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDMACLKSource;
2030:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2031:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2032:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2033:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2034:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 61


2035:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx */
2036:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2037:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2038:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Timers clocks prescalers selection.
2039:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
2040:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices. 
2041:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
2042:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_TIMCLKPrescaler : specifies the Timers clocks prescalers selection
2043:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
2044:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is 
2045:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1 or 2, 
2046:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to 
2047:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 division by 4 or more.
2048:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                   
2049:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescActivated: The Timers kernels clocks prescaler is 
2050:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, 
2051:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
2052:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 to division by 8 or more.
2053:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2054:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2055:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
2056:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1401              		.loc 1 2056 1 is_stmt 1 view -0
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 0
 1404              		@ frame_needed = 0, uses_anonymous_args = 0
 1405              		@ link register save eliminated.
2057:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2058:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));
 1406              		.loc 1 2058 3 view .LVU379
2059:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2060:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 1407              		.loc 1 2060 3 view .LVU380
 1408              		.loc 1 2060 40 is_stmt 0 view .LVU381
 1409 0000 014B     		ldr	r3, .L104
 1410 0002 C3F8E001 		str	r0, [r3, #480]
2061:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1411              		.loc 1 2061 1 view .LVU382
 1412 0006 7047     		bx	lr
 1413              	.L105:
 1414              		.align	2
 1415              	.L104:
 1416 0008 00104742 		.word	1111953408
 1417              		.cfi_endproc
 1418              	.LFE154:
 1420              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1421              		.align	1
 1422              		.global	RCC_AHB1PeriphClockCmd
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1427              	RCC_AHB1PeriphClockCmd:
 1428              	.LVL112:
 1429              	.LFB155:
2062:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2063:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2064:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 62


2065:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2066:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2067:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
2068:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2069:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2070:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2071:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2072:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2074:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2075:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2076:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2078:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2079:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2080:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)  
2081:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2082:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2083:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
2084:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2085:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2086:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices)  
2087:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2088:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2089:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2090:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2091:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
2092:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2093:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2094:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2095:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2096:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2097:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2098:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1430              		.loc 1 2098 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
2099:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2100:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 1435              		.loc 1 2100 3 view .LVU384
2101:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2102:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1436              		.loc 1 2102 3 view .LVU385
2103:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1437              		.loc 1 2103 3 view .LVU386
 1438              		.loc 1 2103 6 is_stmt 0 view .LVU387
 1439 0000 21B1     		cbz	r1, .L107
2104:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2105:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1440              		.loc 1 2105 5 is_stmt 1 view .LVU388
 1441              		.loc 1 2105 8 is_stmt 0 view .LVU389
 1442 0002 054A     		ldr	r2, .L109
 1443 0004 136B     		ldr	r3, [r2, #48]
 1444              		.loc 1 2105 18 view .LVU390
 1445 0006 0343     		orrs	r3, r3, r0
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 63


 1446 0008 1363     		str	r3, [r2, #48]
 1447 000a 7047     		bx	lr
 1448              	.L107:
2106:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2107:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2108:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2109:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1449              		.loc 1 2109 5 is_stmt 1 view .LVU391
 1450              		.loc 1 2109 8 is_stmt 0 view .LVU392
 1451 000c 024A     		ldr	r2, .L109
 1452 000e 136B     		ldr	r3, [r2, #48]
 1453              		.loc 1 2109 18 view .LVU393
 1454 0010 23EA0003 		bic	r3, r3, r0
 1455 0014 1363     		str	r3, [r2, #48]
2110:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2111:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1456              		.loc 1 2111 1 view .LVU394
 1457 0016 7047     		bx	lr
 1458              	.L110:
 1459              		.align	2
 1460              	.L109:
 1461 0018 00380240 		.word	1073887232
 1462              		.cfi_endproc
 1463              	.LFE155:
 1465              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1466              		.align	1
 1467              		.global	RCC_AHB2PeriphClockCmd
 1468              		.syntax unified
 1469              		.thumb
 1470              		.thumb_func
 1472              	RCC_AHB2PeriphClockCmd:
 1473              	.LVL113:
 1474              	.LFB156:
2112:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2113:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2114:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
2115:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2116:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2117:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2118:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2119:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2120:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2121:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2122:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2123:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2124:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2125:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2126:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2127:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2128:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2129:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2130:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1475              		.loc 1 2130 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 64


2131:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2132:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1480              		.loc 1 2132 3 view .LVU396
2133:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1481              		.loc 1 2133 3 view .LVU397
2134:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2135:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1482              		.loc 1 2135 3 view .LVU398
 1483              		.loc 1 2135 6 is_stmt 0 view .LVU399
 1484 0000 21B1     		cbz	r1, .L112
2136:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2137:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1485              		.loc 1 2137 5 is_stmt 1 view .LVU400
 1486              		.loc 1 2137 8 is_stmt 0 view .LVU401
 1487 0002 054A     		ldr	r2, .L114
 1488 0004 536B     		ldr	r3, [r2, #52]
 1489              		.loc 1 2137 18 view .LVU402
 1490 0006 0343     		orrs	r3, r3, r0
 1491 0008 5363     		str	r3, [r2, #52]
 1492 000a 7047     		bx	lr
 1493              	.L112:
2138:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2139:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2140:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2141:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1494              		.loc 1 2141 5 is_stmt 1 view .LVU403
 1495              		.loc 1 2141 8 is_stmt 0 view .LVU404
 1496 000c 024A     		ldr	r2, .L114
 1497 000e 536B     		ldr	r3, [r2, #52]
 1498              		.loc 1 2141 18 view .LVU405
 1499 0010 23EA0003 		bic	r3, r3, r0
 1500 0014 5363     		str	r3, [r2, #52]
2142:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2143:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1501              		.loc 1 2143 1 view .LVU406
 1502 0016 7047     		bx	lr
 1503              	.L115:
 1504              		.align	2
 1505              	.L114:
 1506 0018 00380240 		.word	1073887232
 1507              		.cfi_endproc
 1508              	.LFE156:
 1510              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1511              		.align	1
 1512              		.global	RCC_AHB3PeriphClockCmd
 1513              		.syntax unified
 1514              		.thumb
 1515              		.thumb_func
 1517              	RCC_AHB3PeriphClockCmd:
 1518              	.LVL114:
 1519              	.LFB157:
2144:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2145:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2146:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2147:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
2148:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2149:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 65


2150:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2151:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2152:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2153:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
2154:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2155:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2156:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2157:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2158:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2159:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2160:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1520              		.loc 1 2160 1 is_stmt 1 view -0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 0
 1523              		@ frame_needed = 0, uses_anonymous_args = 0
 1524              		@ link register save eliminated.
2161:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2162:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 1525              		.loc 1 2162 3 view .LVU408
2163:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1526              		.loc 1 2163 3 view .LVU409
2164:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2165:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1527              		.loc 1 2165 3 view .LVU410
 1528              		.loc 1 2165 6 is_stmt 0 view .LVU411
 1529 0000 21B1     		cbz	r1, .L117
2166:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2167:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1530              		.loc 1 2167 5 is_stmt 1 view .LVU412
 1531              		.loc 1 2167 8 is_stmt 0 view .LVU413
 1532 0002 054A     		ldr	r2, .L119
 1533 0004 936B     		ldr	r3, [r2, #56]
 1534              		.loc 1 2167 18 view .LVU414
 1535 0006 0343     		orrs	r3, r3, r0
 1536 0008 9363     		str	r3, [r2, #56]
 1537 000a 7047     		bx	lr
 1538              	.L117:
2168:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2169:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2170:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2171:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1539              		.loc 1 2171 5 is_stmt 1 view .LVU415
 1540              		.loc 1 2171 8 is_stmt 0 view .LVU416
 1541 000c 024A     		ldr	r2, .L119
 1542 000e 936B     		ldr	r3, [r2, #56]
 1543              		.loc 1 2171 18 view .LVU417
 1544 0010 23EA0003 		bic	r3, r3, r0
 1545 0014 9363     		str	r3, [r2, #56]
2172:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2173:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1546              		.loc 1 2173 1 view .LVU418
 1547 0016 7047     		bx	lr
 1548              	.L120:
 1549              		.align	2
 1550              	.L119:
 1551 0018 00380240 		.word	1073887232
 1552              		.cfi_endproc
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 66


 1553              	.LFE157:
 1555              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1556              		.align	1
 1557              		.global	RCC_APB1PeriphClockCmd
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1562              	RCC_APB1PeriphClockCmd:
 1563              	.LVL115:
 1564              	.LFB158:
2174:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2175:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2176:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2177:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
2178:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2179:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2180:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2181:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2182:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2183:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2184:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2185:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2186:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2187:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2188:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2189:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2190:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2191:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2192:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2193:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2194:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2195:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2196:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2197:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2198:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2199:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2200:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2201:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2202:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2203:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2204:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2205:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2206:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2207:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2208:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2209:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2210:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2211:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2212:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2213:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2214:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2215:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2216:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2217:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1565              		.loc 1 2217 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 67


 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
2218:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2219:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 1570              		.loc 1 2219 3 view .LVU420
2220:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1571              		.loc 1 2220 3 view .LVU421
2221:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2222:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1572              		.loc 1 2222 3 view .LVU422
 1573              		.loc 1 2222 6 is_stmt 0 view .LVU423
 1574 0000 21B1     		cbz	r1, .L122
2223:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2224:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1575              		.loc 1 2224 5 is_stmt 1 view .LVU424
 1576              		.loc 1 2224 8 is_stmt 0 view .LVU425
 1577 0002 054A     		ldr	r2, .L124
 1578 0004 136C     		ldr	r3, [r2, #64]
 1579              		.loc 1 2224 18 view .LVU426
 1580 0006 0343     		orrs	r3, r3, r0
 1581 0008 1364     		str	r3, [r2, #64]
 1582 000a 7047     		bx	lr
 1583              	.L122:
2225:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2226:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2227:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2228:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1584              		.loc 1 2228 5 is_stmt 1 view .LVU427
 1585              		.loc 1 2228 8 is_stmt 0 view .LVU428
 1586 000c 024A     		ldr	r2, .L124
 1587 000e 136C     		ldr	r3, [r2, #64]
 1588              		.loc 1 2228 18 view .LVU429
 1589 0010 23EA0003 		bic	r3, r3, r0
 1590 0014 1364     		str	r3, [r2, #64]
2229:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2230:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1591              		.loc 1 2230 1 view .LVU430
 1592 0016 7047     		bx	lr
 1593              	.L125:
 1594              		.align	2
 1595              	.L124:
 1596 0018 00380240 		.word	1073887232
 1597              		.cfi_endproc
 1598              	.LFE158:
 1600              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1601              		.align	1
 1602              		.global	RCC_APB2PeriphClockCmd
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1607              	RCC_APB2PeriphClockCmd:
 1608              	.LVL116:
 1609              	.LFB159:
2231:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2232:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2233:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
2234:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 68


2235:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2236:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
2237:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2238:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2239:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2240:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2241:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2242:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2243:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2244:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2245:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2246:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2247:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2248:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2249:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2250:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2251:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2252:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2253:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2254:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2255:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2256:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2257:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2258:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2259:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2260:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2261:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2262:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2263:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2264:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2265:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2266:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2267:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2268:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2269:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1610              		.loc 1 2269 1 is_stmt 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		@ link register save eliminated.
2270:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2271:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1615              		.loc 1 2271 3 view .LVU432
2272:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1616              		.loc 1 2272 3 view .LVU433
2273:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2274:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1617              		.loc 1 2274 3 view .LVU434
 1618              		.loc 1 2274 6 is_stmt 0 view .LVU435
 1619 0000 21B1     		cbz	r1, .L127
2275:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2276:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1620              		.loc 1 2276 5 is_stmt 1 view .LVU436
 1621              		.loc 1 2276 8 is_stmt 0 view .LVU437
 1622 0002 054A     		ldr	r2, .L129
 1623 0004 536C     		ldr	r3, [r2, #68]
 1624              		.loc 1 2276 18 view .LVU438
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 69


 1625 0006 0343     		orrs	r3, r3, r0
 1626 0008 5364     		str	r3, [r2, #68]
 1627 000a 7047     		bx	lr
 1628              	.L127:
2277:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2278:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2279:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2280:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1629              		.loc 1 2280 5 is_stmt 1 view .LVU439
 1630              		.loc 1 2280 8 is_stmt 0 view .LVU440
 1631 000c 024A     		ldr	r2, .L129
 1632 000e 536C     		ldr	r3, [r2, #68]
 1633              		.loc 1 2280 18 view .LVU441
 1634 0010 23EA0003 		bic	r3, r3, r0
 1635 0014 5364     		str	r3, [r2, #68]
2281:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2282:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1636              		.loc 1 2282 1 view .LVU442
 1637 0016 7047     		bx	lr
 1638              	.L130:
 1639              		.align	2
 1640              	.L129:
 1641 0018 00380240 		.word	1073887232
 1642              		.cfi_endproc
 1643              	.LFE159:
 1645              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1646              		.align	1
 1647              		.global	RCC_AHB1PeriphResetCmd
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1652              	RCC_AHB1PeriphResetCmd:
 1653              	.LVL117:
 1654              	.LFB160:
2283:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2284:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2285:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
2286:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
2287:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2288:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
2289:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
2290:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
2291:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
2292:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
2293:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
2294:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2295:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2296:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
2297:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:   GPIOJ clock (STM32F42xxx/43xxx devices) 
2298:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:   GPIOK clock (STM32F42xxx/43xxxdevices)   
2299:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
2300:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
2301:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
2302:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:   DMA2D clock (STM32F429xx/439xx devices)   
2303:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
2304:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
2305:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_RNG:     RNG clock for STM32F410xx devices   
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 70


2306:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2307:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2308:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2309:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2310:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1655              		.loc 1 2311 1 is_stmt 1 view -0
 1656              		.cfi_startproc
 1657              		@ args = 0, pretend = 0, frame = 0
 1658              		@ frame_needed = 0, uses_anonymous_args = 0
 1659              		@ link register save eliminated.
2312:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 1660              		.loc 1 2313 3 view .LVU444
2314:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1661              		.loc 1 2314 3 view .LVU445
2315:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2316:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1662              		.loc 1 2316 3 view .LVU446
 1663              		.loc 1 2316 6 is_stmt 0 view .LVU447
 1664 0000 21B1     		cbz	r1, .L132
2317:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2318:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1665              		.loc 1 2318 5 is_stmt 1 view .LVU448
 1666              		.loc 1 2318 8 is_stmt 0 view .LVU449
 1667 0002 054A     		ldr	r2, .L134
 1668 0004 1369     		ldr	r3, [r2, #16]
 1669              		.loc 1 2318 19 view .LVU450
 1670 0006 0343     		orrs	r3, r3, r0
 1671 0008 1361     		str	r3, [r2, #16]
 1672 000a 7047     		bx	lr
 1673              	.L132:
2319:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2320:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2321:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2322:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1674              		.loc 1 2322 5 is_stmt 1 view .LVU451
 1675              		.loc 1 2322 8 is_stmt 0 view .LVU452
 1676 000c 024A     		ldr	r2, .L134
 1677 000e 1369     		ldr	r3, [r2, #16]
 1678              		.loc 1 2322 19 view .LVU453
 1679 0010 23EA0003 		bic	r3, r3, r0
 1680 0014 1361     		str	r3, [r2, #16]
2323:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2324:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1681              		.loc 1 2324 1 view .LVU454
 1682 0016 7047     		bx	lr
 1683              	.L135:
 1684              		.align	2
 1685              	.L134:
 1686 0018 00380240 		.word	1073887232
 1687              		.cfi_endproc
 1688              	.LFE160:
 1690              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1691              		.align	1
 1692              		.global	RCC_AHB2PeriphResetCmd
 1693              		.syntax unified
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 71


 1694              		.thumb
 1695              		.thumb_func
 1697              	RCC_AHB2PeriphResetCmd:
 1698              	.LVL118:
 1699              	.LFB161:
2325:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2326:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2327:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
2328:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
2329:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2330:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2331:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2332:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2333:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock for STM32F40_41xxx/STM32F412xG/STM32F413_423xx
2334:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2335:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2336:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2337:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2338:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2339:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2340:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1700              		.loc 1 2340 1 is_stmt 1 view -0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 0
 1703              		@ frame_needed = 0, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
2341:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2342:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1705              		.loc 1 2342 3 view .LVU456
2343:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1706              		.loc 1 2343 3 view .LVU457
2344:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2345:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1707              		.loc 1 2345 3 view .LVU458
 1708              		.loc 1 2345 6 is_stmt 0 view .LVU459
 1709 0000 21B1     		cbz	r1, .L137
2346:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2347:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1710              		.loc 1 2347 5 is_stmt 1 view .LVU460
 1711              		.loc 1 2347 8 is_stmt 0 view .LVU461
 1712 0002 054A     		ldr	r2, .L139
 1713 0004 5369     		ldr	r3, [r2, #20]
 1714              		.loc 1 2347 19 view .LVU462
 1715 0006 0343     		orrs	r3, r3, r0
 1716 0008 5361     		str	r3, [r2, #20]
 1717 000a 7047     		bx	lr
 1718              	.L137:
2348:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2349:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2350:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2351:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1719              		.loc 1 2351 5 is_stmt 1 view .LVU463
 1720              		.loc 1 2351 8 is_stmt 0 view .LVU464
 1721 000c 024A     		ldr	r2, .L139
 1722 000e 5369     		ldr	r3, [r2, #20]
 1723              		.loc 1 2351 19 view .LVU465
 1724 0010 23EA0003 		bic	r3, r3, r0
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 72


 1725 0014 5361     		str	r3, [r2, #20]
2352:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2353:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1726              		.loc 1 2353 1 view .LVU466
 1727 0016 7047     		bx	lr
 1728              	.L140:
 1729              		.align	2
 1730              	.L139:
 1731 0018 00380240 		.word	1073887232
 1732              		.cfi_endproc
 1733              	.LFE161:
 1735              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1736              		.align	1
 1737              		.global	RCC_AHB3PeriphResetCmd
 1738              		.syntax unified
 1739              		.thumb
 1740              		.thumb_func
 1742              	RCC_AHB3PeriphResetCmd:
 1743              	.LVL119:
 1744              	.LFB162:
2354:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2355:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2356:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2357:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
2358:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
2359:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2360:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG, STM32F413_423xx and STM32F4
2361:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F446xx/STM32F469_479xx devices)
2362:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2363:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2364:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2365:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2366:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2367:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1745              		.loc 1 2367 1 is_stmt 1 view -0
 1746              		.cfi_startproc
 1747              		@ args = 0, pretend = 0, frame = 0
 1748              		@ frame_needed = 0, uses_anonymous_args = 0
 1749              		@ link register save eliminated.
2368:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2369:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1750              		.loc 1 2369 3 view .LVU468
2370:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1751              		.loc 1 2370 3 view .LVU469
2371:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2372:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1752              		.loc 1 2372 3 view .LVU470
 1753              		.loc 1 2372 6 is_stmt 0 view .LVU471
 1754 0000 21B1     		cbz	r1, .L142
2373:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2374:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1755              		.loc 1 2374 5 is_stmt 1 view .LVU472
 1756              		.loc 1 2374 8 is_stmt 0 view .LVU473
 1757 0002 054A     		ldr	r2, .L144
 1758 0004 9369     		ldr	r3, [r2, #24]
 1759              		.loc 1 2374 19 view .LVU474
 1760 0006 0343     		orrs	r3, r3, r0
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 73


 1761 0008 9361     		str	r3, [r2, #24]
 1762 000a 7047     		bx	lr
 1763              	.L142:
2375:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2376:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2377:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2378:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1764              		.loc 1 2378 5 is_stmt 1 view .LVU475
 1765              		.loc 1 2378 8 is_stmt 0 view .LVU476
 1766 000c 024A     		ldr	r2, .L144
 1767 000e 9369     		ldr	r3, [r2, #24]
 1768              		.loc 1 2378 19 view .LVU477
 1769 0010 23EA0003 		bic	r3, r3, r0
 1770 0014 9361     		str	r3, [r2, #24]
2379:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2380:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1771              		.loc 1 2380 1 view .LVU478
 1772 0016 7047     		bx	lr
 1773              	.L145:
 1774              		.align	2
 1775              	.L144:
 1776 0018 00380240 		.word	1073887232
 1777              		.cfi_endproc
 1778              	.LFE162:
 1780              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1781              		.align	1
 1782              		.global	RCC_APB1PeriphResetCmd
 1783              		.syntax unified
 1784              		.thumb
 1785              		.thumb_func
 1787              	RCC_APB1PeriphResetCmd:
 1788              	.LVL120:
 1789              	.LFB163:
2381:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2382:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2383:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2384:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
2385:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
2386:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2387:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2388:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2389:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2390:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2391:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2392:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2393:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2394:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2395:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2396:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2397:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2398:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2399:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2400:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2401:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2402:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2403:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2404:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 74


2405:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2406:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2407:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2408:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2409:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2410:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2411:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock(STM32F446xx devices)
2412:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2413:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2414:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2415:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock  
2416:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2417:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2418:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2419:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2420:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2421:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1790              		.loc 1 2421 1 is_stmt 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 0
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 1794              		@ link register save eliminated.
2422:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2423:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1795              		.loc 1 2423 3 view .LVU480
2424:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1796              		.loc 1 2424 3 view .LVU481
2425:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1797              		.loc 1 2425 3 view .LVU482
 1798              		.loc 1 2425 6 is_stmt 0 view .LVU483
 1799 0000 21B1     		cbz	r1, .L147
2426:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2427:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1800              		.loc 1 2427 5 is_stmt 1 view .LVU484
 1801              		.loc 1 2427 8 is_stmt 0 view .LVU485
 1802 0002 054A     		ldr	r2, .L149
 1803 0004 136A     		ldr	r3, [r2, #32]
 1804              		.loc 1 2427 19 view .LVU486
 1805 0006 0343     		orrs	r3, r3, r0
 1806 0008 1362     		str	r3, [r2, #32]
 1807 000a 7047     		bx	lr
 1808              	.L147:
2428:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2429:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2430:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2431:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1809              		.loc 1 2431 5 is_stmt 1 view .LVU487
 1810              		.loc 1 2431 8 is_stmt 0 view .LVU488
 1811 000c 024A     		ldr	r2, .L149
 1812 000e 136A     		ldr	r3, [r2, #32]
 1813              		.loc 1 2431 19 view .LVU489
 1814 0010 23EA0003 		bic	r3, r3, r0
 1815 0014 1362     		str	r3, [r2, #32]
2432:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2433:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1816              		.loc 1 2433 1 view .LVU490
 1817 0016 7047     		bx	lr
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 75


 1818              	.L150:
 1819              		.align	2
 1820              	.L149:
 1821 0018 00380240 		.word	1073887232
 1822              		.cfi_endproc
 1823              	.LFE163:
 1825              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1826              		.align	1
 1827              		.global	RCC_APB2PeriphResetCmd
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1832              	RCC_APB2PeriphResetCmd:
 1833              	.LVL121:
 1834              	.LFB164:
2434:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2435:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2436:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
2437:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
2438:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2439:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2440:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2441:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2442:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2443:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2444:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2445:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2446:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2447:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2448:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock  
2449:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2450:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2451:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2452:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2453:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2454:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2455:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2456:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2457:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2458:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2459:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2460:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2461:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2462:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2463:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2464:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2465:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2466:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2467:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2468:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1835              		.loc 1 2468 1 is_stmt 1 view -0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 0
 1838              		@ frame_needed = 0, uses_anonymous_args = 0
 1839              		@ link register save eliminated.
2469:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2470:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 76


 1840              		.loc 1 2470 3 view .LVU492
2471:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1841              		.loc 1 2471 3 view .LVU493
2472:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1842              		.loc 1 2472 3 view .LVU494
 1843              		.loc 1 2472 6 is_stmt 0 view .LVU495
 1844 0000 21B1     		cbz	r1, .L152
2473:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2474:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1845              		.loc 1 2474 5 is_stmt 1 view .LVU496
 1846              		.loc 1 2474 8 is_stmt 0 view .LVU497
 1847 0002 054A     		ldr	r2, .L154
 1848 0004 536A     		ldr	r3, [r2, #36]
 1849              		.loc 1 2474 19 view .LVU498
 1850 0006 0343     		orrs	r3, r3, r0
 1851 0008 5362     		str	r3, [r2, #36]
 1852 000a 7047     		bx	lr
 1853              	.L152:
2475:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2476:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2477:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2478:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1854              		.loc 1 2478 5 is_stmt 1 view .LVU499
 1855              		.loc 1 2478 8 is_stmt 0 view .LVU500
 1856 000c 024A     		ldr	r2, .L154
 1857 000e 536A     		ldr	r3, [r2, #36]
 1858              		.loc 1 2478 19 view .LVU501
 1859 0010 23EA0003 		bic	r3, r3, r0
 1860 0014 5362     		str	r3, [r2, #36]
2479:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2480:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1861              		.loc 1 2480 1 view .LVU502
 1862 0016 7047     		bx	lr
 1863              	.L155:
 1864              		.align	2
 1865              	.L154:
 1866 0018 00380240 		.word	1073887232
 1867              		.cfi_endproc
 1868              	.LFE164:
 1870              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1871              		.align	1
 1872              		.global	RCC_AHB1PeriphClockLPModeCmd
 1873              		.syntax unified
 1874              		.thumb
 1875              		.thumb_func
 1877              	RCC_AHB1PeriphClockLPModeCmd:
 1878              	.LVL122:
 1879              	.LFB165:
2481:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2482:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2483:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
2484:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2485:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2486:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2487:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2488:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2489:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 77


2490:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2491:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2492:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2493:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2494:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2495:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2496:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2497:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2498:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2499:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2500:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)   
2501:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2502:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2503:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2504:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2505:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices) 
2506:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2507:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2508:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2509:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2510:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
2511:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2512:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2513:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2514:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2515:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2516:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2517:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1880              		.loc 1 2517 1 is_stmt 1 view -0
 1881              		.cfi_startproc
 1882              		@ args = 0, pretend = 0, frame = 0
 1883              		@ frame_needed = 0, uses_anonymous_args = 0
 1884              		@ link register save eliminated.
2518:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2519:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 1885              		.loc 1 2519 3 view .LVU504
2520:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1886              		.loc 1 2520 3 view .LVU505
2521:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1887              		.loc 1 2521 3 view .LVU506
 1888              		.loc 1 2521 6 is_stmt 0 view .LVU507
 1889 0000 21B1     		cbz	r1, .L157
2522:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2523:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1890              		.loc 1 2523 5 is_stmt 1 view .LVU508
 1891              		.loc 1 2523 8 is_stmt 0 view .LVU509
 1892 0002 054A     		ldr	r2, .L159
 1893 0004 136D     		ldr	r3, [r2, #80]
 1894              		.loc 1 2523 20 view .LVU510
 1895 0006 0343     		orrs	r3, r3, r0
 1896 0008 1365     		str	r3, [r2, #80]
 1897 000a 7047     		bx	lr
 1898              	.L157:
2524:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2525:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2526:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2527:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 78


 1899              		.loc 1 2527 5 is_stmt 1 view .LVU511
 1900              		.loc 1 2527 8 is_stmt 0 view .LVU512
 1901 000c 024A     		ldr	r2, .L159
 1902 000e 136D     		ldr	r3, [r2, #80]
 1903              		.loc 1 2527 20 view .LVU513
 1904 0010 23EA0003 		bic	r3, r3, r0
 1905 0014 1365     		str	r3, [r2, #80]
2528:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2529:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1906              		.loc 1 2529 1 view .LVU514
 1907 0016 7047     		bx	lr
 1908              	.L160:
 1909              		.align	2
 1910              	.L159:
 1911 0018 00380240 		.word	1073887232
 1912              		.cfi_endproc
 1913              	.LFE165:
 1915              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1916              		.align	1
 1917              		.global	RCC_AHB2PeriphClockLPModeCmd
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1922              	RCC_AHB2PeriphClockLPModeCmd:
 1923              	.LVL123:
 1924              	.LFB166:
2530:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2531:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2532:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
2533:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2534:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
2535:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2536:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2537:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2538:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2539:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2540:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2541:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2542:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2543:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
2544:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2545:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2546:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2547:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2548:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2549:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1925              		.loc 1 2549 1 is_stmt 1 view -0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929              		@ link register save eliminated.
2550:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2551:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1930              		.loc 1 2551 3 view .LVU516
2552:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1931              		.loc 1 2552 3 view .LVU517
2553:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 79


 1932              		.loc 1 2553 3 view .LVU518
 1933              		.loc 1 2553 6 is_stmt 0 view .LVU519
 1934 0000 21B1     		cbz	r1, .L162
2554:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2555:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1935              		.loc 1 2555 5 is_stmt 1 view .LVU520
 1936              		.loc 1 2555 8 is_stmt 0 view .LVU521
 1937 0002 054A     		ldr	r2, .L164
 1938 0004 536D     		ldr	r3, [r2, #84]
 1939              		.loc 1 2555 20 view .LVU522
 1940 0006 0343     		orrs	r3, r3, r0
 1941 0008 5365     		str	r3, [r2, #84]
 1942 000a 7047     		bx	lr
 1943              	.L162:
2556:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2557:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2558:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2559:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 1944              		.loc 1 2559 5 is_stmt 1 view .LVU523
 1945              		.loc 1 2559 8 is_stmt 0 view .LVU524
 1946 000c 024A     		ldr	r2, .L164
 1947 000e 536D     		ldr	r3, [r2, #84]
 1948              		.loc 1 2559 20 view .LVU525
 1949 0010 23EA0003 		bic	r3, r3, r0
 1950 0014 5365     		str	r3, [r2, #84]
2560:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2561:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1951              		.loc 1 2561 1 view .LVU526
 1952 0016 7047     		bx	lr
 1953              	.L165:
 1954              		.align	2
 1955              	.L164:
 1956 0018 00380240 		.word	1073887232
 1957              		.cfi_endproc
 1958              	.LFE166:
 1960              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 1961              		.align	1
 1962              		.global	RCC_AHB3PeriphClockLPModeCmd
 1963              		.syntax unified
 1964              		.thumb
 1965              		.thumb_func
 1967              	RCC_AHB3PeriphClockLPModeCmd:
 1968              	.LVL124:
 1969              	.LFB167:
2562:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2563:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2564:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2565:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
2566:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2567:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2568:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2569:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2570:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2571:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2572:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
2573:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2574:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 80


2575:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2576:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2577:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2578:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2579:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1970              		.loc 1 2579 1 is_stmt 1 view -0
 1971              		.cfi_startproc
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 0, uses_anonymous_args = 0
 1974              		@ link register save eliminated.
2580:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2581:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1975              		.loc 1 2581 3 view .LVU528
2582:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1976              		.loc 1 2582 3 view .LVU529
2583:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1977              		.loc 1 2583 3 view .LVU530
 1978              		.loc 1 2583 6 is_stmt 0 view .LVU531
 1979 0000 21B1     		cbz	r1, .L167
2584:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2585:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1980              		.loc 1 2585 5 is_stmt 1 view .LVU532
 1981              		.loc 1 2585 8 is_stmt 0 view .LVU533
 1982 0002 054A     		ldr	r2, .L169
 1983 0004 936D     		ldr	r3, [r2, #88]
 1984              		.loc 1 2585 20 view .LVU534
 1985 0006 0343     		orrs	r3, r3, r0
 1986 0008 9365     		str	r3, [r2, #88]
 1987 000a 7047     		bx	lr
 1988              	.L167:
2586:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2587:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2588:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2589:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 1989              		.loc 1 2589 5 is_stmt 1 view .LVU535
 1990              		.loc 1 2589 8 is_stmt 0 view .LVU536
 1991 000c 024A     		ldr	r2, .L169
 1992 000e 936D     		ldr	r3, [r2, #88]
 1993              		.loc 1 2589 20 view .LVU537
 1994 0010 23EA0003 		bic	r3, r3, r0
 1995 0014 9365     		str	r3, [r2, #88]
2590:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2591:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1996              		.loc 1 2591 1 view .LVU538
 1997 0016 7047     		bx	lr
 1998              	.L170:
 1999              		.align	2
 2000              	.L169:
 2001 0018 00380240 		.word	1073887232
 2002              		.cfi_endproc
 2003              	.LFE167:
 2005              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 2006              		.align	1
 2007              		.global	RCC_APB1PeriphClockLPModeCmd
 2008              		.syntax unified
 2009              		.thumb
 2010              		.thumb_func
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 81


 2012              	RCC_APB1PeriphClockLPModeCmd:
 2013              	.LVL125:
 2014              	.LFB168:
2592:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2593:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2594:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2595:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
2596:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2597:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2598:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2599:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2600:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2601:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2602:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2603:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2604:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2605:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2606:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2607:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2608:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2609:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2610:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2611:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2612:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2613:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2614:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2615:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:   SPDIF RX clock (STM32F446xx devices) 
2616:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2617:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2618:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2619:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2620:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2621:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2622:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2623:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:   FMPI2C1 clock
2624:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2625:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2626:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2627:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2628:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2629:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2630:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2631:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2632:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2633:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2634:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2635:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2636:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2015              		.loc 1 2636 1 is_stmt 1 view -0
 2016              		.cfi_startproc
 2017              		@ args = 0, pretend = 0, frame = 0
 2018              		@ frame_needed = 0, uses_anonymous_args = 0
 2019              		@ link register save eliminated.
2637:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2638:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2020              		.loc 1 2638 3 view .LVU540
2639:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 82


 2021              		.loc 1 2639 3 view .LVU541
2640:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2022              		.loc 1 2640 3 view .LVU542
 2023              		.loc 1 2640 6 is_stmt 0 view .LVU543
 2024 0000 21B1     		cbz	r1, .L172
2641:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2642:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2025              		.loc 1 2642 5 is_stmt 1 view .LVU544
 2026              		.loc 1 2642 8 is_stmt 0 view .LVU545
 2027 0002 054A     		ldr	r2, .L174
 2028 0004 136E     		ldr	r3, [r2, #96]
 2029              		.loc 1 2642 20 view .LVU546
 2030 0006 0343     		orrs	r3, r3, r0
 2031 0008 1366     		str	r3, [r2, #96]
 2032 000a 7047     		bx	lr
 2033              	.L172:
2643:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2644:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2645:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2646:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2034              		.loc 1 2646 5 is_stmt 1 view .LVU547
 2035              		.loc 1 2646 8 is_stmt 0 view .LVU548
 2036 000c 024A     		ldr	r2, .L174
 2037 000e 136E     		ldr	r3, [r2, #96]
 2038              		.loc 1 2646 20 view .LVU549
 2039 0010 23EA0003 		bic	r3, r3, r0
 2040 0014 1366     		str	r3, [r2, #96]
2647:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2648:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2041              		.loc 1 2648 1 view .LVU550
 2042 0016 7047     		bx	lr
 2043              	.L175:
 2044              		.align	2
 2045              	.L174:
 2046 0018 00380240 		.word	1073887232
 2047              		.cfi_endproc
 2048              	.LFE168:
 2050              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 2051              		.align	1
 2052              		.global	RCC_APB2PeriphClockLPModeCmd
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2057              	RCC_APB2PeriphClockLPModeCmd:
 2058              	.LVL126:
 2059              	.LFB169:
2649:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2650:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2651:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
2652:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2653:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2654:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2655:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2656:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2657:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2658:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2659:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 83


2660:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2661:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2662:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2663:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2664:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2665:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2666:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2667:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2668:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2669:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2670:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2671:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2672:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2673:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2674:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2675:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2676:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices)
2677:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2678:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2679:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2680:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2681:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2682:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2683:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2684:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2685:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2686:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2687:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2688:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2060              		.loc 1 2688 1 is_stmt 1 view -0
 2061              		.cfi_startproc
 2062              		@ args = 0, pretend = 0, frame = 0
 2063              		@ frame_needed = 0, uses_anonymous_args = 0
 2064              		@ link register save eliminated.
2689:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2690:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 2065              		.loc 1 2690 3 view .LVU552
2691:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2066              		.loc 1 2691 3 view .LVU553
2692:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2067              		.loc 1 2692 3 view .LVU554
 2068              		.loc 1 2692 6 is_stmt 0 view .LVU555
 2069 0000 21B1     		cbz	r1, .L177
2693:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2694:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2070              		.loc 1 2694 5 is_stmt 1 view .LVU556
 2071              		.loc 1 2694 8 is_stmt 0 view .LVU557
 2072 0002 054A     		ldr	r2, .L179
 2073 0004 536E     		ldr	r3, [r2, #100]
 2074              		.loc 1 2694 20 view .LVU558
 2075 0006 0343     		orrs	r3, r3, r0
 2076 0008 5366     		str	r3, [r2, #100]
 2077 000a 7047     		bx	lr
 2078              	.L177:
2695:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2696:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2697:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 84


2698:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2079              		.loc 1 2698 5 is_stmt 1 view .LVU559
 2080              		.loc 1 2698 8 is_stmt 0 view .LVU560
 2081 000c 024A     		ldr	r2, .L179
 2082 000e 536E     		ldr	r3, [r2, #100]
 2083              		.loc 1 2698 20 view .LVU561
 2084 0010 23EA0003 		bic	r3, r3, r0
 2085 0014 5366     		str	r3, [r2, #100]
2699:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2700:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2086              		.loc 1 2700 1 view .LVU562
 2087 0016 7047     		bx	lr
 2088              	.L180:
 2089              		.align	2
 2090              	.L179:
 2091 0018 00380240 		.word	1073887232
 2092              		.cfi_endproc
 2093              	.LFE169:
 2095              		.section	.text.RCC_LSEModeConfig,"ax",%progbits
 2096              		.align	1
 2097              		.global	RCC_LSEModeConfig
 2098              		.syntax unified
 2099              		.thumb
 2100              		.thumb_func
 2102              	RCC_LSEModeConfig:
 2103              	.LVL127:
 2104              	.LFB170:
2701:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2702:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2703:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the External Low Speed oscillator mode (LSE mode).
2704:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devic
2705:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  Mode: specifies the LSE mode.
2706:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2707:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
2708:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
2709:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2710:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2711:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEModeConfig(uint8_t RCC_Mode)
2712:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2105              		.loc 1 2712 1 is_stmt 1 view -0
 2106              		.cfi_startproc
 2107              		@ args = 0, pretend = 0, frame = 0
 2108              		@ frame_needed = 0, uses_anonymous_args = 0
 2109              		@ link register save eliminated.
2713:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2714:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE_MODE(RCC_Mode));
 2110              		.loc 1 2714 3 view .LVU564
2715:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2716:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 2111              		.loc 1 2716 3 view .LVU565
 2112              		.loc 1 2716 5 is_stmt 0 view .LVU566
 2113 0000 0128     		cmp	r0, #1
 2114 0002 05D0     		beq	.L184
2717:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2718:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
2719:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2720:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 85


2721:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2722:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 2115              		.loc 1 2722 5 is_stmt 1 view .LVU567
 2116 0004 054A     		ldr	r2, .L185
 2117 0006 136F     		ldr	r3, [r2, #112]
 2118 0008 23F00803 		bic	r3, r3, #8
 2119 000c 1367     		str	r3, [r2, #112]
2723:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2724:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2120              		.loc 1 2724 1 is_stmt 0 view .LVU568
 2121 000e 7047     		bx	lr
 2122              	.L184:
2718:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2123              		.loc 1 2718 5 is_stmt 1 view .LVU569
 2124 0010 024A     		ldr	r2, .L185
 2125 0012 136F     		ldr	r3, [r2, #112]
 2126 0014 43F00803 		orr	r3, r3, #8
 2127 0018 1367     		str	r3, [r2, #112]
 2128 001a 7047     		bx	lr
 2129              	.L186:
 2130              		.align	2
 2131              	.L185:
 2132 001c 00380240 		.word	1073887232
 2133              		.cfi_endproc
 2134              	.LFE170:
 2136              		.section	.text.RCC_ITConfig,"ax",%progbits
 2137              		.align	1
 2138              		.global	RCC_ITConfig
 2139              		.syntax unified
 2140              		.thumb
 2141              		.thumb_func
 2143              	RCC_ITConfig:
 2144              	.LVL128:
 2145              	.LFB171:
2725:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2726:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
2727:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2728:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the LPTIM1 clock Source.
2729:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F410xx devices.
2730:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the LPTIM1 clock Source.
2731:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2732:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_PCLK: LPTIM1 clock from APB1 selected.
2733:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_HSI:  LPTIM1 clock from HSI selected.
2734:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSI:  LPTIM1 clock from LSI selected.
2735:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSE:  LPTIM1 clock from LSE selected.
2736:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2737:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2738:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LPTIM1ClockSourceConfig(uint32_t RCC_ClockSource)
2739:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2740:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2741:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LPTIM1_CLOCKSOURCE(RCC_ClockSource));
2742:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2743:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear LPTIM1 clock source selection source bits */
2744:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_LPTIM1SEL;
2745:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new LPTIM1 clock source */
2746:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
2747:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 86


2748:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */
2749:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2750:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
2751:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2752:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the DSI clock Source.
2753:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx devices.
2754:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the DSI clock Source.
2755:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2756:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PHY: DSI-PHY used as DSI byte lane clock source (usual case).
2757:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PLLR: PLL_R used as DSI byte lane clock source, used in case D
2758:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2759:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2760:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DSIClockSourceConfig(uint8_t RCC_ClockSource)
2761:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2762:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2763:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DSI_CLOCKSOURCE(RCC_ClockSource));
2764:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2765:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_DSICLKSource_PLLR)
2766:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2767:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2768:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2769:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2770:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2771:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2772:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2773:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2774:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /*  STM32F469_479xx */
2775:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2776:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_4
2777:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2778:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the 48MHz clock Source.
2779:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx/STM32F469_479xx devices.
2780:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the 48MHz clock Source.
2781:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2782:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLL: 48MHz from PLL selected.
2783:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLLSAI: 48MHz from PLLSAI selected.
2784:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CK48CLKSOURCE_PLLI2SQ : 48MHz from PLLI2SQ
2785:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2786:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2787:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_48MHzClockSourceConfig(uint8_t RCC_ClockSource)
2788:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2789:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2790:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_48MHZ_CLOCKSOURCE(RCC_ClockSource));
2791:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx) 
2792:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
2793:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2794:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
2795:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2796:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2797:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2798:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
2799:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2800:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif  defined(STM32F446xx)
2801:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
2802:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2803:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2804:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 87


2805:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2806:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2807:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2808:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2809:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
2810:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CK48CLKSOURCE_PLLI2SQ)
2811:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2812:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2813:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2814:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2815:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2816:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2817:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2818:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2819:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */  
2820:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2821:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2822:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2823:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SDIO clock Source.
2824:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx/STM32F446xx devices.
2825:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SDIO clock Source.
2826:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2827:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_48MHZ: 48MHz clock selected.
2828:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_SYSCLK: system clock selected.
2829:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2830:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2831:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SDIOClockSourceConfig(uint8_t RCC_ClockSource)
2832:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2833:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2834:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SDIO_CLOCKSOURCE(RCC_ClockSource));
2835:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)   
2836:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
2837:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2838:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2839:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2840:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2841:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2842:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2843:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2844:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
2845:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
2846:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2847:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
2848:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2849:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2850:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2851:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
2852:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2853:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2854:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */ 
2855:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2856:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
2857:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2858:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
2859:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2860:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 clock gating for the specified IPs.
2861:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 88


2862:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1ClockGating: specifies the AHB1 clock gating.
2863:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2864:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB1Bridge: AHB1 to APB1 clock
2865:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB2Bridge: AHB1 to APB2 clock 
2866:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_CM4DBG: Cortex M4 ETM clock
2867:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SPARE: Spare clock
2868:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SRAM: SRAM controller clock
2869:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_FLITF: Flash interface clock
2870:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_RCC: RCC clock
2871:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2872:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2873:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2874:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2875:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1ClockGatingCmd(uint32_t RCC_AHB1ClockGating, FunctionalState NewState)
2876:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2877:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2878:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCKGATING(RCC_AHB1ClockGating));
2879:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2880:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2881:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
2882:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2883:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR &= ~RCC_AHB1ClockGating;
2884:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2885:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2886:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2887:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR |= RCC_AHB1ClockGating;
2888:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2889:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2890:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2891:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2892:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SPDIFRX clock Source.
2893:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2894:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SPDIFRX clock Source.
2895:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2896:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLR: SPDIFRX clock from PLL_R selected.
2897:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLI2SP: SPDIFRX clock from PLLI2S_P selected.
2898:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2899:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2900:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SPDIFRXClockSourceConfig(uint8_t RCC_ClockSource)
2901:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2902:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2903:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SPDIFRX_CLOCKSOURCE(RCC_ClockSource));
2904:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2905:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SPDIFRXCLKSource_PLLI2SP)
2906:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2907:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
2908:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2909:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2910:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2911:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
2912:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2913:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2914:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2915:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2916:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the CEC clock Source.
2917:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2918:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the CEC clock Source.
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 89


2919:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2920:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_HSIDiv488: CEC clock from HSI/488 selected.
2921:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_LSE: CEC clock from LSE selected.
2922:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2923:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2924:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_CECClockSourceConfig(uint8_t RCC_ClockSource)
2925:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2926:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2927:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CEC_CLOCKSOURCE(RCC_ClockSource));
2928:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2929:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CECCLKSource_LSE)
2930:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2931:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
2932:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2933:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2934:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2935:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
2936:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2937:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2938:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
2939:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2940:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
2941:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2942:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the FMPI2C1 clock Source.
2943:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2944:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the FMPI2C1 clock Source.
2945:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2946:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_APB1: FMPI2C1 clock from APB1 selected.
2947:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_SYSCLK: FMPI2C1 clock from Sytem clock selected.
2948:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_HSI: FMPI2C1 clock from HSI selected.
2949:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2950:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2951:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_FMPI2C1ClockSourceConfig(uint32_t RCC_ClockSource)
2952:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2953:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2954:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FMPI2C1_CLOCKSOURCE(RCC_ClockSource));
2955:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2956:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear FMPI2C1 clock source selection source bits */
2957:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_FMPI2C1SEL;
2958:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new FMPI2C1 clock source */
2959:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
2960:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2961:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */
2962:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2963:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
2964:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2965:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2966:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
2967:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2968:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO1.
2969:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO1.
2970:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2971:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2972:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2973:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Cmd(FunctionalState NewState)
2974:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2975:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 90


2976:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2977:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2978:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = (uint32_t)NewState;
2979:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2980:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2981:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2982:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO2.
2983:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO2.
2984:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2985:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2986:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2987:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Cmd(FunctionalState NewState)
2988:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2989:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2990:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2991:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2992:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = (uint32_t)NewState;
2993:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2994:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
2995:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2996:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
2997:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
2998:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
2999:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
3000:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
3001:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                 ##### Interrupts and flags management functions #####
3002:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
3003:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3004:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
3005:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
3006:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3007:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3008:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3009:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
3010:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
3011:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3012:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3013:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3014:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3015:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3016:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3017:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
3018:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3019:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
3020:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
3021:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3022:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3023:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
3024:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2146              		.loc 1 3024 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 0
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
3025:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3026:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 2151              		.loc 1 3026 3 view .LVU571
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 91


3027:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2152              		.loc 1 3027 3 view .LVU572
3028:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2153              		.loc 1 3028 3 view .LVU573
 2154              		.loc 1 3028 6 is_stmt 0 view .LVU574
 2155 0000 21B1     		cbz	r1, .L188
3029:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3030:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
3031:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2156              		.loc 1 3031 5 is_stmt 1 view .LVU575
 2157 0002 054A     		ldr	r2, .L190
 2158 0004 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 2159              		.loc 1 3031 41 is_stmt 0 view .LVU576
 2160 0006 0343     		orrs	r3, r3, r0
 2161 0008 5373     		strb	r3, [r2, #13]
 2162 000a 7047     		bx	lr
 2163              	.L188:
3032:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3033:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3034:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3035:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
3036:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2164              		.loc 1 3036 5 is_stmt 1 view .LVU577
 2165 000c 024A     		ldr	r2, .L190
 2166 000e 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 2167              		.loc 1 3036 41 is_stmt 0 view .LVU578
 2168 0010 23EA0003 		bic	r3, r3, r0
 2169 0014 5373     		strb	r3, [r2, #13]
3037:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3038:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2170              		.loc 1 3038 1 view .LVU579
 2171 0016 7047     		bx	lr
 2172              	.L191:
 2173              		.align	2
 2174              	.L190:
 2175 0018 00380240 		.word	1073887232
 2176              		.cfi_endproc
 2177              	.LFE171:
 2179              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2180              		.align	1
 2181              		.global	RCC_GetFlagStatus
 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2186              	RCC_GetFlagStatus:
 2187              	.LVL129:
 2188              	.LFB172:
3039:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3040:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3041:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
3042:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
3043:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3044:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
3045:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
3046:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
3047:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
3048:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLSAIRDY: PLLSAI clock ready (only for STM32F42xxx/43xxx/446xx/469xx/
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 92


3049:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
3050:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
3051:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
3052:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
3053:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
3054:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
3055:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
3056:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
3057:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
3058:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
3059:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3060:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
3061:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2189              		.loc 1 3061 1 is_stmt 1 view -0
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 0
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 2193              		@ link register save eliminated.
3062:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2194              		.loc 1 3062 3 view .LVU581
3063:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2195              		.loc 1 3063 3 view .LVU582
3064:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2196              		.loc 1 3064 3 view .LVU583
3065:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3066:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3067:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 2197              		.loc 1 3067 3 view .LVU584
3068:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3069:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
3070:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2198              		.loc 1 3070 3 view .LVU585
 2199              		.loc 1 3070 18 is_stmt 0 view .LVU586
 2200 0000 4309     		lsrs	r3, r0, #5
 2201              	.LVL130:
3071:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2202              		.loc 1 3071 3 is_stmt 1 view .LVU587
 2203              		.loc 1 3071 6 is_stmt 0 view .LVU588
 2204 0002 012B     		cmp	r3, #1
 2205 0004 0BD0     		beq	.L198
3072:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
3074:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3075:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2206              		.loc 1 3075 8 is_stmt 1 view .LVU589
 2207              		.loc 1 3075 11 is_stmt 0 view .LVU590
 2208 0006 022B     		cmp	r3, #2
 2209 0008 0CD0     		beq	.L199
3076:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
3078:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3079:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
3080:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3081:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2210              		.loc 1 3081 5 is_stmt 1 view .LVU591
 2211              		.loc 1 3081 15 is_stmt 0 view .LVU592
 2212 000a 094B     		ldr	r3, .L200
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 93


 2213              	.LVL131:
 2214              		.loc 1 3081 15 view .LVU593
 2215 000c 5B6F     		ldr	r3, [r3, #116]
 2216              	.LVL132:
 2217              	.L194:
3082:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3083:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3084:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
3085:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2218              		.loc 1 3085 3 is_stmt 1 view .LVU594
 2219              		.loc 1 3085 7 is_stmt 0 view .LVU595
 2220 000e 00F01F00 		and	r0, r0, #31
 2221              	.LVL133:
3086:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2222              		.loc 1 3086 3 is_stmt 1 view .LVU596
 2223              		.loc 1 3086 42 is_stmt 0 view .LVU597
 2224 0012 C340     		lsrs	r3, r3, r0
 2225              	.LVL134:
 2226              		.loc 1 3086 6 view .LVU598
 2227 0014 13F0010F 		tst	r3, #1
 2228 0018 07D0     		beq	.L197
3087:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3088:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2229              		.loc 1 3088 15 view .LVU599
 2230 001a 0120     		movs	r0, #1
 2231              	.LVL135:
 2232              		.loc 1 3088 15 view .LVU600
 2233 001c 7047     		bx	lr
 2234              	.LVL136:
 2235              	.L198:
3073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2236              		.loc 1 3073 5 is_stmt 1 view .LVU601
3073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2237              		.loc 1 3073 15 is_stmt 0 view .LVU602
 2238 001e 044B     		ldr	r3, .L200
 2239              	.LVL137:
3073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2240              		.loc 1 3073 15 view .LVU603
 2241 0020 1B68     		ldr	r3, [r3]
 2242              	.LVL138:
3073:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2243              		.loc 1 3073 15 view .LVU604
 2244 0022 F4E7     		b	.L194
 2245              	.LVL139:
 2246              	.L199:
3077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2247              		.loc 1 3077 5 is_stmt 1 view .LVU605
3077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2248              		.loc 1 3077 15 is_stmt 0 view .LVU606
 2249 0024 024B     		ldr	r3, .L200
 2250              	.LVL140:
3077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2251              		.loc 1 3077 15 view .LVU607
 2252 0026 1B6F     		ldr	r3, [r3, #112]
 2253              	.LVL141:
3077:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2254              		.loc 1 3077 15 view .LVU608
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 94


 2255 0028 F1E7     		b	.L194
 2256              	.LVL142:
 2257              	.L197:
3089:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3090:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3091:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3092:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2258              		.loc 1 3092 15 view .LVU609
 2259 002a 0020     		movs	r0, #0
 2260              	.LVL143:
3093:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3094:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
3095:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 2261              		.loc 1 3095 3 is_stmt 1 view .LVU610
3096:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2262              		.loc 1 3096 1 is_stmt 0 view .LVU611
 2263 002c 7047     		bx	lr
 2264              	.L201:
 2265 002e 00BF     		.align	2
 2266              	.L200:
 2267 0030 00380240 		.word	1073887232
 2268              		.cfi_endproc
 2269              	.LFE172:
 2271              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 2272              		.align	1
 2273              		.global	RCC_WaitForHSEStartUp
 2274              		.syntax unified
 2275              		.thumb
 2276              		.thumb_func
 2278              	RCC_WaitForHSEStartUp:
 2279              	.LFB125:
 302:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 2280              		.loc 1 302 1 is_stmt 1 view -0
 2281              		.cfi_startproc
 2282              		@ args = 0, pretend = 0, frame = 8
 2283              		@ frame_needed = 0, uses_anonymous_args = 0
 2284 0000 00B5     		push	{lr}
 2285              	.LCFI3:
 2286              		.cfi_def_cfa_offset 4
 2287              		.cfi_offset 14, -4
 2288 0002 83B0     		sub	sp, sp, #12
 2289              	.LCFI4:
 2290              		.cfi_def_cfa_offset 16
 303:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2291              		.loc 1 303 3 view .LVU613
 303:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2292              		.loc 1 303 17 is_stmt 0 view .LVU614
 2293 0004 0023     		movs	r3, #0
 2294 0006 0193     		str	r3, [sp, #4]
 304:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 2295              		.loc 1 304 3 is_stmt 1 view .LVU615
 2296              	.LVL144:
 305:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 2297              		.loc 1 305 3 view .LVU616
 2298              	.L204:
 307:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2299              		.loc 1 307 3 view .LVU617
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 95


 309:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2300              		.loc 1 309 5 view .LVU618
 309:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2301              		.loc 1 309 17 is_stmt 0 view .LVU619
 2302 0008 3120     		movs	r0, #49
 2303 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2304              	.LVL145:
 310:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2305              		.loc 1 310 5 is_stmt 1 view .LVU620
 310:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2306              		.loc 1 310 19 is_stmt 0 view .LVU621
 2307 000e 019B     		ldr	r3, [sp, #4]
 2308 0010 0133     		adds	r3, r3, #1
 2309 0012 0193     		str	r3, [sp, #4]
 311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2310              		.loc 1 311 51 is_stmt 1 discriminator 2 view .LVU622
 311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2311              		.loc 1 311 27 is_stmt 0 discriminator 2 view .LVU623
 2312 0014 019B     		ldr	r3, [sp, #4]
 311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2313              		.loc 1 311 51 discriminator 2 view .LVU624
 2314 0016 B3F5A04F 		cmp	r3, #20480
 2315 001a 01D0     		beq	.L203
 311:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2316              		.loc 1 311 51 discriminator 1 view .LVU625
 2317 001c 0028     		cmp	r0, #0
 2318 001e F3D0     		beq	.L204
 2319              	.L203:
 313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2320              		.loc 1 313 3 is_stmt 1 view .LVU626
 313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2321              		.loc 1 313 7 is_stmt 0 view .LVU627
 2322 0020 3120     		movs	r0, #49
 2323              	.LVL146:
 313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2324              		.loc 1 313 7 view .LVU628
 2325 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 2326              	.LVL147:
 313:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2327              		.loc 1 313 6 discriminator 1 view .LVU629
 2328 0026 00B1     		cbz	r0, .L205
 315:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2329              		.loc 1 315 12 view .LVU630
 2330 0028 0120     		movs	r0, #1
 2331              	.L205:
 2332              	.LVL148:
 321:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2333              		.loc 1 321 3 is_stmt 1 view .LVU631
 322:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2334              		.loc 1 322 1 is_stmt 0 view .LVU632
 2335 002a 03B0     		add	sp, sp, #12
 2336              	.LCFI5:
 2337              		.cfi_def_cfa_offset 4
 2338              		@ sp needed
 2339 002c 5DF804FB 		ldr	pc, [sp], #4
 2340              		.cfi_endproc
 2341              	.LFE125:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 96


 2343              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2344              		.align	1
 2345              		.global	RCC_ClearFlag
 2346              		.syntax unified
 2347              		.thumb
 2348              		.thumb_func
 2350              	RCC_ClearFlag:
 2351              	.LFB173:
3097:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3098:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3099:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
3100:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
3101:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
3102:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
3103:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3104:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3105:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
3106:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2352              		.loc 1 3106 1 is_stmt 1 view -0
 2353              		.cfi_startproc
 2354              		@ args = 0, pretend = 0, frame = 0
 2355              		@ frame_needed = 0, uses_anonymous_args = 0
 2356              		@ link register save eliminated.
3107:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
3108:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2357              		.loc 1 3108 3 view .LVU634
 2358              		.loc 1 3108 6 is_stmt 0 view .LVU635
 2359 0000 024A     		ldr	r2, .L208
 2360 0002 536F     		ldr	r3, [r2, #116]
 2361              		.loc 1 3108 12 view .LVU636
 2362 0004 43F08073 		orr	r3, r3, #16777216
 2363 0008 5367     		str	r3, [r2, #116]
3109:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2364              		.loc 1 3109 1 view .LVU637
 2365 000a 7047     		bx	lr
 2366              	.L209:
 2367              		.align	2
 2368              	.L208:
 2369 000c 00380240 		.word	1073887232
 2370              		.cfi_endproc
 2371              	.LFE173:
 2373              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2374              		.align	1
 2375              		.global	RCC_GetITStatus
 2376              		.syntax unified
 2377              		.thumb
 2378              		.thumb_func
 2380              	RCC_GetITStatus:
 2381              	.LVL149:
 2382              	.LFB174:
3110:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3111:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3112:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
3113:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
3114:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3115:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3116:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 97


3117:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3118:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3119:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3120:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
3121:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446x
3122:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3123:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
3124:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3125:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
3126:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2383              		.loc 1 3126 1 is_stmt 1 view -0
 2384              		.cfi_startproc
 2385              		@ args = 0, pretend = 0, frame = 0
 2386              		@ frame_needed = 0, uses_anonymous_args = 0
 2387              		@ link register save eliminated.
3127:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2388              		.loc 1 3127 3 view .LVU639
3128:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3129:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3130:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2389              		.loc 1 3130 3 view .LVU640
3131:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3132:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
3133:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2390              		.loc 1 3133 3 view .LVU641
 2391              		.loc 1 3133 11 is_stmt 0 view .LVU642
 2392 0000 034B     		ldr	r3, .L213
 2393 0002 DB68     		ldr	r3, [r3, #12]
 2394              		.loc 1 3133 6 view .LVU643
 2395 0004 1842     		tst	r0, r3
 2396 0006 01D0     		beq	.L212
3134:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3135:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2397              		.loc 1 3135 15 view .LVU644
 2398 0008 0120     		movs	r0, #1
 2399              	.LVL150:
 2400              		.loc 1 3135 15 view .LVU645
 2401 000a 7047     		bx	lr
 2402              	.LVL151:
 2403              	.L212:
3136:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3137:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3138:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3139:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2404              		.loc 1 3139 15 view .LVU646
 2405 000c 0020     		movs	r0, #0
 2406              	.LVL152:
3140:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3141:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
3142:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2407              		.loc 1 3142 3 is_stmt 1 view .LVU647
3143:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2408              		.loc 1 3143 1 is_stmt 0 view .LVU648
 2409 000e 7047     		bx	lr
 2410              	.L214:
 2411              		.align	2
 2412              	.L213:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 98


 2413 0010 00380240 		.word	1073887232
 2414              		.cfi_endproc
 2415              	.LFE174:
 2417              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2418              		.align	1
 2419              		.global	RCC_ClearITPendingBit
 2420              		.syntax unified
 2421              		.thumb
 2422              		.thumb_func
 2424              	RCC_ClearITPendingBit:
 2425              	.LVL153:
 2426              	.LFB175:
3144:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3145:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3146:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
3147:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
3148:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3149:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3150:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3151:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3152:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3153:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3154:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
3155:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3156:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3157:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3158:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3159:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
3160:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2427              		.loc 1 3160 1 is_stmt 1 view -0
 2428              		.cfi_startproc
 2429              		@ args = 0, pretend = 0, frame = 0
 2430              		@ frame_needed = 0, uses_anonymous_args = 0
 2431              		@ link register save eliminated.
3161:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3162:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 2432              		.loc 1 3162 3 view .LVU650
3163:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3164:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
3165:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
3166:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2433              		.loc 1 3166 3 view .LVU651
 2434              		.loc 1 3166 39 is_stmt 0 view .LVU652
 2435 0000 014B     		ldr	r3, .L216
 2436 0002 9873     		strb	r0, [r3, #14]
3167:libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2437              		.loc 1 3167 1 view .LVU653
 2438 0004 7047     		bx	lr
 2439              	.L217:
 2440 0006 00BF     		.align	2
 2441              	.L216:
 2442 0008 00380240 		.word	1073887232
 2443              		.cfi_endproc
 2444              	.LFE175:
 2446              		.section	.rodata.APBAHBPrescTable,"a"
 2447              		.align	2
 2450              	APBAHBPrescTable:
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 99


 2451 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2451      01020304 
 2451      01020304 
 2451      06
 2452 000d 070809   		.ascii	"\007\010\011"
 2453              		.text
 2454              	.Letext0:
 2455              		.file 2 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.3 rel1/arm-none-eabi/include/ma
 2456              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.3 rel1/arm-none-eabi/include/sy
 2457              		.file 4 "libraries/CMSIS/Device/ST/STM32F4xx/include/stm32f4xx.h"
 2458              		.file 5 "libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 100


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:21     .text.RCC_DeInit:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:27     .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:81     .text.RCC_DeInit:0000003c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:88     .text.RCC_HSEConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:94     .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:116    .text.RCC_HSEConfig:0000000c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:121    .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:127    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:158    .text.RCC_AdjustHSICalibrationValue:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:163    .text.RCC_HSICmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:169    .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:187    .text.RCC_HSICmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:192    .text.RCC_LSEConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:198    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:241    .text.RCC_LSEConfig:0000002c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:246    .text.RCC_LSICmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:252    .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:270    .text.RCC_LSICmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:275    .text.RCC_PLLConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:281    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:319    .text.RCC_PLLConfig:0000001c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:324    .text.RCC_PLLCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:330    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:348    .text.RCC_PLLCmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:353    .text.RCC_PLLI2SConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:359    .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:386    .text.RCC_PLLI2SConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:391    .text.RCC_PLLI2SCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:397    .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:415    .text.RCC_PLLI2SCmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:420    .text.RCC_PLLSAIConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:426    .text.RCC_PLLSAIConfig:00000000 RCC_PLLSAIConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:453    .text.RCC_PLLSAIConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:458    .text.RCC_PLLSAICmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:464    .text.RCC_PLLSAICmd:00000000 RCC_PLLSAICmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:482    .text.RCC_PLLSAICmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:487    .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:493    .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:511    .text.RCC_ClockSecuritySystemCmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:516    .text.RCC_MCO1Config:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:522    .text.RCC_MCO1Config:00000000 RCC_MCO1Config
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:557    .text.RCC_MCO1Config:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:562    .text.RCC_MCO2Config:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:568    .text.RCC_MCO2Config:00000000 RCC_MCO2Config
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:603    .text.RCC_MCO2Config:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:608    .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:614    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:645    .text.RCC_SYSCLKConfig:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:650    .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:656    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:673    .text.RCC_GetSYSCLKSource:0000000c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:678    .text.RCC_HCLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:684    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:715    .text.RCC_HCLKConfig:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:720    .text.RCC_PCLK1Config:00000000 $t
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 101


C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:726    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:757    .text.RCC_PCLK1Config:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:762    .text.RCC_PCLK2Config:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:768    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:799    .text.RCC_PCLK2Config:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:804    .text.RCC_GetClocksFreq:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:810    .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1015   .text.RCC_GetClocksFreq:000000a8 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2450   .rodata.APBAHBPrescTable:00000000 APBAHBPrescTable
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1023   .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1029   .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1084   .text.RCC_RTCCLKConfig:00000030 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1089   .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1095   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1113   .text.RCC_RTCCLKCmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1118   .text.RCC_BackupResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1124   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1142   .text.RCC_BackupResetCmd:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1147   .text.RCC_I2SCLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1153   .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1171   .text.RCC_I2SCLKConfig:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1176   .text.RCC_SAIBlockACLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1182   .text.RCC_SAIBlockACLKConfig:00000000 RCC_SAIBlockACLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1213   .text.RCC_SAIBlockACLKConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1218   .text.RCC_SAIBlockBCLKConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1224   .text.RCC_SAIBlockBCLKConfig:00000000 RCC_SAIBlockBCLKConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1255   .text.RCC_SAIBlockBCLKConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1260   .text.RCC_SAIPLLI2SClkDivConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1266   .text.RCC_SAIPLLI2SClkDivConfig:00000000 RCC_SAIPLLI2SClkDivConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1300   .text.RCC_SAIPLLI2SClkDivConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1305   .text.RCC_SAIPLLSAIClkDivConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1311   .text.RCC_SAIPLLSAIClkDivConfig:00000000 RCC_SAIPLLSAIClkDivConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1345   .text.RCC_SAIPLLSAIClkDivConfig:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1350   .text.RCC_LTDCCLKDivConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1356   .text.RCC_LTDCCLKDivConfig:00000000 RCC_LTDCCLKDivConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1387   .text.RCC_LTDCCLKDivConfig:00000014 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1392   .text.RCC_TIMCLKPresConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1398   .text.RCC_TIMCLKPresConfig:00000000 RCC_TIMCLKPresConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1416   .text.RCC_TIMCLKPresConfig:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1421   .text.RCC_AHB1PeriphClockCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1427   .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1461   .text.RCC_AHB1PeriphClockCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1466   .text.RCC_AHB2PeriphClockCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1472   .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1506   .text.RCC_AHB2PeriphClockCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1511   .text.RCC_AHB3PeriphClockCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1517   .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1551   .text.RCC_AHB3PeriphClockCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1556   .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1562   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1596   .text.RCC_APB1PeriphClockCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1601   .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1607   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1641   .text.RCC_APB2PeriphClockCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1646   .text.RCC_AHB1PeriphResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1652   .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1686   .text.RCC_AHB1PeriphResetCmd:00000018 $d
ARM GAS  C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s 			page 102


C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1691   .text.RCC_AHB2PeriphResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1697   .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1731   .text.RCC_AHB2PeriphResetCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1736   .text.RCC_AHB3PeriphResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1742   .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1776   .text.RCC_AHB3PeriphResetCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1781   .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1787   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1821   .text.RCC_APB1PeriphResetCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1826   .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1832   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1866   .text.RCC_APB2PeriphResetCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1871   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1877   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1911   .text.RCC_AHB1PeriphClockLPModeCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1916   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1922   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1956   .text.RCC_AHB2PeriphClockLPModeCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1961   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:1967   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2001   .text.RCC_AHB3PeriphClockLPModeCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2006   .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2012   .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2046   .text.RCC_APB1PeriphClockLPModeCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2051   .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2057   .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2091   .text.RCC_APB2PeriphClockLPModeCmd:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2096   .text.RCC_LSEModeConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2102   .text.RCC_LSEModeConfig:00000000 RCC_LSEModeConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2132   .text.RCC_LSEModeConfig:0000001c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2137   .text.RCC_ITConfig:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2143   .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2175   .text.RCC_ITConfig:00000018 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2180   .text.RCC_GetFlagStatus:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2186   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2267   .text.RCC_GetFlagStatus:00000030 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2272   .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2278   .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2344   .text.RCC_ClearFlag:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2350   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2369   .text.RCC_ClearFlag:0000000c $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2374   .text.RCC_GetITStatus:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2380   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2413   .text.RCC_GetITStatus:00000010 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2418   .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2424   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2442   .text.RCC_ClearITPendingBit:00000008 $d
C:\Users\ktkuru\AppData\Local\Temp\cceYkVDC.s:2447   .rodata.APBAHBPrescTable:00000000 $d

NO UNDEFINED SYMBOLS
