digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_5@pointer" {
"1000118" [label="(Call,emulate_gp(ctxt, 0))"];
"1000111" [label="(Call,ctxt->ops->set_cr(ctxt, 3, tss->cr3))"];
"1000105" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000117" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000274" [label="(Call,__load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR,\n\t\t\t\t\tcpl, true, NULL))"];
"1000111" [label="(Call,ctxt->ops->set_cr(ctxt, 3, tss->cr3))"];
"1000117" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000219" [label="(Call,set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS))"];
"1000308" [label="(Call,__load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000359" [label="(Call,__load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000179" [label="(Call,reg_write(ctxt, VCPU_REGS_RBP))"];
"1000163" [label="(Call,reg_write(ctxt, VCPU_REGS_RBX))"];
"1000291" [label="(Call,__load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000114" [label="(Call,tss->cr3)"];
"1000237" [label="(Call,set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS))"];
"1000120" [label="(Literal,0)"];
"1000110" [label="(ControlStructure,if (ctxt->ops->set_cr(ctxt, 3, tss->cr3)))"];
"1000225" [label="(Call,set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS))"];
"1000325" [label="(Call,__load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000119" [label="(Identifier,ctxt)"];
"1000213" [label="(Call,set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS))"];
"1000118" [label="(Call,emulate_gp(ctxt, 0))"];
"1000113" [label="(Literal,3)"];
"1000207" [label="(Call,set_segment_selector(ctxt, tss->es, VCPU_SREG_ES))"];
"1000123" [label="(Identifier,ctxt)"];
"1000376" [label="(Call,__load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000147" [label="(Call,reg_write(ctxt, VCPU_REGS_RCX))"];
"1000342" [label="(Call,__load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000187" [label="(Call,reg_write(ctxt, VCPU_REGS_RSI))"];
"1000112" [label="(Identifier,ctxt)"];
"1000231" [label="(Call,set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS))"];
"1000195" [label="(Call,reg_write(ctxt, VCPU_REGS_RDI))"];
"1000201" [label="(Call,set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR))"];
"1000155" [label="(Call,reg_write(ctxt, VCPU_REGS_RDX))"];
"1000393" [label="(MethodReturn,static int)"];
"1000139" [label="(Call,reg_write(ctxt, VCPU_REGS_RAX))"];
"1000171" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000105" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000393"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000118" -> "1000393"  [label="DDG: ctxt"];
"1000118" -> "1000117"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000111" -> "1000118"  [label="DDG: ctxt"];
"1000105" -> "1000118"  [label="DDG: ctxt"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000114"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000114" -> "1000111"  [label="AST: "];
"1000119" -> "1000111"  [label="CFG: "];
"1000123" -> "1000111"  [label="CFG: "];
"1000111" -> "1000393"  [label="DDG: tss->cr3"];
"1000111" -> "1000393"  [label="DDG: ctxt->ops->set_cr(ctxt, 3, tss->cr3)"];
"1000105" -> "1000111"  [label="DDG: ctxt"];
"1000111" -> "1000139"  [label="DDG: ctxt"];
"1000105" -> "1000104"  [label="AST: "];
"1000105" -> "1000393"  [label="DDG: ctxt"];
"1000105" -> "1000139"  [label="DDG: ctxt"];
"1000105" -> "1000147"  [label="DDG: ctxt"];
"1000105" -> "1000155"  [label="DDG: ctxt"];
"1000105" -> "1000163"  [label="DDG: ctxt"];
"1000105" -> "1000171"  [label="DDG: ctxt"];
"1000105" -> "1000179"  [label="DDG: ctxt"];
"1000105" -> "1000187"  [label="DDG: ctxt"];
"1000105" -> "1000195"  [label="DDG: ctxt"];
"1000105" -> "1000201"  [label="DDG: ctxt"];
"1000105" -> "1000207"  [label="DDG: ctxt"];
"1000105" -> "1000213"  [label="DDG: ctxt"];
"1000105" -> "1000219"  [label="DDG: ctxt"];
"1000105" -> "1000225"  [label="DDG: ctxt"];
"1000105" -> "1000231"  [label="DDG: ctxt"];
"1000105" -> "1000237"  [label="DDG: ctxt"];
"1000105" -> "1000274"  [label="DDG: ctxt"];
"1000105" -> "1000291"  [label="DDG: ctxt"];
"1000105" -> "1000308"  [label="DDG: ctxt"];
"1000105" -> "1000325"  [label="DDG: ctxt"];
"1000105" -> "1000342"  [label="DDG: ctxt"];
"1000105" -> "1000359"  [label="DDG: ctxt"];
"1000105" -> "1000376"  [label="DDG: ctxt"];
"1000117" -> "1000110"  [label="AST: "];
"1000393" -> "1000117"  [label="CFG: "];
"1000117" -> "1000393"  [label="DDG: <RET>"];
}
