0x00000000 "PMU200: /\/ Exporting 2D eyes\n"
0x00010000 "PMU200: /\/ Exporting Channel A\n"
0x00020000 "PMU200: /\/ Exporting Channel B\n"
0x00030000 "PMU200: /\/ Exporting RX eyes\n"
0x00040000 "DfeMode = RxDfe0Static; b000\n"
0x00050000 "DfeMode = RxDfe1Static; b001\n"
0x00060000 "DfeMode = RxDfePerRankStatic; b01x\n"
0x00070000 "DfeMode = RxDfeHistoryOn; b10x\n"
0x00080001 "PMU: ERROR: Bad dfeMode: 0x%2x\n"
0x00090000 "PMU200: /\/ Exporting TX eyes\n"
0x000a0001 "num_of_ranks = %d;\n"
0x000b0001 "DfeMode = %d;\n"
0x000c0001 "dbyte_start = %d;\n"
0x000d0001 "dbyte_end = %d;\n"
0x000e0001 "laneMask = 0x%03x;\n"
0x000f0001 "messgBlock->RX2D_Delay_Weight = %d;\n"
0x00100001 "messgBlock->RX2D_Voltage_Weight = %d;\n"
0x00110001 "messgBlock->TX2D_Delay_Weight = %d;\n"
0x00120001 "messgBlock->TX2D_Voltage_Weight = %d;\n"
0x00130001 "messgBlock->CsPresentChA = %d;\n"
0x00140001 "messgBlock->CsPresentChB = %d;\n"
0x00150001 "#define MAX_LANES %d\n"
0x00160001 "#define MAX_DBYTES %d\n"
0x00170000 "twoD_Eye_t_lp54 eye[2][2][MAX_DBYTES][MAX_LANES] = {\n"
0x00180004 "[%d][%d][%d][%d] = {\n"
0x00190000 "\t\t{ /\/ data:\n"
0x001a0003 "\t\t\t{%4d,%4d}, /\/ %d\n"
0x001b0000 "\t\t}, /\/ end data\n"
0x001c0000 "/\/ center\n"
0x001d0000 "\t\t{\n"
0x001e0003 "\t\t.anchorDelay = %d,\n\t\t.optimalDelayOffset = %d,\n\t\t.voltage = %d\n"
0x001f0000 "\t\t}\n\t}, /\/ end eye\n"
0x00200000 "};/\/ end eye array\n"
0x00210040 "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x0022001f "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x00230005 "PMU4: -- DB%d L%d -- centers: anchor delay = %d, optimal delay offset = %d voltage = %d\n"
0x00240003 "PMU4: -------- 2D Read Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00250003 "PMU4: -------- 2D Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00260000 "PMU: ***** Assertion Error - terminating *****\n"
0x00270001 "PMU1: enabled dbytes mask 0x%x \n"
0x00280004 "PMU1: lp4SetPhyConf: lptr.chADbStart %u, lptr.chADbEnd %u, lptr.chBDbStart %u, lptr.chBDbEnd %u\n"
0x00290003 "PMU1: lp4SetPhyConf: lptr.CaNDevs[%u][%u] = %u\n"
0x002a0004 "PMU1: lp4X8ModeRank returns %u for chan=%u, csn=%u, messgBlock->X8Mode=0x%x\n"
0x002b0005 "PMU1 setDbi Reads Static delay 0x%x, Toggle delay 0x%x, Fast Toggle Delay 0x%x, Delta %d, rxDBI %d \n"
0x002c0002 "PMU1: acsm_init: acsm_mode %04x mxrdlat %04x\n"
0x002d0000 "PMU1: acsm RUN\n"
0x002e0000 "PMU1: acsm RUN RESIDENT SEQUENCE\n"
0x002f0000 "PMU: Error: Polling on ACSM done failed to complete in acsm_poll_done()...\n"
0x00300001 "PMU1: AcPipeEn set to %d .\n"
0x00310000 "PMU1: Beginning assert_CKE() \n"
0x00320000 "PMU1: deassert_CKE() \n"
0x00330003 "PMU3: get_cmd_dly max(%d ps, %d memclk) = %d\n"
0x00340004 "PMU3: %u psdly = %u DfiClks, %u memClks = %u DfiClks\n"
0x00350002 "PMU0: Write CSR 0x%06x 0x%04x\n"
0x00360002 "PMU0: hwt_init_ppgc_prbs(): Polynomial: %x, Deg: %d\n"
0x00370003 "PMU1: switch_ck_mode SE_CK %d SE_WDQS %d SE_WCK  %d\n"
0x00380002 "PMU1: write mr %d with 0x%x \n"
0x00390000 "PMU1: Programming MR12 for upper mode x8 device\n"
0x003a0001 "PMU3: Written MRS to CS=0x%02x\n"
0x003b0000 "PMU3: Entering Boot Freq Mode.\n"
0x003c0000 "PMU5: Writing new TxImpedances and Slew rates:\n"
0x003d0001 "PMU5: TxImpedanceDIFF0T = 0x%x\n"
0x003e0001 "PMU5: TxImpedanceDIFF0C = 0x%x\n"
0x003f0001 "PMU5: TxImpedanceSE0 = 0x%x\n"
0x00400001 "PMU5: TxImpedanceSE1 = 0x%x\n"
0x00410001 "PMU5: TxSlewDIFF0C = 0x%x\n"
0x00420001 "PMU5: TxSlewSE0 = 0x%x\n"
0x00430001 "PMU5: TxSlewSE1 = 0x%x\n"
0x00440000 "PMU3: Exiting Boot Freq Mode.\n"
0x00450000 "PMU5: Restoring original TxImpedances and Slew rates:\n"
0x00460003 "PMU1: MR slowmo debug Mo:%d mrVal:0x%x m:%d \n"
0x00470002 "PMU3: Writing MR%d OP=%x\n"
0x00480000 "PMU1: Programming MR12 for upper mode x8 device\n"
0x00490000 "PMU1: dozq in slowmo/n"
0x004a0000 "PMU1: dozq in slowmo/n"
0x004b0001 "PMU3: Written MRS to CS=0x%02x\n"
0x004c0000 "PMU3: Enable Channel A\n"
0x004d0000 "PMU3: Enable Channel B\n"
0x004e0000 "PMU3: Enable All Channels\n"
0x004f0002 "PMU1:save_mr MR: %d val: 0x%x\n"
0x00500002 "PMU1:restore_mr MR: %d val: 0x%x\n"
0x00510002 "PMU1:or_mr MR: %d val: 0x%x\n"
0x00520002 "PMU1:and_mr MR: %d val: 0x%x\n"
0x00530002 "PMU1:set_mr MR: %d val: 0x%x\n"
0x00540004 "PMU1: LP train Ch A Dbyte Start %d - End %d \n LP train Ch B Dbyte Start %d - End %d \n"
0x00550007 "PMU4: Dbyte%d: RxReplicaPathPhase 0: %d, 1: %d, 2: %d, 3: %d, 4: %d RxReplicaLcdlPh1UI %d  \n"
0x00560000 "PMU: Error: Path Phase not found.\n"
0x00570005 "PMU1: phase: %d, phase Difference: %d, phase1ui: %d, phase1ui %d%%: %d \n"
0x00580001 "PMU1: PathPhase*2: %d \n"
0x00590005 "PMU1: phase: %d, phase Difference: %d, phase1ui: %d, phase1ui %d%%: %d \n"
0x005a0000 "PMU: Error: Path Phase not found.\n"
0x005b0001 "PMU1: lock_rxReplica in Ch A db: %d \n"
0x005c0001 "PMU1: lock_rxReplica end of Ch A db: %d \n"
0x005d0001 "PMU1: lock_rxReplica in of Ch b db: %d \n"
0x005e0001 "PMU1: lock_rxReplica All bytes done db: %d \n"
0x005f0001 "PMU1: lock_pll_dll: DEBUG: pllbypass = %d\n"
0x00600002 "PMU4: SaveLcdlSeed: Saving seed seed dx:%x ac:%x\n"
0x00610000 "PMU1: in phy_defaults()\n"
0x00620003 "PMU2: getRankMaxRxen(): channel:%d maxDly 0x%x Tg %d\n"
0x00630003 "DEBUG: trained DFIMRL Rank %x Channel %d MRL %d\n"
0x00640000 "PMU4: Storing frequency change results to ACSM for 2 Pstate case\n"
0x00650002 "PMU4: Storing MR%d mrVal:0x%x\n"
0x00660005 "PMU4: Writing Pstate %d Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00670000 "PMU4: Reading Trained MRS from first pstate\n"
0x00680004 "PMU4: Reading first Pstate Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00690003 "PMU1: populates_acsm_mrw cs%d mrNum%d mrVal 0x%x \n"
0x006a0000 "PMU1: populates_acsm_delay\n"
0x006b0000 "PMU1: populates_acsm_nop\n"
0x006c0002 "PMU1: p commit_acsm_psRam psRamAddr%d, startPtr%d\n"
0x006d0001 "PMU4: Writing current pstate results to PsRam, dccm startAddr 0x%x\n"
0x006e0003 "PMU1: Type %d subtype %d csr 0x%x\n"
0x006f0002 "PMU1: dma_readwrite16(%d,0x%x)\n"
0x00700006 "PMU4: Storing MR%d mrVal:0x%x for cs %d and Channel %d psRamAddr 0x%x acsmAddr 0x%x\n"
0x00710004 "PMU4:check mb CSR start 0x%x length %d. MR start 0x%x len %d\n"
0x00720000 "PMU4: All trained results written to PS SRAM\n"
0x00730002 "PMU1: MR slowmo debug MR%d mrVal:0x%x\n"
0x00740002 "PMU3: Writing MR%d OP=%x\n"
0x00750000 "PMU3: LP5 MR16 is being written\n"
0x00760000 "PMU3: Entering CBT-M2, so insert NOPs\n"
0x00770000 "PMU3: LP4 MR13 is being written\n"
0x00780000 "PMU3: Keeping CKE high\n"
0x00790002 "PMU3: Written MR%u to CS=0x%02x\n"
0x007a0003 "PMU1: DVFSC %d WECC %d x8 %d"
0x007b0004 "PMU1: WTRCommandSpacing %d total Write Latency %d BLN %d TWTR %d\n"
0x007c0004 "PMU1: WTRCommandSpacing %d total Write Latency %d BLN %d TWTR %d\n"
0x007d0000 "PMU3: pattern_configuration: %d Debugging Pattern chosen (AA55EE01)\n"
0x007e0000 "PMU3: pattern_configuration: %d PRBS23 pattern chosen\n"
0x007f0001 "PMU3: PRBS debug pattern: 0x%x \n"
0x00800001 "PMU Error: Invalid PRBS23 Pattern Selected:  %d \n"
0x00810000 "PMU: Valid options are : 1->Prbs23 mode  or 2->pattern mode  \n"
0x00820001 "PMU Warning: Invalid DiagMisc1 selected:  %d \n"
0x00830000 "PMU Warning: Read DQ Calibration does not work in Tx Eye test \n"
0x00840000 "PMU INFO: FIFO_WR_RD is forced to run in this case \n"
0x00850001 "PMU Warning: Invalid DiagMisc1 selected:  %d \n"
0x00860000 "PMU INFO: FIFO_WR_RD is forced to run in this case \n"
0x00870001 "PMU4: Loading acsm_loading_write_read_burst for CS: %d \n"
0x00880001 "PMU Warning: Invalid DiagMisc1 selected:  %d \n"
0x00890000 "PMU INFO: FIFO_WR_RD is forced to run in this case \n"
0x008a0000 "PMU4:Infinite burst write/read starts ... \n"
0x008b0000 "PMU4: Burst    Read  test  result   format:  Byte   Lane  ErrCnt \n"
0x008c0003 "PMU4:                                        %d       %d      %d \n"
0x008d0003 "PMU4:                                        %d       %d      %d \n"
0x008e0000 "PMU4 INFO: ACSMInfiniteOLRC will be set to run burst write/read infinitely.\n"
0x008f0000 "PMU4 INFO: FIFO_WR_RD mode is force in DiagMisc1 in this case.\n"
0x00900000 "PMU4:Diagnotis FW starts Burst Write/Read Test\n"
0x00910000 "PMU4:Infinite burst write/read starts ... \n"
0x00920000 "PMU4:Diagnotis FW starts ruing Simple Write Read Test\n"
0x00930000 "PMU4: Simple Write Read test result format:  Byte   Lane  ErrCnt \n"
0x00940003 "PMU4:                                        %d       %d      %d \n"
0x00950003 "PMU4:                                        %d       %d      %d \n"
0x00960000 "PMU5:<TX Eye> No filtering is chosen \n"
0x00970000 "PMU5:<TX Eye> Odd bits are ignored from being checked by the DTSM\n"
0x00980000 "PMU5:<TX Eye> Even bits are ignored from being checked by the DTSM\n"
0x00990001 "PMU Error: Invalid DiagMisc0 selected:  %d \n"
0x009a0001 "PMU Error: Invalid DiagLane. If DiagLane=%d, WECC must be enabled. \n"
0x009b0000 "PMU5:Diagnotis FW starts ruing Tx Eye mapping ... \n"
0x009c0001 "PMU5:TX Eye saved_Vref: 0x%x ...\n"
0x009d0001 "PMU5:TX Eye saved_TxDqDlyTg: 0x%x ...\n"
0x009e0001 "PMU5:TX Eye txDqDly_sweep_start_value: 0x%x ...\n"
0x009f0001 "PMU5:TX Eye txDqDly_sweep_end_value: 0x%x ...\n"
0x00a00000 "PMU6: Diagnotis FW starts ruing Rx Eye mapping ... \n"
0x00a10001 "PMU Warning: Invalid DiagMisc1 selected:  %d \n"
0x00a20000 "PMU INFO: MR20[1:0]=0, strobeless mode selected. FIFO_WR_RD is forced to run in this case \n"
0x00a30001 "PMU6: RxClk2UIDly[9:7] is even(0) or odd(1):  %d \n"
0x00a40002 "PMU6:RX Eye saved_RxClkT2UIDly: 0x%x ... %d \n"
0x00a50002 "PMU6:RX Eye saved_RxClkC2UIDly: 0x%x ... %d \n"
0x00a60001 "PMU4: DfiFreqRatio is %d\n"
0x00a70000 "PMU5: LP5Mode CSR Programmed to LP4\n"
0x00a80001 "PMU4: DfiFreqRatio is %d\n"
0x00a90000 "PMU5: LP5Mode CSR Programmed to LP5\n"
0x00aa0001 "PMU1: diagMessgBlock->DiagTestNum:     %d  \n"
0x00ab0001 "PMU1: diagMessgBlock->DiagSubTest:     %d  \n"
0x00ac0001 "PMU1: diagMessgBlock->DiagPrbs   :     %d  \n"
0x00ad0001 "PMU1: diagMessgBlock->DiagRank   :     %d  \n"
0x00ae0001 "PMU1: diagMessgBlock->DiagChannel:     %d  \n"
0x00af0001 "PMU1: diagMessgBlock->DiagRepeatCount: %d  \n"
0x00b00001 "PMU1: diagMessgBlock->DiagLoopCount:   %d  \n"
0x00b10001 "PMU1: diagMessgBlock->DiagByte:        %d  \n"
0x00b20001 "PMU1: diagMessgBlock->DiagLane:        %d  \n"
0x00b30001 "PMU1: diagMessgBlock->DiagVrefInc:     %d  \n"
0x00b40001 "PMU1: diagMessgBlock->DiagReserved0A:  %d  \n"
0x00b50001 "PMU1: diagMessgBlock->DiagXCount:      %d  \n"
0x00b60001 "PMU1: diagMessgBlock->DiagAddrLow:     %d  \n"
0x00b70001 "PMU1: diagMessgBlock->DiagAddrHigh:    %d  \n"
0x00b80001 "PMU1: diagMessgBlock->DiagPatternLow:  %d  \n"
0x00b90001 "PMU1: diagMessgBlock->DiagPatternHigh: %d  \n"
0x00ba0001 "PMU1: diagMessgBlock->DiagMisc0:       %d  \n"
0x00bb0001 "PMU1: diagMessgBlock->DiagMisc1:       %d  \n"
0x00bc0001 "PMU1: diagMessgBlock->DiagMisc2:       %d  \n"
0x00bd0001 "PMU1: diagMessgBlock->DiagMisc3:       %d  \n"
0x00be0001 "PMU1: diagMessgBlock->DiagMisc4:       %d  \n"
0x00bf0001 "PMU1: diagMessgBlock->DiagReserved19:  %d  \n"
0x00c00001 "PMU1: diagMessgBlock->DiagReserved1A:  %d  \n"
0x00c10001 "PMU1: diagMessgBlock->DiagReserved1B:  %d  \n"
0x00c20001 "PMU1: diagMessgBlock->DiagReserved1C:  %d  \n"
0x00c30001 "PMU1: diagMessgBlock->DiagReserved1D:  %d  \n"
0x00c40001 "PMU1: diagMessgBlock->DiagReserved1F:  %d  \n"
0x00c50001 "PMU1: diagMessgBlock->DiagReserved1E:  %d  \n"
0x00c60001 "PMU1: diagMessgBlock->DiagReserved20:  %d  \n"
0x00c70001 "PMU1: diagMessgBlock->DiagReserved21:  %d  \n"
0x00c80001 "PMU1: diagMessgBlock->DiagReserved22:  %d  \n"
0x00c90001 "PMU1: diagMessgBlock->DiagReserved23:  %d  \n"
0x00ca0001 "PMU1: diagMessgBlock->DiagReserved24:  %d  \n"
0x00cb0001 "PMU1: diagMessgBlock->DiagReserved25:  %d  \n"
0x00cc0001 "PMU1: diagMessgBlock->DiagReserved26:  %d  \n"
0x00cd0001 "PMU1: diagMessgBlock->DiagReserved27:  %d  \n"
0x00ce0001 "PMU1: diagMessgBlock->DiagReserved28:  %d  \n"
0x00cf0001 "PMU1: diagMessgBlock->DiagReserved29:  %d  \n"
0x00d00001 "PMU1: diagMessgBlock->DiagReserved2A:  %d  \n"
0x00d10001 "PMU1: diagMessgBlock->DiagReserved2B:  %d  \n"
0x00d20001 "PMU1: diagMessgBlock->DiagReserved2C:  %d  \n"
0x00d30001 "PMU1: diagMessgBlock->DiagReserved2D:  %d  \n"
0x00d40001 "PMU1: diagMessgBlock->DiagReserved2F:  %d  \n"
0x00d50001 "PMU1: diagMessgBlock->DiagReserved2E:  %d  \n"
0x00d60001 "PMU1: diagMessgBlock->DiagReserved30:  %d  \n"
0x00d70001 "PMU1: diagMessgBlock->DiagReserved31:  %d  \n"
0x00d80001 "PMU1: diagMessgBlock->DiagReserved32:  %d  \n"
0x00d90001 "PMU1: diagMessgBlock->DiagReserved33:  %d  \n"
0x00da0001 "PMU1: diagMessgBlock->DiagReserved34:  %d  \n"
0x00db0001 "PMU1: diagMessgBlock->DiagReserved35:  %d  \n"
0x00dc0001 "PMU1: diagMessgBlock->DiagReserved36:  %d  \n"
0x00dd0001 "PMU1: diagMessgBlock->DiagReserved37:  %d  \n"
0x00de0001 "PMU1: diagMessgBlock->DiagReserved38:  %d  \n"
0x00df0001 "PMU1: diagMessgBlock->DiagReserved39:  %d  \n"
0x00e00001 "PMU1: diagMessgBlock->DiagReserved3A:  %d  \n"
0x00e10001 "PMU1: diagMessgBlock->DiagReserved3B:  %d  \n"
0x00e20001 "PMU1: diagMessgBlock->DiagReserved3C:  %d  \n"
0x00e30001 "PMU1: diagMessgBlock->DiagReserved3D:  %d  \n"
0x00e40001 "PMU1: diagMessgBlock->DiagReserved3E:  %d  \n"
0x00e50001 "PMU1: diagMessgBlock->DiagReserved3F:  %d  \n"
0x00e60003 "PMU4: Mode Register Write ChannelA Rank%d MR%d=0x%x \n"
0x00e70003 "PMU4: Mode Register Write ChannelB Rank%d MR%d=0x%x \n"
0x00e80001 "PMU Error: Invalid DiagChannel selected:  %d , Valid value is 0/1. \n"
0x00e90001 "PMU Error: Invalid DiagChannel selected:  %d , Valid value is 0/1. \n"
0x00ea0003 "PMU4: Mode Register Read after MRW ChannelA Rank%d MR%d = 0x%x \n"
0x00eb0003 "PMU4: Mode Register Read after MRW ChannelB Rank%d MR%d = 0x%x \n"
0x00ec0003 "PMU4: Mode Register Read => MR%d ChA DB%d : 0x%x \n"
0x00ed0003 "PMU4: Mode Register Read => MR%d ChB DB%d : 0x%x \n"
0x00ee0000 "PMU: Error: Mismatched internal revision between DCCM and ICCM images\n"
0x00ef0000 "PMU10:Diagnostic FW revision check PASSED \n"
0x00f00002 "PMU4: <diag_getDqs2Dq> Dbyte %d dqs2dq = %d/64\n"
0x00f10000 "PMU1:Diagnotis FW starts ruing DevInit\n"
0x00f20001 "PMU Error: Invalid DiagTestNum selected:  %d \n"
0x00f30003 "PMU3: data_scan_acsm_seq pattern = %d, start addr = %d, stop_addr = %d\n"
0x00f40001 "PMU Error: Invalid Training Pattern Enum Selected %d.\n"
0x00f50000 "Swizzle not enabled when trying to enable dbi inverts.\n"
0x00f60001 "PMU1: RdWrInvert 0x%x"
0x00f70003 "PMU1: **** data_scan_init trainingCsr(read type) %d pattern %d, cs %d\n"
0x00f80001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x00f90005 "pmu1: InternalStatus 0x%x, pattern enum 0x%x, delay step size %d, use trained data %d, use4uiscan %d\n"
0x00fa0005 "PMU4: Data Collection iterations 0x%x trainingCsr %d traininPatternEnum %d doDBI %d vrefStepSize %d\n"
0x00fb0000 "PMU: Error: Invalid VREF CSR \n"
0x00fc0002 "PMU2: DB:%i, lane:%i: "
0x00fd0005 "PMU2: left = %i, right = %i, lastLeft = %i, lastRight = %i, delayStepSize = %i\n"
0x00fe0005 "PMU2: left = %i, right = %i, lastLeft = %i, lastRight = %i, delayStepSize = %i\n"
0x00ff0001 "PMU2:anchorDelay = %i\n"
0x01000001 "pmu1: internalTrainingStage 0x%x \n"
0x01010006 "PMU: Error: Invalid eye width in 1D scan eye is less than 6 delay steps wide, actual width is %d for Dbyte:%d, Lane: %d, Rank: %d,DFE: %d specified in read or write training stage %d.\n"
0x01020006 "PMU1: 2D eye DFE %d, cs %d, db %d, Lane %d, center %d, left edge %d \n"
0x01030000 "PMU1: read scanning Top of eye "
0x01040001 " %3d"
0x01050000 "\nPMU1: read scanning Bot of eye "
0x01060001 " %3d"
0x01070000 "\n"
0x01080005 "PMU3: ****read Scanning passing region Left %d/64 Right %d/64, eyeCenter %d/64 , startDelay %d Fine, anchor delay %d \n"
0x01090007 "PMU1: start %d stop %d  step %d ad %d fixed %d rptr%d to %d \n"
0x010a0004 "PMU4: Vref start %d stop %d step %d dac %d\n"
0x010b0006 "PMU1: **** read Scanning pattern enum %d read type %d numTransactions %d scan64 %d startDly 0x%x doDBI %d****\n"
0x010c0003 "PMU1: doDBI=%x mxRdLat training pstate %d, do DBI Pattern %d\n"
0x010d0001 "PMU1: mxRdLat search for cs %d\n"
0x010e0003 "PMU4: CS %d Dbyte %d worked with DFIMRL = %d DFICLKs \n"
0x010f0003 "PMU3: MaxRdLat Read Lane err mask for csn %d DFIMRL %2d, All dbytes = 0x%03x\n"
0x01100002 "PMU3: Found DFIMRL for channel a of cs %d, DFIMRL=%d\n"
0x01110002 "PMU3: Found DFIMRL for channel b of cs %d, DFIMRL=%d\n"
0x01120002 "PMU3: Found DFIMRL for all channel of cs %d, DFIMRL=%d\n"
0x01130001 "PMU: Error: CS%d failed to find a DFIMRL setting that worked for all bytes during MaxRdLat training\n"
0x01140002 "PMU3: Smallest passing DFIMRL for all dbytes in CS%d = %d DFIClks\n"
0x01150000 "PMU: Error: No passing DFIMRL value found for any chip select during MaxRdLat training\n"
0x01160001 "PMU1 eye before shift <TOP  Bottom>  shift %d \n"
0x01170001 " %3d"
0x01180000 "\n"
0x01190001 " %3d"
0x011a0000 "\n"
0x011b0000 "PMU1 eye after shift <TOP  Bottom> \n"
0x011c0001 " %3d"
0x011d0000 "\n"
0x011e0001 " %3d"
0x011f0000 "\n"
0x01200006 "PMU1: eye cs %d db %d lane %d raw delay %d raw vref0 %d vref1 %d \n"
0x01210004 "PMU1: eye cs %d db %d lane %d raw delay %d\n"
0x01220003 "\n cs %d, db %d, lane %d: "
0x01230008 "PMU1: DB%dL%d; PPT2 debug savedResult %d, startDelayFine %d, leftEdge %d, rightEdge %d, left %d, right %d \n"
0x01240000 "PMU: Left+right larger than 64\n"
0x01250000 "PMU: RxClkT and previous was larger than 2 ui\n"
0x01260003 "PMU: Error: Both True and compliment are open on the left. CS:%d db:%d, lane:%d \n"
0x01270003 "PMU: Error: Both True and compliment are open on the right. CS:%d db:%d, lane:%d \n"
0x01280004 "PMU1: PPT2 csrLeft %d, left %d, csrRight %d, right %d\n"
0x01290004 "PMU1: PPT2 Results csrIndex %d, value %d, left %d, right %d\n"
0x012a0002 "PMU10: PHY TOTALS - NUM_DBYTES %d NUM_NIBBLES %d \n"
0x012b0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR4\n"
0x012c0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR5\n"
0x012d0005 "PMU10: Pstate%d MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR11_A0=0x%02X\n"
0x012e0005 "PMU10: Pstate%d MRS MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X MR22_A0=0x%02X\n"
0x012f0005 "PMU10: Pstate%d MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR11_A1=0x%02X\n"
0x01300005 "PMU10: Pstate%d MRS MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X MR22_A1=0x%02X\n"
0x01310005 "PMU10: Pstate%d MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR11_B0=0x%02X\n"
0x01320005 "PMU10: Pstate%d MRS MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X MR22_B0=0x%02X\n"
0x01330005 "PMU10: Pstate%d MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR11_B1=0x%02X\n"
0x01340005 "PMU10: Pstate%d MRS MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X MR22_B1=0x%02X\n"
0x01350005 "PMU10: Pstate%d MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR10_A0=0x%02X\n"
0x01360005 "PMU10: Pstate%d MRS MR11_A0=0x%02X MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X\n"
0x01370005 "PMU10: Pstate%d MRS MR15_A0=0x%02X MR16_A0=0x%02X MR17_A0=0x%02X MR18_A0=0x%02X\n"
0x01380005 "PMU10: Pstate%d MRS MR19_A0=0x%02X MR20_A0=0x%02X MR21_A0=0x%02X MR22_A0=0x%02X\n"
0x01390005 "PMU10: Pstate%d MRS MR24_A0=0x%02X MR25_A0=0x%02X MR26_A0=0x%02X MR27_A0=0x%02X\n"
0x013a0005 "PMU10: Pstate%d MRS MR28_A0=0x%02X MR30_A0=0x%02X MR31_A0=0x%02X MR32_A0=0x%02X\n"
0x013b0005 "PMU10: Pstate%d MRS MR33_A0=0x%02X MR34_A0=0x%02X MR37_A0=0x%02X MR40_A0=0x%02X\n"
0x013c0002 "PMU10: Pstate%d MRS MR41_A0=0x%02X\n"
0x013d0005 "PMU10: Pstate%d MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR10_A1=0x%02X\n"
0x013e0005 "PMU10: Pstate%d MRS MR11_A1=0x%02X MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X\n"
0x013f0005 "PMU10: Pstate%d MRS MR15_A1=0x%02X MR16_A1=0x%02X MR17_A1=0x%02X MR18_A1=0x%02X\n"
0x01400005 "PMU10: Pstate%d MRS MR19_A1=0x%02X MR20_A1=0x%02X MR21_A1=0x%02X MR22_A1=0x%02X\n"
0x01410005 "PMU10: Pstate%d MRS MR24_A1=0x%02X MR25_A1=0x%02X MR26_A1=0x%02X MR27_A1=0x%02X\n"
0x01420005 "PMU10: Pstate%d MRS MR28_A1=0x%02X MR30_A1=0x%02X MR31_A1=0x%02X MR32_A1=0x%02X\n"
0x01430005 "PMU10: Pstate%d MRS MR33_A1=0x%02X MR34_A1=0x%02X MR37_A1=0x%02X MR40_A1=0x%02X\n"
0x01440002 "PMU10: Pstate%d MRS MR41_A1=0x%02X\n"
0x01450005 "PMU10: Pstate%d MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR10_B0=0x%02X\n"
0x01460005 "PMU10: Pstate%d MRS MR11_B0=0x%02X MR12B00=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X\n"
0x01470005 "PMU10: Pstate%d MRS MR15_B0=0x%02X MR16_B0=0x%02X MR17_B0=0x%02X MR18_B0=0x%02X\n"
0x01480005 "PMU10: Pstate%d MRS MR19_B0=0x%02X MR20_B0=0x%02X MR21_B0=0x%02X MR22_B0=0x%02X\n"
0x01490005 "PMU10: Pstate%d MRS MR24_B0=0x%02X MR25_B0=0x%02X MR26_B0=0x%02X MR27_B0=0x%02X\n"
0x014a0005 "PMU10: Pstate%d MRS MR28_B0=0x%02X MR30_B0=0x%02X MR31_B0=0x%02X MR32_B0=0x%02X\n"
0x014b0005 "PMU10: Pstate%d MRS MR33_B0=0x%02X MR34_B0=0x%02X MR37_B0=0x%02X MR40_B0=0x%02X\n"
0x014c0002 "PMU10: Pstate%d MRS MR41_B0=0x%02X\n"
0x014d0005 "PMU10: Pstate%d MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR10_B1=0x%02X\n"
0x014e0005 "PMU10: Pstate%d MRS MR11_B1=0x%02X MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X\n"
0x014f0005 "PMU10: Pstate%d MRS MR15_B1=0x%02X MR16_B1=0x%02X MR17_B1=0x%02X MR18_B1=0x%02X\n"
0x01500005 "PMU10: Pstate%d MRS MR19_B1=0x%02X MR20B10=0x%02X MR21_B1=0x%02X MR22_B1=0x%02X\n"
0x01510005 "PMU10: Pstate%d MRS MR24_B1=0x%02X MR25_B1=0x%02X MR26_B1=0x%02X MR27_B1=0x%02X\n"
0x01520005 "PMU10: Pstate%d MRS MR28_B1=0x%02X MR30_B1=0x%02X MR31_B1=0x%02X MR32_B1=0x%02X\n"
0x01530005 "PMU10: Pstate%d MRS MR33B10=0x%02X MR34_B1=0x%02X MR37_B1=0x%02X MR40_B1=0x%02X\n"
0x01540002 "PMU10: Pstate%d MRS MR41_B1=0x%02X\n"
0x01550001 "PMU4: DfiFreqRatio is %d\n"
0x01560000 "PMU5: LP5Mode CSR Programmed to LP4\n"
0x01570001 "PMU4: DfiFreqRatio is %d\n"
0x01580000 "PMU5: LP5Mode CSR Programmed to LP5\n"
0x01590000 "PMU4: writeRxenAcsm()\n"
0x015a0000 "PMU1: writeRxenAcsm()\n"
0x015b0002 "PMU1: In rxenb_train() csn=%d pstate=%d\n"
0x015c0000 "PMU4: Finding DQS falling edge\n"
0x015d0000 "PMU4: Searching for  read preamble\n"
0x015e0004 "PMU4: dtsm failed Bytes : %2x %2x %2x %2x \n"
0x015f0002 "PMU3: Preamble search pass=%d anyfail=%d\n"
0x01600000 "PMU: Error: RxEn training preamble not found\n"
0x01610000 "PMU4: Found DQS pre-amble\n"
0x01620000 "PMU4: +of burst\n"
0x01630001 "PMU3: Decreasing RxEn delay by %d fine step to allow full capture of reads\n"
0x01640002 "PMU1: In rxStrobless_train() csn=%d pstate=%d\n"
0x01650000 "PMU3: Searching for coarse strobless setting\n"
0x01660002 "PMU3: present CS %d CS %d\n"
0x01670003 "PMU1: DoDbi %d doRdDbi %d doWrDBI %d \n"
0x01680004 "PMU3: Training DIMM %d CSn %d doDBI %d stage %d \n"
0x01690000 "PMU3:Writing all MRs to fsp 1\n"
0x016a0000 "PMU4: starting devinit\n"
0x016b0000 "PMU10:Quickboot mode.\n"
0x016c0000 "PMU1: Power Down Exit\n"
0x016d0000 "PMU3: devinit - entered slowmo\n"
0x016e0000 "PMU1: devinit - !bootfreq_enabled - assert_cke\n"
0x016f0000 "PMU3: Writing MRs\n"
0x01700003 "PMU3: slowmo boot clock divider %d; index = %u, AC Bump Clock Factor = %u\n"
0x01710000 "PMU10: Starting RXEN training for all ranks\n"
0x01720000 "PMU10: Starting Rx Dig Strobe training for all ranks\n"
0x01730000 "PMU10: Starting RXEN training for all ranks\n"
0x01740000 "PMU10: Starting write leveling fine delay training for all ranks\n"
0x01750000 "PMU10: Starting write leveling coarse delay training for all ranks\n"
0x01760000 "PMU10: Starting SI friendly RdDqs training for all ranks\n"
0x01770000 "PMU10: Starting RdDqs training for all ranks\n"
0x01780000 "PMU10: SKipping SI friendly RdDqs training in Strobeless mode\n"
0x01790000 "PMU10: Starting DRAM DCA training for all ranks\n"
0x017a0000 "PMU10: Starting Rx DCA training for all ranks\n"
0x017b0000 "PMU10: Skipping Rx DCA training in Strobeless mode\n"
0x017c0000 "PMU10: Starting DRAM TxDFE training for all ranks\n"
0x017d0000 "PMU10: Starting WrDq training for all ranks\n"
0x017e0000 "PMU10: Starting Tx DCA training for all ranks\n"
0x017f0000 "PMU10: Starting PPT2 Tx training for all ranks\n"
0x01800000 "PMU4: pmu_2Dtrain() - PPT2 WECC Training\n"
0x01810000 "PMU10: Starting PPT2 Rx training for all ranks\n"
0x01820000 "PMU10: Starting MaxRdLat training\n"
0x01830001 "PMU10: TEST trainlane8=%x \n"
0x01840001 "PMU Error: Invalid Reserved13 Selected:  0x%x \n"
0x01850003 "PMU10: global_PUBREV:0x%x  csr_PUBREV:0x%x  msgReserved13:0x%x  \n"
0x01860000 "PMU1: Message block contents\n"
0x01870000 "PMU200: ABOUT TO RUN FLAG INSTRUCTION\n"
0x01880000 "PMU200: ABOUT TO TRIGGER DIVIDE BY ZERO TRAP\n"
0x01890001 "PMU200: TRIGGERED DIVIDE BY ZERO TRAP temp2 = %d\n"
0x018a0000 "PMU Error: Failed to take halt handler on divide by zero\n"
0x018b0000 "PMU10: Starting Device init\n"
0x018c0001 "PMU10: **** Start LPDDR4 Training. PMU Firmware Revision 0x%04x ****\n"
0x018d0001 "PMU10: **** Start LPDDR5 Training. PMU Firmware Revision 0x%04x ****\n"
0x018e0005 "PMU10:  PUBVAR=%x  PUBREV=%x CUSTPUBREV=%x PHYREV=%x CUSTPHYREV=%x \n"
0x018f0000 "PMU: Error: Mismatched internal revision between DCCM and ICCM images\n"
0x01900001 "PMU10: **** Testchip %d Specific Firmware ****\n"
0x01910000 "PMU4: pmu_init() complete\n"
0x01920000 "PMU10: Starting CA training for all ranks\n"
0x01930000 "PMU10: Running DQS2DQ Oscillator for all ranks\n"
0x01940000 "PMU10: Starting LP3\n"
0x01950002 "PMU1: 1st RxDfe0FifoInfo[%d]= %x \n"
0x01960002 "PMU1: 2nd rdLoc[%d]= %x \n"
0x01970002 "PMU1: 3rd rdloc+ui[%d]= %x \n"
0x01980000 "PMU: ERROR: Wrong strobe mode chosen for lpEnterExitAsyncMode\n"
0x01990005 "PMU3: fixRxEnBackOff csn:%d db:%d dn:%d bo:%d dly:%x\n"
0x019a0001 "PMU3: fixRxEnBackOff dly:%x\n"
0x019b0000 "PMU3: Entering setupPpt\n"
0x019c0000 "PMU3: Start lpPopulateHighLowBytes\n"
0x019d0004 "PMU3: chan = %u, csn = %u, x8: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x019e0004 "PMU3: chan = %u, csn = %u, x8: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x019f0004 "PMU3: chan = %u, csn = %u, x16: dev_id = %u, lptr.CaLowByte[chan][csn][dev_id] = %u\n"
0x01a00004 "PMU3: chan = %u, csn = %u, x16: dev_id = %u, lptr.CaHighByte[chan][csn][dev_id] = %u\n"
0x01a10001 "PMU3: Reading MR%u\n"
0x01a20003 "PMU3:getDqs2Dq read %x from dbyte %d csn %d\n"
0x01a30003 "PMU3:getDqs2Dq(2) read %x from dbyte %d csn %d\n"
0x01a40002 "PMU3: Dbyte %d dqs2dq = %d osc count\n"
0x01a50002 "PMU4: Dbyte %d dqs2dq = %d/64\n"
0x01a60002 "PMU4: Dbyte %d wck2dqi = %d/64\n"
0x01a70003 "PMU3:getDqs2Dq set dqs2dq:%d/64 ui (%d ps) from dbyte %d\n"
0x01a80000 "PMU4: Enter self refresh\n"
0x01a90000 "PMU1: Exit self refresh\n"
0x01aa0005 "PMU1: read_delay: db%d lane%d delays[%2d] = 0x%02x (max 0x%02x)\n"
0x01ab0001 "PMU5: ID=%d -- db0  db1  db2  db3 --\n"
0x01ac0005 "PMU5: [%d]:0x %4x %4x %4x %4x \n"
0x01ad0003 "PMU2: dump delays - pstate=%d dimm=%d csn=%d\n"
0x01ae0000 "PMU3: Printing Mid-Training Delay Information\n"
0x01af0001 "PMU5: CS%d <<KEY>> 0 TrainingCntr <<KEY>> coarse(15:10) fine(9:0)\n"
0x01b00001 "PMU5: CS%d <<KEY>> 0 RxEnDly, 1 RxClkTDly, 2 RxClkCDly, 3 VrefDAC0, 4 VrefDAC1, 5 VrefDAC2, 6 VrefDAC3 <<KEY>> coarse(10:6) fine(5:0)\n"
0x01b10001 "PMU5: CS%d <<KEY>> 0 TxDqsDly, 1 TxDqDly, 2 MR14 <<KEY>> coarse(9:6) fine(5:0)\n"
0x01b20001 "PMU5: CS%d <<KEY>> 0 WckDly, 1 TxDqDly, 2 MR14/MR15, 3 TxDqsDly  <<KEY>> coarse(9:6) fine(5:0)\n"
0x01b30002 "PMU2: dump MR24 - dimm=%d csn=%d\n"
0x01b40000 "PMU5: all CS <<KEY>> 0 MR24 <<KEY>>\n"
0x01b50000 "PMU5: all CS <<KEY>> 0 DFIMRL <<KEY>> Units = DFI clocks\n"
0x01b60000 "PMU5: all CS <<KEY>> VrefDACs <<KEY>> DAC(6:0)\n"
0x01b70000 "PMU1: Set DMD in MR13 and wrDBI in MR3 for training\n"
0x01b80009 "PMU1: sanitize MR 1: 0x%x  2: 0x%x 11: 0x%x, 13: 0x%x 3: 0x%x 16: 0x%x 17: 0x%x 22: 0x%x 24: 0x%x \n"
0x01b90000 "PMU1: Set DMD in MR13 and wrDBI in MR3 for training\n"
0x01ba000a "PMU1: sanitize MR 1: 0x%x MR 2: 0x%x 11:0x%x 13: 0x%x 3: 0x%x 16: 0x%x 17: 0x%x MR 20: 0x%x 24: 0x%x MR41:0x%x\n"
0x01bb0000 "PMU: Error: getMaxRxen() failed to find largest rxen nibble delay\n"
0x01bc0003 "PMU2: getMaxRxen(): maxDly %d maxTg %d maxNib %d\n"
0x01bd0001 "PMU3: Calculating CDDs for pstate %d\n"
0x01be0003 "PMU3: rxDly[%d][%d] = %d\n"
0x01bf0003 "PMU3: txDly[%d][%d] = %d\n"
0x01c00003 "PMU3: allFine CDD_RR_%d_%d = %d\n"
0x01c10003 "PMU3: allFine CDD_WW_%d_%d = %d\n"
0x01c20003 "PMU3: CDD_RR_%d_%d = %d\n"
0x01c30003 "PMU3: CDD_WW_%d_%d = %d\n"
0x01c40003 "PMU3: allFine CDD_RW_%d_%d = %d\n"
0x01c50003 "PMU3: allFine CDD_WR_%d_%d = %d\n"
0x01c60003 "PMU3: CDD_RW_%d_%d = %d\n"
0x01c70003 "PMU3: CDD_WR_%d_%d = %d\n"
0x01c80001 "PMU1: enter_lp3: DEBUG: pllbypass = %d\n"
0x01c90001 "PMU1: enter_lp3: DEBUG: forcecal = %d\n"
0x01ca0001 "PMU1: enter_lp3: DEBUG: pllmaxrange = 0x%x\n"
0x01cb0001 "PMU1: enter_lp3: DEBUG: dacval_out = 0x%x\n"
0x01cc0001 "PMU1: enter_lp3: DEBUG: pllctrl3 = 0x%x\n"
0x01cd0000 "PMU3: Loading DRAM with BIOS supplied MR values and entering self refresh prior to exiting PMU code.\n"
0x01ce0002 "PMU1: do background %d mr28 val 0x%x \n"
0x01cf0006 "PMU4: calculated RxClkT2uiDly for dbyte %d coarse  %d fine %d tPhyDQS2DQ: %d select phase %d raw path phase %d\n"
0x01d00004 "PMU1: switch_FSP0 MR1 0x%x MR20 0x%x chan %d csn%d\n"
0x01d10002 "PMU3: In function save_restore_phy_csrs, num_csrs = %u, save = %u\n"
0x01d20004 "PMU1: raw rxClkEstimate for DBYTE%d: 0x%x, 2UIdly: 0x%x, isSecondRun %d\n"
0x01d30004 "PMU1: dbyte%d raw txWck Estimate %d ui, txWckDlyFine %d ui, estimate tDqs2dq %d ui \n"
0x01d40001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x01d50005 "PMU1: Results of scan: DB:%u lane %d state:%u, left:%u, right%u\n"
0x01d60005 "PMU1: delay output Lane %d delay %u delayLeft %u delayRight %u startDelayFine %u\n"
0x01d70001 "PMU201:t_meas %d\n"
0x01d80001 "PMU3: got %d for cl in load_wrlvl_acsm\n"
0x01d90001 "PMU4: fine_wrlvl_iterations = %u\n"
0x01da0000 "PMU1: Star/Stop Wck toggles \n"
0x01db0002 "PMU3: Configure CKR for channel %u, rank %u\n"
0x01dc0001 "PMU4: fine_wrlvl_iterations = %u\n"
0x01dd0001 "PMU1: Writing %u to csr_ACSMWckFreqSwTogglePulseDelay register\n"
0x01de0000 "PMU3: Power Down DQS receiver\n"
0x01df0000 "PMU4: LP5 WrLvl Coarse:  ACSMLowSpeedClock divider was 0, setting it to 1\n"
0x01e00001 "PMU4: Programming LP5 coarse write leveling sequence, rcnt = %u\n"
0x01e10001 "PMU4: strb2dq64ths = %u\n"
0x01e20004 "PMU4: lane = %u, strbFine = %u, txdq_delays[%u] = %u\n"
0x01e30003 "PMU4: db = %u:: initial coarse = %u, fine = %u \n"
0x01e40000 "PMU4: Changing coarse to minimum value\n"
0x01e50002 "PMU4: New: coarse = %u, fine = %u \n"
0x01e60003 "PMU4: After increase by %u :: coarse = %u, fine = %u \n"
0x01e70003 "PMU4: After decrease by %u :: coarse = %u, fine = %u \n"
0x01e80004 "PMU5: Dbyte%2d, csr 0x%x (coarse: %u, fine: %u)\n"
0x01e90002 "PMU5: CSR values of channel %d, rank %d after fine write leveling phase are:\n"
0x01ea0001 "PMU4: WrLvlTrainOpt is 0x%x\n"
0x01eb0000 "PMU10: Skipping LP5 WrLvl coarse training\n"
0x01ec0000 "PMU3: Enabling PHY's WCK ODT for LP5 Coarse WrLvl training\n"
0x01ed0002 "PMU4: Starting WrLvl Coarse training for channel %u rank %u\n"
0x01ee0001 "PMU3: ACSMLowSpeedClockDelay = 0x%x\n"
0x01ef0001 "PMU3: ACSMLowSpeedClockEnable = 0x%x\n"
0x01f00000 "PMU4: Coarse write leveling hardware search starts\n"
0x01f10002 "PMU4: Coarse write leveling value for DBYTE %u found, TxWckDly=0x%04x\n"
0x01f20000 "PMU4: Setting first_iteration_sampled_ck_high\n"
0x01f30003 "PMU4: Coarse write leveling dbyte%2d fails for coarse: %u, fine =%u\n"
0x01f40000 "PMU4: Coarse write leveling special case\n"
0x01f50003 "PMU4: Coarse write leveling special case, dbyte%2d: coarse: %u, fine =%u\n"
0x01f60003 "PMU4: Coarse write leveling corner case: DBYTE %u, coarse = %d, TxWckDly=0x%04x\n"
0x01f70003 "PMU4: Coarse write leveling dbyte%2d failed even for coarse: %u, fine =%u\n"
0x01f80000 "PMU: Error: Failed write leveling coarse\n"
0x01f90000 "PMU5: CSR values after coarse write leveling phase are:\n"
0x01fa0003 "PMU4: Generating WrLvl fine shmoo with step_size = %u, for channel %u rank %d\n"
0x01fb0001 "PMU4: Wck[%d]  "
0x01fc0002 "\nUI%02u - UI%02u "
0x01fd0008 "%x%x%x%x%x%x%x%x"
0x01fe0000 "\n"
0x01ff0003 "PMU5: Starting WrLvl fine for channel %u rank %d, pstate%d\n"
0x02000000 "PMU4: Doing fine write leveling with large step\n"
0x02010000 "PMU4: Doing fine write leveling with small steps\n"
0x02020000 "PMU4: Exiting write leveling mode\n"
0x02030003 "PMU1: In write_level_coarse() csn=%d dimm=%d pstate=%d\n"
0x02040003 "PMU3: left eye edge search db:%d ln:%d dly:0x%x\n"
0x02050003 "PMU3: right eye edge search db:%d ln:%d dly:0x%x\n"
0x02060005 "PMU3: db:%d ln:%d, odly=%u dly=%u, maxdq=%u\n"
0x02070004 "PMU3: eye center db:%d ln:%d dly:0x%x (maxdq:%x)\n"
0x02080003 "PMU3: Wrote to TxDqDly db:%d ln:%d dly:0x%x\n"
0x02090002 "PMU3: Coarse write leveling dbyte%2d is still failing for TxDqsDly=0x%04x\n"
0x020a0002 "PMU4: Coarse write leveling iteration %d saw %d data miscompares across the entire phy\n"
0x020b0000 "PMU: Error: Failed write leveling coarse\n"
0x020c0001 "PMU0: chan: %0d\n"
0x020d0004 "PMU0: CHAN %0x delays_tg[%x][%x]: %0x\n"
0x020e0005 "PMU0: MAX_CHAN %x MAX_RANKS %x MAX_DBYTES %x avg %x rank_i: %x \n"
0x020f0006 "PMU4: (Chan %x Rank %x db %x ) : Average = %x Average Coarse = %x, Average Fine = %x\n"
0x02100007 "PMU0: (chan %x rank %x db %x ) : avg= %0x delay_csr_addr= %0x delay_csr_addr+destTg= %0x delay= %0x\n"
