gplcver
------------------------------------------
Open-source interpreted Verilog simulator with a feature set and performance
similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some
Verilog-2001 features. Full support for Verilog PLIs.

Runtime requirements:
  cygwin-3.3.6-1

Build requirements:
(besides corresponding -devel packages)
  binutils-2.39-1
  cygport-0.35.3-1
  gcc-core-11.3.0-1
  make-4.3-1

Canonical website:
  https://sourceforge.net/projects/gplcver/

Canonical download:
  mirror://sourceforge/gplcver/gplcver-2.12a.src.tar.bz2

-------------------------------------------

Build instructions:
  1. unpack gplcver-2.12a-X-src.tar.xz
  2. if you use setup to install this src package,
     it will be unpacked under /usr/src automatically
        % cd /usr/src
        % cygport ./gplcver-2.12a-X.cygport all

This will create:
  /usr/src/gplcver-2.12a-X-src.tar.xz
  /usr/src/gplcver-2.12a-X.tar.xz

-------------------------------------------

Files included in the binary package:

(gplcver)
  /usr/bin/cver.exe
  /usr/share/doc/Cygwin/gplcver.README
  /usr/share/doc/gplcver/COPYING
  /usr/share/doc/gplcver/Changelog
  /usr/share/doc/gplcver/LICENSE
  /usr/share/doc/gplcver/README

------------------

Port Notes:

----- version 2.12a-1bl1 -----
Initial release by fd0 <https://github.com/fd00/>
