Hardware Architecture
Skip to main content
We gratefully acknowledge support from the Simons Foundation, member institutions, and all contributors.
Donate
>
cs.AR
Help | Advanced Search
All fields
Title
Author
Abstract
Comments
Journal reference
ACM classification
MSC classification
Report number
arXiv identifier
DOI
ORCID
arXiv author ID
Help pages
Full text
Search
open search
GO
open navigation menu
quick links
Login
Help Pages
About
Hardware Architecture
Authors and titles for recent submissions
Fri, 26 Sep 2025
Thu, 25 Sep 2025
Wed, 24 Sep 2025
Tue, 23 Sep 2025
Mon, 22 Sep 2025
See today's new changes
Total of 28 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
Fri, 26 Sep 2025 (showing 5 of 5 entries )
[1]
arXiv:2509.20543
[pdf, html, other]
Title:
ZynqParrot: A Scale-Down Approach to Cycle-Accurate, FPGA-Accelerated Co-Emulation
Daniel Ruelas-Petrisko, Farzam Gilani, Anoop Mysore Nataraja, Zoe Taylor, Michael Taylor
Subjects:
Hardware Architecture (cs.AR)
[2]
arXiv:2509.20514
[pdf, html, other]
Title:
Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
Ian McDougall, Harish Batchu, Michael Davies, Karthikeyan Sankaralingam
Comments:
8 pages, 2 figures
Subjects:
Hardware Architecture (cs.AR)
[3]
arXiv:2509.21137
(cross-list from cs.DC)
[pdf, html, other]
Title:
From GPUs to RRAMs: Distributed In-Memory Primal-Dual Hybrid Gradient Method for Solving Large-Scale Linear Optimization Problem
Huynh Q. N. Vo, Md Tawsif Rahman Chowdhury, Paritosh Ramanan, Gozde Tutuncuoglu, Junchi Yang, Feng Qiu, Murat Yildirim
Comments:
Main Article (12 Pages, 3 Figures), Appendix (4 Pages)
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Emerging Technologies (cs.ET)
[4]
arXiv:2509.20686
(cross-list from cs.CR)
[pdf, html, other]
Title:
Reliability Analysis of Fully Homomorphic Encryption Systems Under Memory Faults
Rian Adam Rajagede, Yan Solihin
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
[5]
arXiv:2509.20603
(cross-list from cs.DC)
[pdf, html, other]
Title:
Experience Deploying Containerized GenAI Services at an HPC Center
Angel M. Beltre, Jeff Ogden, Kevin Pedretti
Comments:
10 pages, 12 figures
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Artificial Intelligence (cs.AI); Hardware Architecture (cs.AR); Emerging Technologies (cs.ET); Machine Learning (cs.LG)
Thu, 25 Sep 2025 (showing 8 of 8 entries )
[6]
arXiv:2509.20182
[pdf, html, other]
Title:
Automated Multi-Agent Workflows for RTL Design
Amulya Bhattaram, Janani Ramamoorthy, Ranit Gupta, Diana Marculescu, Dimitrios Stamoulis
Comments:
Accepted: ML for Systems Workshop NeurIPS 2025
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI)
[7]
arXiv:2509.19959
[pdf, html, other]
Title:
OpenGL GPU-Based Rowhammer Attack (Work in Progress)
Antoine Plin, Frédéric Fauberteau, Nga Nguyen
Comments:
Presented at HS3 2025 Workshop
Subjects:
Hardware Architecture (cs.AR); Cryptography and Security (cs.CR)
[8]
arXiv:2509.19873
[pdf, html, other]
Title:
SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding
Linfeng Zhong, Songqiang Xu, Huifeng Wen, Tong Xie, Qingyu Guo, Yuan Wang, Meng Li
Comments:
Accepted by ICCAD'25
Subjects:
Hardware Architecture (cs.AR)
[9]
arXiv:2509.19790
[pdf, other]
Title:
Open-source Stand-Alone Versatile Tensor Accelerator
Anthony Faure-Gignoux, Kevin Delmas, Adrien Gauffriau, Claire Pagetti
Journal-ref:
44th Digital Avionics Systems Conference (DASC), Sep 2025, Montreal, Canada
Subjects:
Hardware Architecture (cs.AR)
[10]
arXiv:2509.20218
(cross-list from cs.AI)
[pdf, html, other]
Title:
Design Insights and Comparative Evaluation of a Hardware-Based Cooperative Perception Architecture for Lane Change Prediction
Mohamed Manzour, Catherine M. Elias, Omar M. Shehata, Rubén Izquierdo, Miguel Ángel Sotelo
Subjects:
Artificial Intelligence (cs.AI); Hardware Architecture (cs.AR); Computer Vision and Pattern Recognition (cs.CV); Machine Learning (cs.LG)
[11]
arXiv:2509.20215
(cross-list from cs.SE)
[pdf, html, other]
Title:
The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
Guang Yang, Wei Zheng, Xiang Chen, Yifan Sun, Fengji Zhang, Terry Yue Zhuo
Comments:
Under review ICASSP 2026
Subjects:
Software Engineering (cs.SE); Artificial Intelligence (cs.AI); Hardware Architecture (cs.AR)
[12]
arXiv:2509.20141
(cross-list from quant-ph)
[pdf, html, other]
Title:
Digital Signal Processing from Classical Coherent Systems to Continuous-Variable QKD: A Review of Cross-Domain Techniques, Applications, and Challenges
Davi Juvêncio Gomes de Sousa, Caroline da Silva Morais Alves, Valéria Loureiro da Silva, Nelson Alves Ferreira Neto
Subjects:
Quantum Physics (quant-ph); Hardware Architecture (cs.AR); Emerging Technologies (cs.ET); Information Retrieval (cs.IR); Signal Processing (eess.SP)
[13]
arXiv:2509.19378
(cross-list from cs.CV)
[pdf, other]
Title:
Vision-Based Perception for Autonomous Vehicles in Off-Road Environment Using Deep Learning
Nelson Alves Ferreira Neto
Comments:
2022. 117p. Electrical Engineering PhD Thesis - Graduate Program in Electrical and Computer Engineering, Federal University of Bahia, 40210-630, Salvador, Brazil
Subjects:
Computer Vision and Pattern Recognition (cs.CV); Hardware Architecture (cs.AR); Machine Learning (cs.LG); Image and Video Processing (eess.IV); Signal Processing (eess.SP)
Wed, 24 Sep 2025 (showing 6 of 6 entries )
[14]
arXiv:2509.18355
[pdf, other]
Title:
Chiplet-Based RISC-V SoC with Modular AI Acceleration
P. Ramkumar, S. S. Bharadwaj
Comments:
3 pages, 3 figures and 2 tables
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI)
[15]
arXiv:2509.18295
[pdf, html, other]
Title:
Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
Allen Boston, Biruk Seyoum, Luca Carloni, Pierre-Emmanuel Gaillardon
Comments:
This paper has been accepted for presentation at VLSI-SoC in October
Subjects:
Hardware Architecture (cs.AR)
[16]
arXiv:2509.19206
(cross-list from cs.DB)
[pdf, other]
Title:
A decentralized future for the open-science databases
Gaurav Sharma, Viorel Munteanu, Nika Mansouri Ghiasi, Jineta Banerjee, Susheel Varma, Luca Foschini, Kyle Ellrott, Onur Mutlu, Dumitru Ciorbă, Roel A. Ophoff, Viorel Bostan, Christopher E Mason, Jason H. Moore, Despoina Sousoni, Arunkumar Krishnan, Christopher E. Mason, Mihai Dimian, Gustavo Stolovitzky, Fabio G. Liberante, Taras K. Oleksyk, Serghei Mangul
Comments:
21 Pages, 2 figures
Subjects:
Databases (cs.DB); Hardware Architecture (cs.AR); Computers and Society (cs.CY); Digital Libraries (cs.DL); Other Quantitative Biology (q-bio.OT)
[17]
arXiv:2509.19027
(cross-list from cs.PF)
[pdf, html, other]
Title:
Glass-Box Analysis for Computer Systems: Transparency Index, Shapley Attribution, and Markov Models of Branch Prediction
Faruk Alpay, Hamdi Alakkad
Comments:
20 pages, 2 figures, 3 tables, 1 pseudocode
Subjects:
Performance (cs.PF); Hardware Architecture (cs.AR)
[18]
arXiv:2509.18886
(cross-list from cs.PF)
[pdf, other]
Title:
Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
Marcin Chrapek, Marcin Copik, Etienne Mettaz, Torsten Hoefler
Subjects:
Performance (cs.PF); Hardware Architecture (cs.AR); Cryptography and Security (cs.CR); Machine Learning (cs.LG)
[19]
arXiv:2509.18118
(cross-list from cs.LG)
[pdf, html, other]
Title:
Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
Marcelo Ribeiro, Diogo Costa, Gonçalo Moreira, Sandro Pinto, Tiago Gomes
Subjects:
Machine Learning (cs.LG); Hardware Architecture (cs.AR)
Tue, 23 Sep 2025 (showing 7 of 7 entries )
[20]
arXiv:2509.17731
[pdf, other]
Title:
Minimal Neuron Circuits: Bursters
Amr Nabil, T. Nandha Kumar, Haider Abbas F. Almurib
Comments:
11 pages, 15 figures, 1 table
Subjects:
Hardware Architecture (cs.AR); Neural and Evolutionary Computing (cs.NE)
[21]
arXiv:2509.17721
[pdf, other]
Title:
Overcoming challenges in bamboo connections: A review of mechanical properties and structural considerations
Pierre Boucher (ETS), Victor Fréchard (URM MAP, MAP-CRAI, ENSA Nancy), Diego Ramirez-Cardona (ETS), Claudiane Ouellet-Plamondon (ETS)
Journal-ref:
6th International Conference on Bio-Based Building Materials ICBBM-2025, Jun 2025, Rio de Janeiro (BR), Brazil. pp.242-259
Subjects:
Hardware Architecture (cs.AR)
[22]
arXiv:2509.17072
[pdf, html, other]
Title:
SnipSnap: A Joint Compression Format and Dataflow Co-Optimization Framework for Efficient Sparse LLM Accelerator Design
Junyi Wu, Chao Fang, Zhongfeng Wang
Comments:
To appear in the 31st Asia and South Pacific Design Automation Conference (ASP-DAC 2026)
Subjects:
Hardware Architecture (cs.AR)
[23]
arXiv:2509.17963
(cross-list from cs.ET)
[pdf, html, other]
Title:
Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
Rudra Biswas, Jiahui Duan, Shan Deng, Xuezhong Niu, Yixin Qin, Prapti Panigrahi, Varun Parekh, Rajiv Joshi, Kai Ni, Vijaykrishnan Narayanan
Comments:
6 Pages, 7 Figures, To be presented at System on Chip Conference 2025
Subjects:
Emerging Technologies (cs.ET); Hardware Architecture (cs.AR)
[24]
arXiv:2509.16518
(cross-list from cs.CV)
[pdf, html, other]
Title:
FG-Attn: Leveraging Fine-Grained Sparsity In Diffusion Transformers
Sankeerth Durvasula, Kavya Sreedhar, Zain Moustafa, Suraj Kothawade, Ashish Gondimalla, Suvinay Subramanian, Narges Shahidi, Nandita Vijaykumar
Subjects:
Computer Vision and Pattern Recognition (cs.CV); Hardware Architecture (cs.AR)
[25]
arXiv:2509.16246
(cross-list from cs.PL)
[pdf, html, other]
Title:
VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
Juxin Niu, Yuxin Du, Dan Niu, Xi Wang, Zhe Jiang, Nan Guan
Subjects:
Programming Languages (cs.PL); Hardware Architecture (cs.AR)
[26]
arXiv:2509.16213
(cross-list from cs.ET)
[pdf, html, other]
Title:
DarwinWafer: A Wafer-Scale Neuromorphic Chip
Xiaolei Zhu, Xiaofei Jin, Ziyang Kang, Chonghui Sun, Junjie Feng, Dingwen Hu, Zengyi Wang, Hanyue Zhuang, Qian Zheng, Huajin Tang, Shi Gu, Xin Du, De Ma, Gang Pan
Subjects:
Emerging Technologies (cs.ET); Artificial Intelligence (cs.AI); Hardware Architecture (cs.AR)
Mon, 22 Sep 2025 (showing 2 of 2 entries )
[27]
arXiv:2509.15782
[pdf, html, other]
Title:
Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
Evgenii Rezunov, Niko Zurstraßen, Lennart M. Reimann, Rainer Leupers
Comments:
PREPRINT - Accepted for publication at the 2025 IEEE/ACM International Conference On Computer-Aided Design (ICCAD)
Subjects:
Hardware Architecture (cs.AR)
[28]
arXiv:2509.15742
(cross-list from quant-ph)
[pdf, other]
Title:
CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
Yu Chen, Yilun Zhao, Bing Li, He Li, Mengdi Wang, Yinhe Han, Ying Wang
Subjects:
Quantum Physics (quant-ph); Hardware Architecture (cs.AR)
Total of 28 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
About
Help
contact arXivClick here to contact arXiv
Contact
subscribe to arXiv mailingsClick here to subscribe
Subscribe
Copyright
Privacy Policy
Web Accessibility Assistance
arXiv Operational Status
Get status notifications via
email
or slack