INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_HW3_20160394/project_HW3_20160394.srcs/sim_1/new/tb_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4bit
