# Out-of-order-execution-5-stage-RV
This is an Out-of-order execution implementation of a 5-stage RISC-V processor! *pretty sweet*
<p align="center">
  <img src="http://www.quickmeme.com/img/e1/e14cd2954100cf2a8e82e1a2ca7305af915d64c1edd8b9951a25b7309617fc32.jpg">
</p>

# 
