<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>newton_control: FPGA HSP Bypass Enable (REGMAP1_HSP_BYPASS) Register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">newton_control
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">FPGA HSP Bypass Enable (REGMAP1_HSP_BYPASS) Register<div class="ingroups"><a class="el" href="group__REGMAP1__BACKDOOR__RESET.html">Control HSP Reset During Backdoor (REGMAP1_BACKDOOR_RESET) Register</a> &raquo; <a class="el" href="group__REGMAP1__BACKDOOR__ENABLE.html">Selects Memory for Backdoor Load (REGMAP1_BACKDOOR_ENABLE) Register</a> &raquo; <a class="el" href="group__REGMAP1__FPGA__DEBUG1.html">FPGA Debug Register for HSP AEB (REGMAP1_FPGA_DEBUG1) Register</a> &raquo; <a class="el" href="group__REGMAP1__FPGA__SCRATCH0.html">FPGA Scratch Register (REGMAP1_FPGA_SCRATCH0) Register</a> &raquo; <a class="el" href="group__REGMAP1__FPGA__SCRATCH1.html">FPGA Scratch Register (REGMAP1_FPGA_SCRATCH1) Register</a> &raquo; <a class="el" href="group__REGMAP1__FPGA__SCRATCH2.html">FPGA Scratch Register (REGMAP1_FPGA_SCRATCH2) Register</a> &raquo; <a class="el" href="group__REGMAP1__FPGA__SCRATCH3.html">FPGA Scratch Register (REGMAP1_FPGA_SCRATCH3) Register</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>FPGA HSP Bypass Enable (REGMAP1_HSP_BYPASS) Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t.html">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t.html">ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga568aa2fc68f09dfba4a2850f798b9276"><td class="memItemLeft" align="right" valign="top"><a id="ga568aa2fc68f09dfba4a2850f798b9276"></a>
typedef struct <a class="el" href="struct__ADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t.html">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t</b></td></tr>
<tr class="separator:ga568aa2fc68f09dfba4a2850f798b9276"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga8396371f58d12519b131a41cafb16984">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::HSP_SOFTRESETB_STICKY</a>: 1</td></tr>
<tr class="separator:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8fea1a1786f5d8b804267a7f017020"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gab1f68faf564701023b4df6e3cfb4428f">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gafc8fea1a1786f5d8b804267a7f017020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc509ad1025f30958975eab1b753606"><td class="memItemLeft" ><a id="ga0dc509ad1025f30958975eab1b753606"></a>
struct {</td></tr>
<tr class="memitem:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga8396371f58d12519b131a41cafb16984">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::HSP_SOFTRESETB_STICKY</a>: 1</td></tr>
<tr class="separator:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8fea1a1786f5d8b804267a7f017020"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gab1f68faf564701023b4df6e3cfb4428f">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gafc8fea1a1786f5d8b804267a7f017020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc509ad1025f30958975eab1b753606"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga0dc509ad1025f30958975eab1b753606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13680d00bca33f804130ebea041bf848"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::VALUE16</b></td></tr>
<tr class="separator:ga13680d00bca33f804130ebea041bf848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8737f382d2a335a47f22b54949a231b"><td class="memItemLeft" ><a id="gaf8737f382d2a335a47f22b54949a231b"></a>
union {</td></tr>
<tr class="memitem:ga0dc509ad1025f30958975eab1b753606"><td class="memItemLeft" ><a id="ga0dc509ad1025f30958975eab1b753606"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga8396371f58d12519b131a41cafb16984">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::HSP_SOFTRESETB_STICKY</a>: 1</td></tr>
<tr class="separator:ga2de263f73529cccc28094b9f13ce7c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8fea1a1786f5d8b804267a7f017020"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gab1f68faf564701023b4df6e3cfb4428f">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gafc8fea1a1786f5d8b804267a7f017020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc509ad1025f30958975eab1b753606"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga0dc509ad1025f30958975eab1b753606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13680d00bca33f804130ebea041bf848"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga13680d00bca33f804130ebea041bf848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8737f382d2a335a47f22b54949a231b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaf8737f382d2a335a47f22b54949a231b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84318e15881621cd57aee9aef7c3374b"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gaa7fcff1b84d73e87c12233424c101bea">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPROM_BDEN</a>: 1</td></tr>
<tr class="separator:ga84318e15881621cd57aee9aef7c3374b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879f7371b0ad27018febc3aa04186f2a"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gafcdb110c4e3f6517bcb446fb014876ee">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::FMCEFUSE_BDEN</a>: 1</td></tr>
<tr class="separator:ga879f7371b0ad27018febc3aa04186f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga384877c1d05bff44d5f31ad8ce9437db">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPRAM_BDEN</a>: 1</td></tr>
<tr class="separator:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa180a29151e3125d17eeb450d45b3a08"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga88a5880a38233f96307d1490d1435164">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::RESERVED3</a>: 13</td></tr>
<tr class="separator:gaa180a29151e3125d17eeb450d45b3a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memItemLeft" ><a id="ga5d38186a21739bc040adf7b3ba5f30d9"></a>
struct {</td></tr>
<tr class="memitem:ga84318e15881621cd57aee9aef7c3374b"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gaa7fcff1b84d73e87c12233424c101bea">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPROM_BDEN</a>: 1</td></tr>
<tr class="separator:ga84318e15881621cd57aee9aef7c3374b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879f7371b0ad27018febc3aa04186f2a"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gafcdb110c4e3f6517bcb446fb014876ee">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::FMCEFUSE_BDEN</a>: 1</td></tr>
<tr class="separator:ga879f7371b0ad27018febc3aa04186f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga384877c1d05bff44d5f31ad8ce9437db">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPRAM_BDEN</a>: 1</td></tr>
<tr class="separator:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa180a29151e3125d17eeb450d45b3a08"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga88a5880a38233f96307d1490d1435164">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::RESERVED3</a>: 13</td></tr>
<tr class="separator:gaa180a29151e3125d17eeb450d45b3a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d23fef9e7a3531cbb376ddcdd2fbd"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::VALUE16</b></td></tr>
<tr class="separator:ga497d23fef9e7a3531cbb376ddcdd2fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1347b357a0f4f3e4151d2c03dcfe1585"><td class="memItemLeft" ><a id="ga1347b357a0f4f3e4151d2c03dcfe1585"></a>
union {</td></tr>
<tr class="memitem:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memItemLeft" ><a id="ga5d38186a21739bc040adf7b3ba5f30d9"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga84318e15881621cd57aee9aef7c3374b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gaa7fcff1b84d73e87c12233424c101bea">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPROM_BDEN</a>: 1</td></tr>
<tr class="separator:ga84318e15881621cd57aee9aef7c3374b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879f7371b0ad27018febc3aa04186f2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gafcdb110c4e3f6517bcb446fb014876ee">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::FMCEFUSE_BDEN</a>: 1</td></tr>
<tr class="separator:ga879f7371b0ad27018febc3aa04186f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga384877c1d05bff44d5f31ad8ce9437db">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPRAM_BDEN</a>: 1</td></tr>
<tr class="separator:ga73ffc5e2653ba84f6347f333157c9f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa180a29151e3125d17eeb450d45b3a08"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga88a5880a38233f96307d1490d1435164">_ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::RESERVED3</a>: 13</td></tr>
<tr class="separator:gaa180a29151e3125d17eeb450d45b3a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga5d38186a21739bc040adf7b3ba5f30d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d23fef9e7a3531cbb376ddcdd2fbd"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga497d23fef9e7a3531cbb376ddcdd2fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1347b357a0f4f3e4151d2c03dcfe1585"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga1347b357a0f4f3e4151d2c03dcfe1585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga1b4e1a44b8cf888a6ea6bdb03958815c">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_t::HSP_AEB</a>: 16</td></tr>
<tr class="separator:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54edab12cefcc20f48d3457f019a10f9"><td class="memItemLeft" ><a id="ga54edab12cefcc20f48d3457f019a10f9"></a>
struct {</td></tr>
<tr class="memitem:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga1b4e1a44b8cf888a6ea6bdb03958815c">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_t::HSP_AEB</a>: 16</td></tr>
<tr class="separator:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54edab12cefcc20f48d3457f019a10f9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga54edab12cefcc20f48d3457f019a10f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370a872274fa01d41cfefc1ae65afb7b"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_t::VALUE16</b></td></tr>
<tr class="separator:ga370a872274fa01d41cfefc1ae65afb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacad6c91b6dde58ca6c187b29f8ee2d5"><td class="memItemLeft" ><a id="gaacad6c91b6dde58ca6c187b29f8ee2d5"></a>
union {</td></tr>
<tr class="memitem:ga54edab12cefcc20f48d3457f019a10f9"><td class="memItemLeft" ><a id="ga54edab12cefcc20f48d3457f019a10f9"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga1b4e1a44b8cf888a6ea6bdb03958815c">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_t::HSP_AEB</a>: 16</td></tr>
<tr class="separator:ga464d672bbf60cbddd247fe6ad53e57c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54edab12cefcc20f48d3457f019a10f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga54edab12cefcc20f48d3457f019a10f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370a872274fa01d41cfefc1ae65afb7b"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga370a872274fa01d41cfefc1ae65afb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacad6c91b6dde58ca6c187b29f8ee2d5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaacad6c91b6dde58ca6c187b29f8ee2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga6e34fae475a0752660021082c3a738b4">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_t::SCRATCH0</a>: 16</td></tr>
<tr class="separator:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403c748d90015251c38a5136f6f552db"><td class="memItemLeft" ><a id="ga403c748d90015251c38a5136f6f552db"></a>
struct {</td></tr>
<tr class="memitem:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga6e34fae475a0752660021082c3a738b4">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_t::SCRATCH0</a>: 16</td></tr>
<tr class="separator:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403c748d90015251c38a5136f6f552db"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga403c748d90015251c38a5136f6f552db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dcce4903c2d8922c6a46c10ac1c815"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_t::VALUE16</b></td></tr>
<tr class="separator:ga88dcce4903c2d8922c6a46c10ac1c815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4135d963ce69339cd88b7f987a4716f4"><td class="memItemLeft" ><a id="ga4135d963ce69339cd88b7f987a4716f4"></a>
union {</td></tr>
<tr class="memitem:ga403c748d90015251c38a5136f6f552db"><td class="memItemLeft" ><a id="ga403c748d90015251c38a5136f6f552db"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga6e34fae475a0752660021082c3a738b4">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_t::SCRATCH0</a>: 16</td></tr>
<tr class="separator:gad980efaa2f55cf60b480f8b5916d6c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403c748d90015251c38a5136f6f552db"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga403c748d90015251c38a5136f6f552db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dcce4903c2d8922c6a46c10ac1c815"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga88dcce4903c2d8922c6a46c10ac1c815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4135d963ce69339cd88b7f987a4716f4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga4135d963ce69339cd88b7f987a4716f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga600e833f2ae76207ef0d64ece3c086ce">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_t::SCRATCH1</a>: 16</td></tr>
<tr class="separator:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21233715bfe72da84f86a2958577f1c5"><td class="memItemLeft" ><a id="ga21233715bfe72da84f86a2958577f1c5"></a>
struct {</td></tr>
<tr class="memitem:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga600e833f2ae76207ef0d64ece3c086ce">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_t::SCRATCH1</a>: 16</td></tr>
<tr class="separator:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21233715bfe72da84f86a2958577f1c5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga21233715bfe72da84f86a2958577f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23380d9a706303aa28f74f7ff3bdde45"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_t::VALUE16</b></td></tr>
<tr class="separator:ga23380d9a706303aa28f74f7ff3bdde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03bd99bda68dfe83b92a15e77599819"><td class="memItemLeft" ><a id="gaf03bd99bda68dfe83b92a15e77599819"></a>
union {</td></tr>
<tr class="memitem:ga21233715bfe72da84f86a2958577f1c5"><td class="memItemLeft" ><a id="ga21233715bfe72da84f86a2958577f1c5"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga600e833f2ae76207ef0d64ece3c086ce">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_t::SCRATCH1</a>: 16</td></tr>
<tr class="separator:gad2ecca772912cbc2cab28a35c12b93fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21233715bfe72da84f86a2958577f1c5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga21233715bfe72da84f86a2958577f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23380d9a706303aa28f74f7ff3bdde45"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga23380d9a706303aa28f74f7ff3bdde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03bd99bda68dfe83b92a15e77599819"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gaf03bd99bda68dfe83b92a15e77599819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fb059aac46887344d8070b0822c17a"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga2bf57d2bd12629dcaf02d684d3841122">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_t::SCRATCH2</a>: 16</td></tr>
<tr class="separator:ga18fb059aac46887344d8070b0822c17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49d2c1419cb106967e10c7cbeec9906"><td class="memItemLeft" ><a id="gad49d2c1419cb106967e10c7cbeec9906"></a>
struct {</td></tr>
<tr class="memitem:ga18fb059aac46887344d8070b0822c17a"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga2bf57d2bd12629dcaf02d684d3841122">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_t::SCRATCH2</a>: 16</td></tr>
<tr class="separator:ga18fb059aac46887344d8070b0822c17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49d2c1419cb106967e10c7cbeec9906"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gad49d2c1419cb106967e10c7cbeec9906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2915e700a7b8bb798b0dd98f49dfdb"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_t::VALUE16</b></td></tr>
<tr class="separator:ga8e2915e700a7b8bb798b0dd98f49dfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea1ca98fad9f65412a83f090a277955"><td class="memItemLeft" ><a id="ga5ea1ca98fad9f65412a83f090a277955"></a>
union {</td></tr>
<tr class="memitem:gad49d2c1419cb106967e10c7cbeec9906"><td class="memItemLeft" ><a id="gad49d2c1419cb106967e10c7cbeec9906"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga18fb059aac46887344d8070b0822c17a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga2bf57d2bd12629dcaf02d684d3841122">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_t::SCRATCH2</a>: 16</td></tr>
<tr class="separator:ga18fb059aac46887344d8070b0822c17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49d2c1419cb106967e10c7cbeec9906"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gad49d2c1419cb106967e10c7cbeec9906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2915e700a7b8bb798b0dd98f49dfdb"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga8e2915e700a7b8bb798b0dd98f49dfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea1ca98fad9f65412a83f090a277955"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga5ea1ca98fad9f65412a83f090a277955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6522e74f4580c121d4c1d37732b890a2"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga30445fa8cd56d27f598484cc2fee9632">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_t::SCRATCH3</a>: 16</td></tr>
<tr class="separator:ga6522e74f4580c121d4c1d37732b890a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memItemLeft" ><a id="ga147ccd6abf180da71dd08b65f3b22c56"></a>
struct {</td></tr>
<tr class="memitem:ga6522e74f4580c121d4c1d37732b890a2"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga30445fa8cd56d27f598484cc2fee9632">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_t::SCRATCH3</a>: 16</td></tr>
<tr class="separator:ga6522e74f4580c121d4c1d37732b890a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dccea032c56b88365ea9930b4572a2e"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_t::VALUE16</b></td></tr>
<tr class="separator:ga1dccea032c56b88365ea9930b4572a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63b91f8997d967f197904ae7d2e279c"><td class="memItemLeft" ><a id="gae63b91f8997d967f197904ae7d2e279c"></a>
union {</td></tr>
<tr class="memitem:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memItemLeft" ><a id="ga147ccd6abf180da71dd08b65f3b22c56"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga6522e74f4580c121d4c1d37732b890a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga30445fa8cd56d27f598484cc2fee9632">_ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_t::SCRATCH3</a>: 16</td></tr>
<tr class="separator:ga6522e74f4580c121d4c1d37732b890a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga147ccd6abf180da71dd08b65f3b22c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dccea032c56b88365ea9930b4572a2e"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga1dccea032c56b88365ea9930b4572a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63b91f8997d967f197904ae7d2e279c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gae63b91f8997d967f197904ae7d2e279c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9432545cc5727a22675a8d31c16ec108"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gae70a97cfea29608f07538c240cb24a8f">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::HSP_BYPASS_EN</a>: 1</td></tr>
<tr class="separator:ga9432545cc5727a22675a8d31c16ec108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memItemLeft" >unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga51e9ff8a8f5a10db81224b5101a0c01a">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ea17ffc8b1512b41959de86bc450de"><td class="memItemLeft" ><a id="ga68ea17ffc8b1512b41959de86bc450de"></a>
struct {</td></tr>
<tr class="memitem:ga9432545cc5727a22675a8d31c16ec108"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gae70a97cfea29608f07538c240cb24a8f">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::HSP_BYPASS_EN</a>: 1</td></tr>
<tr class="separator:ga9432545cc5727a22675a8d31c16ec108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memItemLeft" >&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga51e9ff8a8f5a10db81224b5101a0c01a">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ea17ffc8b1512b41959de86bc450de"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga68ea17ffc8b1512b41959de86bc450de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798aa7c8f03004a8554b264509d35e39"><td class="memItemLeft" >
uint16_t&#160;&#160;&#160;<b>_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::VALUE16</b></td></tr>
<tr class="separator:ga798aa7c8f03004a8554b264509d35e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814d8888b74884fa6591caf2d1797310"><td class="memItemLeft" ><a id="ga814d8888b74884fa6591caf2d1797310"></a>
union {</td></tr>
<tr class="memitem:ga68ea17ffc8b1512b41959de86bc450de"><td class="memItemLeft" ><a id="ga68ea17ffc8b1512b41959de86bc450de"></a>
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ga9432545cc5727a22675a8d31c16ec108"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#gae70a97cfea29608f07538c240cb24a8f">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::HSP_BYPASS_EN</a>: 1</td></tr>
<tr class="separator:ga9432545cc5727a22675a8d31c16ec108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;unsigned int&#160;&#160;&#160;<a class="el" href="group__REGMAP1__HSP__BYPASS.html#ga51e9ff8a8f5a10db81224b5101a0c01a">_ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::RESERVED1</a>: 15</td></tr>
<tr class="separator:gaa9b2b67a50ecfb7e29e14570884464c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ea17ffc8b1512b41959de86bc450de"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga68ea17ffc8b1512b41959de86bc450de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798aa7c8f03004a8554b264509d35e39"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<b>VALUE16</b></td></tr>
<tr class="separator:ga798aa7c8f03004a8554b264509d35e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814d8888b74884fa6591caf2d1797310"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga814d8888b74884fa6591caf2d1797310"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>FPGA HSP Bypass Enable (REGMAP1_HSP_BYPASS) Register. </p>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gafcdb110c4e3f6517bcb446fb014876ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcdb110c4e3f6517bcb446fb014876ee">&#9670;&nbsp;</a></span>FMCEFUSE_BDEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::FMCEFUSE_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of Secure Fuse </p>

</div>
</div>
<a id="ga879f7371b0ad27018febc3aa04186f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879f7371b0ad27018febc3aa04186f2a">&#9670;&nbsp;</a></span>FMCEFUSE_BDEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::FMCEFUSE_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of Secure Fuse </p>

</div>
</div>
<a id="ga1b4e1a44b8cf888a6ea6bdb03958815c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e1a44b8cf888a6ea6bdb03958815c">&#9670;&nbsp;</a></span>HSP_AEB <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_t::HSP_AEB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSP Access Enable Bits </p>

</div>
</div>
<a id="ga464d672bbf60cbddd247fe6ad53e57c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga464d672bbf60cbddd247fe6ad53e57c6">&#9670;&nbsp;</a></span>HSP_AEB <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::HSP_AEB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSP Access Enable Bits </p>

</div>
</div>
<a id="gae70a97cfea29608f07538c240cb24a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70a97cfea29608f07538c240cb24a8f">&#9670;&nbsp;</a></span>HSP_BYPASS_EN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::HSP_BYPASS_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA HSP Bypass Enable </p>

</div>
</div>
<a id="ga9432545cc5727a22675a8d31c16ec108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9432545cc5727a22675a8d31c16ec108">&#9670;&nbsp;</a></span>HSP_BYPASS_EN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::HSP_BYPASS_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA HSP Bypass Enable </p>

</div>
</div>
<a id="ga8396371f58d12519b131a41cafb16984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8396371f58d12519b131a41cafb16984">&#9670;&nbsp;</a></span>HSP_SOFTRESETB_STICKY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::HSP_SOFTRESETB_STICKY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSP Soft Reset Active Low (FPGA) </p>

</div>
</div>
<a id="ga2de263f73529cccc28094b9f13ce7c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de263f73529cccc28094b9f13ce7c7e">&#9670;&nbsp;</a></span>HSP_SOFTRESETB_STICKY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::HSP_SOFTRESETB_STICKY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSP Soft Reset Active Low (FPGA) </p>

</div>
</div>
<a id="ga384877c1d05bff44d5f31ad8ce9437db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga384877c1d05bff44d5f31ad8ce9437db">&#9670;&nbsp;</a></span>HSPRAM_BDEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPRAM_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of HSP RAM </p>

</div>
</div>
<a id="ga73ffc5e2653ba84f6347f333157c9f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ffc5e2653ba84f6347f333157c9f80">&#9670;&nbsp;</a></span>HSPRAM_BDEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::HSPRAM_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of HSP RAM </p>

</div>
</div>
<a id="gaa7fcff1b84d73e87c12233424c101bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7fcff1b84d73e87c12233424c101bea">&#9670;&nbsp;</a></span>HSPROM_BDEN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::HSPROM_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of HSP ROM </p>

</div>
</div>
<a id="ga84318e15881621cd57aee9aef7c3374b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84318e15881621cd57aee9aef7c3374b">&#9670;&nbsp;</a></span>HSPROM_BDEN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::HSPROM_BDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Backdoor Load of HSP ROM </p>

</div>
</div>
<a id="gafc8fea1a1786f5d8b804267a7f017020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8fea1a1786f5d8b804267a7f017020">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gab1f68faf564701023b4df6e3cfb4428f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f68faf564701023b4df6e3cfb4428f">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_t::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga51e9ff8a8f5a10db81224b5101a0c01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e9ff8a8f5a10db81224b5101a0c01a">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_t::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaa9b2b67a50ecfb7e29e14570884464c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9b2b67a50ecfb7e29e14570884464c1">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaa180a29151e3125d17eeb450d45b3a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa180a29151e3125d17eeb450d45b3a08">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga88a5880a38233f96307d1490d1435164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88a5880a38233f96307d1490d1435164">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_t::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga6e34fae475a0752660021082c3a738b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e34fae475a0752660021082c3a738b4">&#9670;&nbsp;</a></span>SCRATCH0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_t::SCRATCH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 0 </p>

</div>
</div>
<a id="gad980efaa2f55cf60b480f8b5916d6c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad980efaa2f55cf60b480f8b5916d6c44">&#9670;&nbsp;</a></span>SCRATCH0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::SCRATCH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 0 </p>

</div>
</div>
<a id="gad2ecca772912cbc2cab28a35c12b93fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ecca772912cbc2cab28a35c12b93fc">&#9670;&nbsp;</a></span>SCRATCH1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::SCRATCH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 1 </p>

</div>
</div>
<a id="ga600e833f2ae76207ef0d64ece3c086ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600e833f2ae76207ef0d64ece3c086ce">&#9670;&nbsp;</a></span>SCRATCH1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_t::SCRATCH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 1 </p>

</div>
</div>
<a id="ga2bf57d2bd12629dcaf02d684d3841122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf57d2bd12629dcaf02d684d3841122">&#9670;&nbsp;</a></span>SCRATCH2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_t::SCRATCH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 2 </p>

</div>
</div>
<a id="ga18fb059aac46887344d8070b0822c17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18fb059aac46887344d8070b0822c17a">&#9670;&nbsp;</a></span>SCRATCH2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::SCRATCH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 2 </p>

</div>
</div>
<a id="ga6522e74f4580c121d4c1d37732b890a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6522e74f4580c121d4c1d37732b890a2">&#9670;&nbsp;</a></span>SCRATCH3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned { ... } ::SCRATCH3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 3 </p>

</div>
</div>
<a id="ga30445fa8cd56d27f598484cc2fee9632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30445fa8cd56d27f598484cc2fee9632">&#9670;&nbsp;</a></span>SCRATCH3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int _ADI_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_t::SCRATCH3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPGA Scratch Register 3 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
