#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 17 21:12:56 2024
# Process ID: 1296
# Current directory: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7604 C:\Users\qinyu\Desktop\CSE 100\CSE-100\Lab2\Lab2.xpr
# Log file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/vivado.log
# Journal file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x2' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 816.426 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_add/UUT/AddSub8_Output}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x2' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 816.426 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x2' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Mux
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 816.426 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x2' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Mux
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 816.426 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c170e6161ec4eac9d5b02fe7f637eba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'x2' [C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Mux
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 816.426 ; gain = 0.000
run 10 us
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 21:34:03 2024...
