of_match_node	,	F_58
mvebu_mbus_window_is_free	,	F_6
mvebu_mbus_get_pcie_mem_aperture	,	F_31
"cannot add window '%04x:%04x', too many windows\n"	,	L_14
basereg	,	V_16
inode	,	V_61
remap_hi	,	V_31
WIN_CTRL_SIZE_MASK	,	V_23
pr_warn	,	F_47
DDR_SIZE_ENABLED	,	V_52
ARRAY_SIZE	,	F_55
WIN_REMAP_LOW	,	V_44
DDR_BASE_CS_LOW_MASK	,	V_54
mbus_dt_setup_win	,	F_42
mvebu_mbus_alloc_window	,	F_10
mvebu_mbus_window_conflicts	,	F_7
node	,	V_101
size	,	V_8
"devices"	,	L_10
DDR_SIZE_CS_SHIFT	,	V_57
"[%d] disabled\n"	,	L_1
pr_err	,	F_28
"mvebu-mbus"	,	L_8
wsize	,	V_38
mvebu_mbus_state	,	V_3
remap	,	V_11
of_n_addr_cells	,	F_45
ctrl	,	V_33
mbus_dt_setup	,	F_48
__be32	,	T_8
MVEBU_MBUS_NO_REMAP	,	V_43
wtarget	,	V_39
mbus_dram_target_info	,	V_1
device_node	,	V_92
i_private	,	V_63
seq_printf	,	F_14
wattr	,	V_40
EBUSY	,	V_100
CUSTOM	,	F_50
attribute	,	V_75
num_wins	,	V_35
seq	,	V_47
be32_to_cpup	,	F_46
controller	,	V_124
u8	,	T_3
seq_file	,	V_46
i	,	V_49
remap_low	,	V_29
"could not find an 'mbus-controller' node\n"	,	L_23
remap_addr	,	V_42
cs	,	V_65
mbus_parse_ranges	,	F_43
r	,	V_113
s	,	V_76
"#size-cells"	,	L_17
v	,	V_48
w	,	V_69
phys_addr_t	,	T_5
mvebu_sdram_debug_show	,	F_17
WIN_BASE_OFF	,	V_17
of_node_put	,	F_40
"pcie-io-aperture"	,	L_20
WIN_CTRL_OFF	,	V_19
TARGET	,	F_51
mbuswins_size	,	V_89
debugfs_devs	,	V_86
__iomem	,	T_4
mvebu_mbus_debugfs_init	,	F_33
windowid	,	V_114
show_cpu_target	,	V_60
reg	,	V_117
mvebu_mbus_get_pcie_resources	,	F_53
"cannot add window '%04x:%04x', conflicts with another window\n"	,	L_13
ret	,	V_112
res	,	V_79
"[%02d] disabled\n"	,	L_3
mvebu_devs_debug_open	,	F_21
mbuswins_res	,	V_122
ioremap	,	F_37
"sdram"	,	L_9
tuple_len	,	V_110
mvebu_sdram_debug_open	,	F_18
cell_count	,	V_105
name	,	V_111
WIN_REMAP_HI_OFF	,	V_32
mbus	,	V_4
iounmap	,	F_38
mvebu_mbus_disable_window	,	F_4
of_id	,	V_96
debugfs_create_dir	,	F_34
of_property_read_u32_array	,	F_54
mvebu_devs_debug_fops	,	V_87
end	,	V_34
of_device_id	,	V_95
ATTR_HW_COHERENCY	,	V_73
mvebu_sdram_debug_show_dove	,	F_15
start	,	V_118
mvebu_mbus_dove_setup_cpu_target	,	F_26
target	,	V_9
mvebu_sdram_debug_fops	,	V_85
mv_mbus_dram_info	,	F_1
"malformed ranges entry '%s'\n"	,	L_18
DDR_BASE_CS_HIGH_MASK	,	V_53
mvebu_mbus_del_window	,	F_30
sdramwins_res	,	V_123
sdramwins_base	,	V_50
DDR_SIZE_CS_MASK	,	V_56
base	,	V_7
mvebu_mbus_add_window_by_id	,	F_29
ENOMEM	,	V_45
mbuswins_phys_base	,	V_88
sdramwins_size	,	V_91
IORESOURCE_IO	,	V_121
orion_mbus_win_offset	,	F_22
mvebu_sdram_debug_show_orion	,	F_11
compatible	,	V_98
ranges_end	,	V_107
mvebu_mbus_common_init	,	F_36
"marvell,coherency-fabric"	,	L_11
mvebu_devs_debug_show	,	F_20
debugfs_sdram	,	V_83
WIN_BASE_HIGH	,	V_21
single_open	,	F_19
io	,	V_116
"pcie-mem-aperture"	,	L_19
WIN_CTRL_ENABLE	,	V_20
of_mvebu_mbus_ids	,	V_97
mbus_state	,	V_59
wend	,	V_37
setup_cpu_target	,	V_94
mv78xx0_mbus_win_offset	,	F_24
"required 'controller' property missing\n"	,	L_22
"cannot get SDRAM register address\n"	,	L_25
ctrlreg	,	V_18
"could not find a matching SoC family\n"	,	L_12
ENODEV	,	V_41
of_address_to_resource	,	F_60
mvebu_mbus_default_setup_cpu_target	,	F_25
flags	,	V_119
addr_cells	,	V_102
of_get_property	,	F_44
debugfs_create_file	,	F_35
hw_io_coherency	,	V_72
enabled	,	V_6
WIN_REMAP_LO_OFF	,	V_30
file	,	V_62
DDR_BASE_CS_OFF	,	F_12
prop	,	V_108
num_remappable_wins	,	V_28
mvebu_mbus_get_pcie_io_aperture	,	F_32
map	,	V_58
DDR_SIZE_CS_OFF	,	F_13
of_read_number	,	F_49
debugfs_root	,	V_82
" (remap %016llx)\n"	,	L_5
mbuswins_base	,	V_13
mvebu_mbus_find_window	,	F_8
c_size_cells	,	V_104
mvebu_mbus_dt_init	,	F_56
EINVAL	,	V_77
wbase	,	V_36
sizereg	,	V_51
__init	,	T_7
ranges_start	,	V_106
"\n"	,	L_6
of_find_node_by_phandle	,	F_59
data	,	V_99
c_addr_cells	,	V_103
soc	,	V_14
mbus_attr	,	V_71
size_t	,	T_6
of_find_matching_node	,	F_57
WIN_BASE_LOW	,	V_22
num_cs	,	V_74
u32	,	T_2
mvebu_mbus_init	,	F_41
"ranges"	,	L_15
"cannot get MBUS register address\n"	,	L_24
WIN_CTRL_ATTR_MASK	,	V_26
mvebu_mbus_add_window_remap_by_id	,	F_27
S_IRUGO	,	V_84
resource	,	V_78
armada_370_xp_mbus_win_offset	,	F_23
"#address-cells"	,	L_16
wremap	,	V_64
pcie_io_aperture	,	V_81
np	,	V_93
"controller"	,	L_21
"[%d] %016llx - %016llx : cs%d\n"	,	L_2
sdramwins_phys_base	,	V_90
ranges_len	,	V_109
WIN_CTRL_TGT_MASK	,	V_24
DDR_SIZE_MASK	,	V_55
WIN_CTRL_TGT_SHIFT	,	V_25
WIN_CTRL_ATTR_SHIFT	,	V_27
"[%02d] %016llx - %016llx : %04x:%04x"	,	L_4
mem	,	V_115
mvebu_mbus_read_window	,	F_2
of_find_compatible_node	,	F_39
mbus_dram_target_id	,	V_66
TARGET_DDR	,	V_67
mbus_dram_window	,	V_68
mvebu_mbus_dram_info	,	V_2
cs_index	,	V_70
attr	,	V_10
addr	,	V_12
IORESOURCE_MEM	,	V_120
win	,	V_5
readl	,	F_3
win_cfg_offset	,	V_15
writel	,	F_5
pcie_mem_aperture	,	V_80
DOVE_DDR_BASE_CS_OFF	,	F_16
ATTR	,	F_52
resource_size	,	F_61
u64	,	T_1
mvebu_mbus_setup_window	,	F_9
"cannot add window '%x:%x', conflicts with another window\n"	,	L_7
