
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'o:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'sender/transmitter_FIFO'
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [o:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sender/transmitter_FIFO/U0'
Finished Parsing XDC File [o:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sender/transmitter_FIFO/U0'
Parsing XDC File [O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 583.699 ; gain = 314.266
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ja_1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ja_6 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 588.691 ; gain = 4.992
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dceee89d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 19 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1abd2da7c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20919c504

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20919c504

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 20919c504

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1015.574 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20919c504

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.574 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2bd63d068

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.574 ; gain = 431.875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ja_1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ja_6 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1015.574 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d51e4caf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1015.574 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1047db847

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.574 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14136d10e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14136d10e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.363 ; gain = 54.789
Phase 1 Placer Initialization | Checksum: 14136d10e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: db919081

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: db919081

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a4719d0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e80eb6fe

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e80eb6fe

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dad7131d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b22bf619

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b22bf619

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1070.363 ; gain = 54.789
Phase 3 Detail Placement | Checksum: b22bf619

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1070.363 ; gain = 54.789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 117a4afdb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net receiver/RXUSB/BTF_Buffer_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 117a4afdb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1094.648 ; gain = 79.074
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.773. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 157b659e6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1094.648 ; gain = 79.074
Phase 4.1 Post Commit Optimization | Checksum: 157b659e6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1094.648 ; gain = 79.074

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 157b659e6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1094.648 ; gain = 79.074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 157b659e6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1094.648 ; gain = 79.074

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18d6347aa

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1094.648 ; gain = 79.074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18d6347aa

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1094.648 ; gain = 79.074
Ending Placer Task | Checksum: 144515e61

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1094.648 ; gain = 79.074
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1094.648 ; gain = 79.074
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1094.648 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 48c22169 ConstDB: 0 ShapeSum: fb8f3cf8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1274ae0e9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1203.555 ; gain = 88.379
Post Restoration Checksum: NetGraph: cdc36dc1 NumContArr: 59877328 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1274ae0e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1203.555 ; gain = 88.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1274ae0e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1203.555 ; gain = 88.379

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1274ae0e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1203.555 ; gain = 88.379
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e4976ac3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1223.566 ; gain = 108.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.996  | TNS=0.000  | WHS=-0.228 | THS=-531.141|

Phase 2 Router Initialization | Checksum: 23ef8c942

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1223.566 ; gain = 108.391

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e8d4a686

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6111
 Number of Nodes with overlaps = 583
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ea7b2a0c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1262.574 ; gain = 147.398
Phase 4 Rip-up And Reroute | Checksum: 1ea7b2a0c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 217aa7ab0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1262.574 ; gain = 147.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 217aa7ab0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 217aa7ab0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1262.574 ; gain = 147.398
Phase 5 Delay and Skew Optimization | Checksum: 217aa7ab0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f9c54cf

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1262.574 ; gain = 147.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4a9ef32

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1262.574 ; gain = 147.398
Phase 6 Post Hold Fix | Checksum: 1f4a9ef32

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.23902 %
  Global Horizontal Routing Utilization  = 5.9171 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f3253fe

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f3253fe

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 100383b24

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1262.574 ; gain = 147.398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.703  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 100383b24

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1262.574 ; gain = 147.398
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1262.574 ; gain = 147.398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1262.574 ; gain = 167.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1262.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.281 ; gain = 22.707
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1367.973 ; gain = 82.691
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file main_timing_summary_routed.rpt -warn_on_violation  -rpx main_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
Command: write_bitstream -force main.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
Writing bitstream ./main.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'O:/Users/thkim/Arty_S7/AD9912_DAC8734/v1_00/v1_00.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May 18 23:11:10 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1735.520 ; gain = 367.547
INFO: [Common 17-206] Exiting Vivado at Fri May 18 23:11:10 2018...
