Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:15:21 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:15:21 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_2/head_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_7/spreg_q_reg[34]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_2/head_q_reg[0]/CLK (SC7P5T_DFFRQX2_CSC28L)      0.00      0.00       0.00 r
  _spawn_2/head_q_reg[0]/Q (SC7P5T_DFFRQX2_CSC28L)       15.60     88.91      88.91 f
  _spawn_2/thread_1_wire$16[0] (net)            9                   0.00      88.91 f
  _spawn_2/U4/Z (SC7P5T_INVX1_CSC28L)                    25.37     30.22     119.13 r
  _spawn_2/n80 (net)                            7                   0.00     119.13 r
  _spawn_2/U65/Z (SC7P5T_NR2X1_CSC28L)                   12.58     21.95     141.08 f
  _spawn_2/n209 (net)                           2                   0.00     141.08 f
  _spawn_2/U6/Z (SC7P5T_INVX1_CSC28L)                    17.35     22.17     163.25 r
  _spawn_2/n76 (net)                            2                   0.00     163.25 r
  _spawn_2/U226/Z (SC7P5T_ND2X2_CSC28L)                   9.77     16.79     180.04 f
  _spawn_2/n206 (net)                           1                   0.00     180.04 f
  _spawn_2/U10/Z (SC7P5T_XOR2X2_CSC28L)                   9.34     37.44     217.48 r
  _spawn_2/n3 (net)                             3                   0.00     217.48 r
  _spawn_2/U38/Z (SC7P5T_NR2IAX1_L_CSC28L)               12.15     26.42     243.91 r
  _spawn_2/n153 (net)                           1                   0.00     243.91 r
  _spawn_2/U7/Z (SC7P5T_BUFX1_A_CSC28L)                  33.39     41.17     285.08 r
  _spawn_2/n1 (net)                            10                   0.00     285.08 r
  _spawn_2/U107/Z (SC7P5T_AOI222X1_CSC28L)               28.59     34.50     319.58 f
  _spawn_2/n163 (net)                           1                   0.00     319.58 f
  _spawn_2/U106/Z (SC7P5T_OAI22X1_CSC28L)                25.74     36.49     356.07 r
  _spawn_2/n157 (net)                           2                   0.00     356.07 r
  _spawn_2/U100/Z (SC7P5T_AOI22X1_CSC28L)                15.82     25.68     381.75 f
  _spawn_2/n161 (net)                           1                   0.00     381.75 f
  _spawn_2/U5/Z (SC7P5T_OAI22X1_CSC28L)                  37.16     41.37     423.12 r
  _spawn_2/_ep_data_o_0[0] (net)                5                   0.00     423.12 r
  _spawn_2/_ep_data_o_0[0] (fifo_2)                                 0.00     423.12 r
  _r_fifo_le_data_o_0[0] (net)                                      0.00     423.12 r
  U1240/Z (SC7P5T_INVX1_CSC28L)                          16.77     27.34     450.46 f
  n1162 (net)                                   4                   0.00     450.46 f
  U360/Z (SC7P5T_NR2X1_CSC28L)                           15.31     20.23     470.69 r
  n239 (net)                                    1                   0.00     470.69 r
  U359/Z (SC7P5T_ND3X1_MR_CSC28L)                        29.10     29.00     499.69 f
  n227 (net)                                    2                   0.00     499.69 f
  U1239/Z (SC7P5T_INVX1_CSC28L)                          20.98     32.30     531.99 r
  n1158 (net)                                   3                   0.00     531.99 r
  U357/Z (SC7P5T_BUFX4_CSC28L)                            9.56     27.28     559.28 r
  n1134 (net)                                  11                   0.00     559.28 r
  U1243/Z (SC7P5T_AN4IAX1_CSC28L)                         8.17     11.02     570.29 f
  n225 (net)                                    1                   0.00     570.29 f
  U1241/Z (SC7P5T_AOI21X1_CSC28L)                        43.07     38.60     608.89 r
  _r_fifo_le_pop_valid[0] (net)                 4                   0.00     608.89 r
  _spawn_7/_ep_req_valid[0] (spill_reg_4)                           0.00     608.89 r
  _spawn_7/_ep_req_valid[0] (net)                                   0.00     608.89 r
  _spawn_7/U6/Z (SC7P5T_ND3X2_CSC28L)                    16.40     32.70     641.59 f
  _spawn_7/n77 (net)                            2                   0.00     641.59 f
  _spawn_7/U26/Z (SC7P5T_NR2X1_CSC28L)                   11.52     20.25     661.84 r
  _spawn_7/n74 (net)                            1                   0.00     661.84 r
  _spawn_7/U25/Z (SC7P5T_OAI21X1_CSC28L)                 17.63     21.66     683.50 f
  _spawn_7/n1 (net)                             2                   0.00     683.50 f
  _spawn_7/U8/Z (SC7P5T_BUFX1_A_CSC28L)                   7.93     25.88     709.38 f
  _spawn_7/n6 (net)                             2                   0.00     709.38 f
  _spawn_7/U16/Z (SC7P5T_INVX1_CSC28L)                   58.87     51.17     760.54 r
  _spawn_7/n11 (net)                           16                   0.00     760.54 r
  _spawn_7/U27/Z (SC7P5T_OAI22X1_CSC28L)                 19.02     37.96     798.50 f
  _spawn_7/n118 (net)                           1                   0.00     798.50 f
  _spawn_7/spreg_q_reg[34]/D (SC7P5T_DFFRQX2_CSC28L)     19.02      0.00     798.50 f
  data arrival time                                                          798.50

  clock clk_i[0] (rise edge)                                      821.00     821.00
  clock network delay (ideal)                                       0.00     821.00
  _spawn_7/spreg_q_reg[34]/CLK (SC7P5T_DFFRQX2_CSC28L)              0.00     821.00 r
  library setup time                                              -20.51     800.49
  data required time                                                         800.49
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         800.49
  data arrival time                                                         -798.50
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.99


1
 
****************************************
Report : area
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:15:21 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1746
Number of nets:                          4060
Number of cells:                         3259
Number of combinational cells:           2829
Number of sequential cells:               422
Number of macros/black boxes:               0
Number of buf/inv:                       1485
Number of references:                      36

Combinational area:                793.440009
Buf/Inv area:                      215.412003
Noncombinational area:             675.537616
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1468.977625
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  -----------
axi_demux_0                       1468.9776    100.0  249.2376     3.2016  0.0000  axi_demux_0
_spawn_0                           137.5992      9.4   84.7728    52.8264  0.0000  fifo_0
_spawn_1                           137.7384      9.4   84.9120    52.8264  0.0000  fifo_1
_spawn_2                           137.9472      9.4   85.1208    52.8264  0.0000  fifo_2
_spawn_3                           201.7704     13.7   72.1056   129.6648  0.0000  spill_reg_0
_spawn_4                           192.2352     13.1   68.9736   123.2616  0.0000  spill_reg_1
_spawn_5                            23.5944      1.6    9.1872    14.4072  0.0000  spill_reg_2
_spawn_6                           201.7704     13.7   72.1056   129.6648  0.0000  spill_reg_3
_spawn_7                           183.8832     12.5   67.0248   116.8584  0.0000  spill_reg_4
--------------------------------  ---------  -------  --------  ---------  ------  -----------
Total                                                 793.4400   675.5376  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:15:24 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_demux_0                            6.20e-02    1.322    0.546    1.385 100.0
  _spawn_7 (spill_reg_4)               5.41e-03    0.225 6.66e-02    0.230  16.6
  _spawn_6 (spill_reg_3)               1.07e-02    0.253 7.39e-02    0.264  19.1
  _spawn_5 (spill_reg_2)               5.66e-04 2.72e-02 8.82e-03 2.77e-02   2.0
  _spawn_4 (spill_reg_1)               1.05e-02    0.239 7.06e-02    0.250  18.0
  _spawn_3 (spill_reg_0)               1.08e-02    0.253 7.39e-02    0.264  19.0
  _spawn_2 (fifo_2)                    4.99e-03    0.103 4.76e-02    0.108   7.8
  _spawn_1 (fifo_1)                    3.12e-03    0.102 4.77e-02    0.105   7.6
  _spawn_0 (fifo_0)                    4.95e-03    0.103 4.84e-02    0.108   7.8
1
 
****************************************
Report : saif
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:15:24 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          461(24.91%)       1390(75.09%)       1851
 Ports        0(0.00%)          447(32.49%)       929(67.51%)        1376
 Pins         0(0.00%)          388(12.05%)       2833(87.95%)       3221
--------------------------------------------------------------------------------
1
