
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103657                       # Number of seconds simulated
sim_ticks                                103657237419                       # Number of ticks simulated
final_tick                               633294954729                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127403                       # Simulator instruction rate (inst/s)
host_op_rate                                   160857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5973973                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895788                       # Number of bytes of host memory used
host_seconds                                 17351.47                       # Real time elapsed on the host
sim_insts                                  2210621724                       # Number of instructions simulated
sim_ops                                    2791109519                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1619200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       374912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1997440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       794752                       # Number of bytes written to this memory
system.physmem.bytes_written::total            794752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2929                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15605                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6209                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6209                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15620713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3616843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19269663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7667115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7667115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7667115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15620713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3616843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26936778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248578508                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21407828                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430721                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917075                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8808512                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8133226                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236129                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87205                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193686409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120493436                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21407828                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10369355                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25468982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5736395                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7729416                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849181                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230672766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205203784     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726145      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141033      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310018      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952936      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1105671      0.48%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757495      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1927684      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548000      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230672766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086121                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484730                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191357213                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10097258                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25328556                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108309                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3781426                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651185                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145423681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51720                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3781426                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191612384                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6539254                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2420216                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182729                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1136745                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145209033                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1552                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419843                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27765                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203196067                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676749165                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676749165                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34745361                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34089                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18009                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3590556                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13977534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294849                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699202                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144695576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137393414                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84045                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20195231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41304763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1928                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230672766                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300332                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172655612     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24477751     10.61%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12380689      5.37%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986954      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570034      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580854      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189407      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779145      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52320      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230672766                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961901     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146040     11.44%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169135     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113907978     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015060      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648305      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805991      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137393414                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552716                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277076                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506820715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164925596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133579253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138670490                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152818                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1825934                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          704                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142872                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3781426                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5818886                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281232                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144729664                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13977534                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852438                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18008                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          704                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1146999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2212954                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134805545                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516150                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587869                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241507                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805432                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542306                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133581525                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133579253                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79370288                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213636153                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537372                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371521                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22272893                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941345                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226891340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.392844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177097363     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23334872     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835347      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819986      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655492      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546706      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535419      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096413      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2969742      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226891340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2969742                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368660854                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293259999                       # The number of ROB writes
system.switch_cpus0.timesIdled                2862795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17905742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.485785                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.485785                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402287                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402287                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609517056                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184062815                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138135221                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248578508                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22268346                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18274437                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2082931                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9343000                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8760915                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2221873                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97513                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199596397                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122137871                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22268346                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10982788                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26338576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5778213                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5419135                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12073915                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2073575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235031387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208692811     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1961576      0.83%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3549915      1.51%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2099523      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1721406      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1538237      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          849367      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2113024      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12505528      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235031387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089583                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491345                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197954513                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7074244                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26260455                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65170                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3677002                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3658766                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149800159                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3677002                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198248950                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         685384                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5491341                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26014174                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       914533                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149750500                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         99818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       527767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    210975498                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    694973815                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    694973815                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179200528                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31774936                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35648                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17847                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2647486                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13929258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7493679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72892                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1695341                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148609557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141692145                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66281                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17618242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36430593                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235031387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176033448     74.90%     74.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23475494      9.99%     84.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12285940      5.23%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8657174      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8663426      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3100369      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2365401      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       275786      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174349      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235031387                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51927     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169107     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158117     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119562240     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1937974      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17801      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12699533      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7474597      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141692145                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570010                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             379151                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    518861109                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166263686                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139273757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142071296                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287926                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2285206                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89298                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3677002                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         479546                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56137                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148645204                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13929258                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7493679                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1198743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1090420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2289163                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140076091                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12602794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1616054                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20077386                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19850302                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7474592                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563508                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139273821                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139273757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81509803                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222003553                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560281                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367155                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104191662                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128430642                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20214775                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100501                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231354385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.406862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178922050     77.34%     77.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25577163     11.06%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9810790      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5164950      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4386891      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2080369      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       984157      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1541422      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2886593      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231354385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104191662                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128430642                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19048430                       # Number of memory references committed
system.switch_cpus1.commit.loads             11644049                       # Number of loads committed
system.switch_cpus1.commit.membars              17800                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18633980                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115620536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2656268                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2886593                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377113209                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300967854                       # The number of ROB writes
system.switch_cpus1.timesIdled                2946596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13547121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104191662                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128430642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104191662                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.385781                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.385781                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419150                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419150                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629836920                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194549462                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138684940                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35600                       # number of misc regfile writes
system.l20.replacements                         12660                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          795722                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29044                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.397122                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          374.592391                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.078812                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6033.594575                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9966.734222                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022863                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000554                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368261                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.608321                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83724                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83724                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22242                       # number of Writeback hits
system.l20.Writeback_hits::total                22242                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83724                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83724                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83724                       # number of overall hits
system.l20.overall_hits::total                  83724                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12650                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12660                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12650                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12660                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12650                       # number of overall misses
system.l20.overall_misses::total                12660                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1834998                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2604558507                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2606393505                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1834998                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2604558507                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2606393505                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1834998                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2604558507                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2606393505                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96374                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96384                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22242                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22242                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96374                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96374                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131259                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.131350                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131259                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.131350                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131259                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.131350                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205893.953123                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205876.264218                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205893.953123                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205876.264218                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205893.953123                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205876.264218                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4102                       # number of writebacks
system.l20.writebacks::total                     4102                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12650                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12660                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12650                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12660                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12650                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12660                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1846177801                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1847413449                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1846177801                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1847413449                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1846177801                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1847413449                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131259                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.131350                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131259                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.131350                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131259                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.131350                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145942.909170                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145925.232938                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145942.909170                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145925.232938                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145942.909170                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145925.232938                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2945                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          357461                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19329                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.493507                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1308.652599                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.042162                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1459.736680                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            16.478626                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13584.089932                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.079874                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000918                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.089095                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001006                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.829107                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31178                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31178                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10039                       # number of Writeback hits
system.l21.Writeback_hits::total                10039                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31178                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31178                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31178                       # number of overall hits
system.l21.overall_hits::total                  31178                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2929                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2945                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2929                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2945                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2929                       # number of overall misses
system.l21.overall_misses::total                 2945                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3106171                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    602861730                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      605967901                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3106171                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    602861730                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       605967901                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3106171                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    602861730                       # number of overall miss cycles
system.l21.overall_miss_latency::total      605967901                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34107                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34123                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10039                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10039                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34107                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34123                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34107                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34123                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.085877                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.086305                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.085877                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.086305                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.085877                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.086305                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 194135.687500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205825.104131                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205761.596265                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 194135.687500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205825.104131                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205761.596265                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 194135.687500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205825.104131                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205761.596265                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2107                       # number of writebacks
system.l21.writebacks::total                     2107                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2929                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2945                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2929                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2945                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2929                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2945                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2144153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    426650755                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    428794908                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2144153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    426650755                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    428794908                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2144153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    426650755                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    428794908                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.085877                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.086305                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.085877                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.086305                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.085877                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.086305                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134009.562500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145664.306931                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145600.987436                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 134009.562500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145664.306931                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145600.987436                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 134009.562500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145664.306931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145600.987436                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.822318                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011856820                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849829.652651                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.822318                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015741                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876318                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849170                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849170                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849170                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849170                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2113412                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2113412                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2113412                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2113412                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2113412                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2113412                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849181                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192128.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192128.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192128.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1917998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1917998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1917998                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191799.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96374                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997288                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96630                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1976.583752                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589641                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410359                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412019                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17454                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17454                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089261                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398716                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398716                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398786                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398786                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37526796247                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37526796247                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7359859                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7359859                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37534156106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37534156106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37534156106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37534156106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10810735                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10810735                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488047                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488047                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488047                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036881                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94119.112970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94119.112970                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105140.842857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105140.842857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94121.047645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94121.047645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94121.047645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94121.047645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22242                       # number of writebacks
system.cpu0.dcache.writebacks::total            22242                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302342                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302412                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302412                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96374                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96374                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8295067058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8295067058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8295067058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8295067058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8295067058                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8295067058                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005213                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005213                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005213                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005213                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86071.627804                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86071.627804                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86071.627804                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86071.627804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86071.627804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86071.627804                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.042153                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018511612                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204570.588745                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.042153                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024106                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738850                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12073899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12073899                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12073899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12073899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12073899                       # number of overall hits
system.cpu1.icache.overall_hits::total       12073899                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3406971                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3406971                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3406971                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3406971                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3406971                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3406971                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12073915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12073915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12073915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12073915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12073915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12073915                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 212935.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 212935.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 212935.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 212935.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 212935.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 212935.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3238971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3238971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3238971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3238971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3238971                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3238971                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202435.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 202435.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 202435.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 202435.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 202435.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 202435.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34107                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164025979                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34363                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4773.331170                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.453720                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.546280                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904116                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095884                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9392222                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9392222                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7368780                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7368780                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17830                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17830                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17800                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17800                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16761002                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16761002                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16761002                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16761002                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87754                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87754                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87754                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87754                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87754                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7756945498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7756945498                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7756945498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7756945498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7756945498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7756945498                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9479976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9479976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7368780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7368780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16848756                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16848756                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16848756                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16848756                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009257                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005208                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005208                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005208                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005208                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88394.209928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88394.209928                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88394.209928                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88394.209928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88394.209928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88394.209928                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10039                       # number of writebacks
system.cpu1.dcache.writebacks::total            10039                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53647                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53647                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53647                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53647                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34107                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34107                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34107                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34107                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2661453822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2661453822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2661453822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2661453822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2661453822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2661453822                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002024                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002024                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78032.480781                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78032.480781                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78032.480781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78032.480781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78032.480781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78032.480781                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
