# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:34:09 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(28): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 17:34:09 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:34:28 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1136) Unknown identifier "val_comp_s".
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): Attribute "high" returns type (error); expecting type std.STANDARD.NATURAL.
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(54): Cannot drive signal 'loop_end_o' of mode IN.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(54): Type error resolving infix expression "=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): Labels do not match: 'flot_don' and 'srgn'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): VHDL Compiler exiting
# End time: 17:34:28 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:35:11 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(54): Cannot drive signal 'loop_end_o' of mode IN.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(54): Type error resolving infix expression "=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): Labels do not match: 'flot_don' and 'srgn'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): VHDL Compiler exiting
# End time: 17:35:11 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:36:05 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(54): Type error resolving infix expression "=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): Labels do not match: 'flot_don' and 'srgn'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(56): VHDL Compiler exiting
# End time: 17:36:05 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:36:44 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(57): Labels do not match: 'flot_don' and 'srgn'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(57): VHDL Compiler exiting
# End time: 17:36:44 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:37:10 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# End time: 17:37:10 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:37:30 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# End time: 17:37:30 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:01 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(36): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# End time: 17:38:01 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:06 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cal_parity
# -- Compiling architecture flot_don of cal_parity
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd(58): Labels do not match: 'flot_don' and 'cal_parity'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd(58): VHDL Compiler exiting
# End time: 17:38:06 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:19 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cal_parity
# -- Compiling architecture flot_don of cal_parity
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd(58): Labels do not match: 'flot_don' and 'cal_parity'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd(58): VHDL Compiler exiting
# End time: 17:38:19 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:24 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cal_parity
# -- Compiling architecture flot_don of cal_parity
# End time: 17:38:24 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:24 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cal_parity
# -- Compiling architecture flot_don of cal_parity
# End time: 17:38:24 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:27 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.ligne_serie_pkg.
# ** Error (suppressible): /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): (vcom-1195) Cannot find expanded name "work.ligne_serie_pkg".
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): Unknown expanded name.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(20): VHDL Compiler exiting
# End time: 17:38:27 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:35 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.ligne_serie_pkg.
# ** Error (suppressible): /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): (vcom-1195) Cannot find expanded name "work.ligne_serie_pkg".
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): Unknown expanded name.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(20): VHDL Compiler exiting
# End time: 17:38:35 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:38:49 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.ligne_serie_pkg.
# ** Error (suppressible): /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): (vcom-1195) Cannot find expanded name "work.ligne_serie_pkg".
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(18): Unknown expanded name.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd(20): VHDL Compiler exiting
# End time: 17:38:49 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/ligne_serie_pkg.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:03 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/ligne_serie_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ligne_serie_pkg
# -- Compiling package body ligne_serie_pkg
# -- Loading package ligne_serie_pkg
# End time: 17:39:03 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:11 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ligne_serie_pkg
# -- Compiling entity divisor
# -- Compiling architecture flot_don of divisor
# End time: 17:39:11 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:22 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_rs
# -- Compiling architecture flot_don of flipflop_rs
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd(60): Labels do not match: 'flot_don' and 'flipflop_rs'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd(60): VHDL Compiler exiting
# End time: 17:39:22 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:24 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_t
# -- Compiling architecture flot_don of flipflop_t
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): Labels do not match: 'flot_don' and 'flipflop_t'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): VHDL Compiler exiting
# End time: 17:39:24 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:24 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_t
# -- Compiling architecture flot_don of flipflop_t
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): Labels do not match: 'flot_don' and 'flipflop_t'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): VHDL Compiler exiting
# End time: 17:39:24 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:25 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_rs
# -- Compiling architecture flot_don of flipflop_rs
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd(60): Labels do not match: 'flot_don' and 'flipflop_rs'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd(60): VHDL Compiler exiting
# End time: 17:39:25 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:36 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_rs
# -- Compiling architecture flot_don of flipflop_rs
# End time: 17:39:36 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:37 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_t
# -- Compiling architecture flot_don of flipflop_t
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): Labels do not match: 'flot_don' and 'flipflop_t'.
# ** Error: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd(60): VHDL Compiler exiting
# End time: 17:39:37 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:45 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipflop_t
# -- Compiling architecture flot_don of flipflop_t
# End time: 17:39:45 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:46 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ligne_serie_pkg
# -- Compiling entity divisor
# -- Compiling architecture flot_don of divisor
# End time: 17:39:46 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:47 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/cal_parity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cal_parity
# -- Compiling architecture flot_don of cal_parity
# End time: 17:39:47 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:39:51 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/divisor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ligne_serie_pkg
# -- Compiling entity divisor
# -- Compiling architecture flot_don of divisor
# End time: 17:39:51 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:42:01 on Jan 16,2020
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ligne_serie_pkg
# -- Compiling entity srgn
# -- Compiling architecture flot_don of srgn
# ** Warning: /cours_REDS/CSN/SpinelliIsaia/Labo8_Liaison_serie/ligne_ser_applic/src/srgn.vhd(38): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# End time: 17:42:01 on Jan 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
