Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: CPU_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_TOP"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/COA/cpu301/ssd.vhd" in Library work.
Architecture rtl of Entity seven_seg_display is up to date.
Compiling vhdl file "C:/COA/cpu301/clkbase.vhd" in Library work.
Architecture rtl of Entity clk_base_gen is up to date.
Compiling vhdl file "C:/COA/cpu301/clkgen.vhd" in Library work.
Architecture rtl of Entity clk_gen is up to date.
Compiling vhdl file "C:/COA/cpu301/pcreg.vhd" in Library work.
Architecture rtl of Entity pc_reg is up to date.
Compiling vhdl file "C:/COA/cpu301/ifetcher.vhd" in Library work.
Architecture rtl of Entity inst_fetcher is up to date.
Compiling vhdl file "C:/COA/cpu301/ifidregs.vhd" in Library work.
Architecture rtl of Entity if_id_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/pcmux.vhd" in Library work.
Architecture rtl of Entity pc_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/cputop.vhd" in Library work.
Entity <cpu_top> compiled.
Entity <cpu_top> (Architecture <structrual>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU_TOP> in library <work> (architecture <structrual>).

Analyzing hierarchy for entity <SEVEN_SEG_DISPLAY> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CLK_BASE_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CLK_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC_REG> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <INST_FETCHER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <IF_ID_REGS> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC_MUX> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU_TOP> in library <work> (Architecture <structrual>).
Entity <CPU_TOP> analyzed. Unit <CPU_TOP> generated.

Analyzing Entity <SEVEN_SEG_DISPLAY> in library <work> (Architecture <rtl>).
INFO:Xst:1561 - "C:/COA/cpu301/ssd.vhd" line 58: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/COA/cpu301/ssd.vhd" line 77: Mux is complete : default of case is discarded
Entity <SEVEN_SEG_DISPLAY> analyzed. Unit <SEVEN_SEG_DISPLAY> generated.

Analyzing Entity <CLK_BASE_GEN> in library <work> (Architecture <rtl>).
Entity <CLK_BASE_GEN> analyzed. Unit <CLK_BASE_GEN> generated.

Analyzing Entity <CLK_GEN> in library <work> (Architecture <rtl>).
Entity <CLK_GEN> analyzed. Unit <CLK_GEN> generated.

Analyzing Entity <PC_REG> in library <work> (Architecture <rtl>).
Entity <PC_REG> analyzed. Unit <PC_REG> generated.

Analyzing Entity <INST_FETCHER> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <RAM2_data> in unit <INST_FETCHER> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
Entity <INST_FETCHER> analyzed. Unit <INST_FETCHER> generated.

Analyzing Entity <IF_ID_REGS> in library <work> (Architecture <rtl>).
Entity <IF_ID_REGS> analyzed. Unit <IF_ID_REGS> generated.

Analyzing Entity <PC_MUX> in library <work> (Architecture <rtl>).
Entity <PC_MUX> analyzed. Unit <PC_MUX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RAM2_data> in unit <INST_FETCHER> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <RAM1_data> in unit <CPU_TOP> is removed.

Synthesizing Unit <SEVEN_SEG_DISPLAY>.
    Related source file is "C:/COA/cpu301/ssd.vhd".
    Found 16x7-bit ROM for signal <Output_h>.
    Found 16x7-bit ROM for signal <Output_l>.
    Summary:
	inferred   2 ROM(s).
Unit <SEVEN_SEG_DISPLAY> synthesized.


Synthesizing Unit <CLK_BASE_GEN>.
    Related source file is "C:/COA/cpu301/clkbase.vhd".
    Found 31-bit up counter for signal <Cnt>.
    Found 31-bit comparator less for signal <Cnt$cmp_lt0000> created at line 47.
    Found 1-bit register for signal <Tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CLK_BASE_GEN> synthesized.


Synthesizing Unit <CLK_GEN>.
    Related source file is "C:/COA/cpu301/clkgen.vhd".
    Found 1-bit register for signal <Clk_s>.
    Found 1-bit register for signal <Clk_x2_s>.
    Found 1-bit register for signal <Cnt<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <CLK_GEN> synthesized.


Synthesizing Unit <PC_REG>.
    Related source file is "C:/COA/cpu301/pcreg.vhd".
    Found 16-bit register for signal <Pc>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC_REG> synthesized.


Synthesizing Unit <INST_FETCHER>.
    Related source file is "C:/COA/cpu301/ifetcher.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <Inst_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <INST_FETCHER> synthesized.


Synthesizing Unit <IF_ID_REGS>.
    Related source file is "C:/COA/cpu301/ifidregs.vhd".
    Found 16-bit register for signal <Inst>.
    Found 16-bit register for signal <Npc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IF_ID_REGS> synthesized.


Synthesizing Unit <PC_MUX>.
    Related source file is "C:/COA/cpu301/pcmux.vhd".
WARNING:Xst:647 - Input <Pc_src> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Branch_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <Npc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_MUX> synthesized.


Synthesizing Unit <CPU_TOP>.
    Related source file is "C:/COA/cpu301/cputop.vhd".
WARNING:Xst:2565 - Inout <RAM1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <RAM1_data<9>> is never assigned.
WARNING:Xst:646 - Signal <Npc_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Inst_ID<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <CPU_TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 4
 16-bit register                                       : 4
# Comparators                                          : 1
 31-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Inst_reg_8> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_9> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_10> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_11> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_12> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_13> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_14> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_reg_15> of sequential type is unconnected in block <Inst_fetcher_c>.
WARNING:Xst:2677 - Node <Inst_8> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_9> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_10> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_11> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_12> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_13> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_14> of sequential type is unconnected in block <If_ID_regs_c>.
WARNING:Xst:2677 - Node <Inst_15> of sequential type is unconnected in block <If_ID_regs_c>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 1
 31-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU_TOP> ...

Optimizing unit <PC_REG> ...

Optimizing unit <INST_FETCHER> ...

Optimizing unit <IF_ID_REGS> ...
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_15> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_14> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_13> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_12> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_11> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_10> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_9> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <Inst_fetcher_c/Inst_reg_8> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_15> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_14> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_13> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_12> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_11> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_10> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_9> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_8> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_7> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_6> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_5> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_4> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_3> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_2> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_1> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Npc_0> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_15> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_14> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_13> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_12> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_11> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_10> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_9> of sequential type is unconnected in block <CPU_TOP>.
WARNING:Xst:2677 - Node <If_ID_regs_c/Inst_8> of sequential type is unconnected in block <CPU_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU_TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU_TOP.ngr
Top Level Output File Name         : CPU_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 106

Cell Usage :
# BELS                             : 185
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 19
#      LUT2                        : 1
#      LUT3                        : 31
#      LUT4                        : 18
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 67
#      FDC                         : 25
#      FDCE                        : 2
#      FDE                         : 40
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 81
#      IBUF                        : 9
#      OBUF                        : 72
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       44  out of   8672     0%  
 Number of Slice Flip Flops:             59  out of  17344     0%  
 Number of 4 input LUTs:                 79  out of  17344     0%  
 Number of IOs:                         106
 Number of bonded IOBs:                  82  out of    250    32%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_in                             | BUFGP                  | 32    |
Clk_base_gen_c/Tmp                 | NONE(Clk_gen_c/Clk_s)  | 11    |
Clk_gen_c/Clk_s1                   | BUFG                   | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+-------------------------+-------+
Control Signal                                   | Buffer(FF name)         | Load  |
-------------------------------------------------+-------------------------+-------+
Clk_base_gen_c/Rst_inv(Pc_reg_c/Rst_inv1_INV_0:O)| NONE(Clk_base_gen_c/Tmp)| 27    |
-------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.591ns (Maximum Frequency: 116.407MHz)
   Minimum input arrival time before clock: 3.038ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_in'
  Clock period: 8.591ns (frequency: 116.407MHz)
  Total number of paths / destination ports: 13697 / 33
-------------------------------------------------------------------------
Delay:               8.591ns (Levels of Logic = 45)
  Source:            Clk_base_gen_c/Cnt_6 (FF)
  Destination:       Clk_base_gen_c/Cnt_30 (FF)
  Source Clock:      Clk_in rising
  Destination Clock: Clk_in rising

  Data Path: Clk_base_gen_c/Cnt_6 to Clk_base_gen_c/Cnt_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  Clk_base_gen_c/Cnt_6 (Clk_base_gen_c/Cnt_6)
     LUT1:I0->O            1   0.704   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>_rt (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<1> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<2> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<3> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<4> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<5> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<6> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<7> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<8> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<9> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<10> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<10>)
     MUXCY:CI->O          33   0.331   1.298  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<11> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<11>)
     LUT3:I2->O            1   0.704   0.000  Clk_base_gen_c/Mcount_Cnt_lut<0> (Clk_base_gen_c/Mcount_Cnt_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Clk_base_gen_c/Mcount_Cnt_cy<0> (Clk_base_gen_c/Mcount_Cnt_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<1> (Clk_base_gen_c/Mcount_Cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<2> (Clk_base_gen_c/Mcount_Cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<3> (Clk_base_gen_c/Mcount_Cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<4> (Clk_base_gen_c/Mcount_Cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<5> (Clk_base_gen_c/Mcount_Cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<6> (Clk_base_gen_c/Mcount_Cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<7> (Clk_base_gen_c/Mcount_Cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<8> (Clk_base_gen_c/Mcount_Cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<9> (Clk_base_gen_c/Mcount_Cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<10> (Clk_base_gen_c/Mcount_Cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<11> (Clk_base_gen_c/Mcount_Cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<12> (Clk_base_gen_c/Mcount_Cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<13> (Clk_base_gen_c/Mcount_Cnt_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<14> (Clk_base_gen_c/Mcount_Cnt_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<15> (Clk_base_gen_c/Mcount_Cnt_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<16> (Clk_base_gen_c/Mcount_Cnt_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<17> (Clk_base_gen_c/Mcount_Cnt_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<18> (Clk_base_gen_c/Mcount_Cnt_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<19> (Clk_base_gen_c/Mcount_Cnt_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<20> (Clk_base_gen_c/Mcount_Cnt_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<21> (Clk_base_gen_c/Mcount_Cnt_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<22> (Clk_base_gen_c/Mcount_Cnt_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<23> (Clk_base_gen_c/Mcount_Cnt_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<24> (Clk_base_gen_c/Mcount_Cnt_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<25> (Clk_base_gen_c/Mcount_Cnt_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<26> (Clk_base_gen_c/Mcount_Cnt_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<27> (Clk_base_gen_c/Mcount_Cnt_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<28> (Clk_base_gen_c/Mcount_Cnt_cy<28>)
     MUXCY:CI->O           0   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<29> (Clk_base_gen_c/Mcount_Cnt_cy<29>)
     XORCY:CI->O           1   0.804   0.000  Clk_base_gen_c/Mcount_Cnt_xor<30> (Clk_base_gen_c/Mcount_Cnt30)
     FDE:D                     0.308          Clk_base_gen_c/Cnt_30
    ----------------------------------------
    Total                      8.591ns (6.671ns logic, 1.920ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_base_gen_c/Tmp'
  Clock period: 2.717ns (frequency: 368.053MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.717ns (Levels of Logic = 1)
  Source:            Clk_gen_c/Cnt_0 (FF)
  Destination:       Clk_gen_c/Clk_s (FF)
  Source Clock:      Clk_base_gen_c/Tmp rising
  Destination Clock: Clk_base_gen_c/Tmp rising

  Data Path: Clk_gen_c/Cnt_0 to Clk_gen_c/Clk_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  Clk_gen_c/Cnt_0 (Clk_gen_c/Cnt_0)
     INV:I->O              2   0.704   0.447  Clk_gen_c/Cnt_inv1_INV_0 (Clk_gen_c/Cnt_inv)
     FDCE:CE                   0.555          Clk_gen_c/Clk_s
    ----------------------------------------
    Total                      2.717ns (1.850ns logic, 0.867ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_gen_c/Clk_s1'
  Clock period: 4.344ns (frequency: 230.203MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.344ns (Levels of Logic = 16)
  Source:            Pc_reg_c/Pc_1 (FF)
  Destination:       Pc_reg_c/Pc_15 (FF)
  Source Clock:      Clk_gen_c/Clk_s1 rising
  Destination Clock: Clk_gen_c/Clk_s1 rising

  Data Path: Pc_reg_c/Pc_1 to Pc_reg_c/Pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  Pc_reg_c/Pc_1 (Pc_reg_c/Pc_1)
     LUT1:I0->O            1   0.704   0.000  Pc_mux_c/Madd_Npc_cy<1>_rt (Pc_mux_c/Madd_Npc_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Pc_mux_c/Madd_Npc_cy<1> (Pc_mux_c/Madd_Npc_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<2> (Pc_mux_c/Madd_Npc_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<3> (Pc_mux_c/Madd_Npc_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<4> (Pc_mux_c/Madd_Npc_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<5> (Pc_mux_c/Madd_Npc_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<6> (Pc_mux_c/Madd_Npc_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<7> (Pc_mux_c/Madd_Npc_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<8> (Pc_mux_c/Madd_Npc_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<9> (Pc_mux_c/Madd_Npc_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<10> (Pc_mux_c/Madd_Npc_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<11> (Pc_mux_c/Madd_Npc_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<12> (Pc_mux_c/Madd_Npc_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Pc_mux_c/Madd_Npc_cy<13> (Pc_mux_c/Madd_Npc_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Pc_mux_c/Madd_Npc_cy<14> (Pc_mux_c/Madd_Npc_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Pc_mux_c/Madd_Npc_xor<15> (Pc_d<15>)
     FDC:D                     0.308          Pc_reg_c/Pc_15
    ----------------------------------------
    Total                      4.344ns (3.638ns logic, 0.706ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_base_gen_c/Tmp'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk_gen_c/Cnt_0 (FF)
  Destination Clock: Clk_base_gen_c/Tmp rising

  Data Path: Rst to Clk_gen_c/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.218   1.265  Rst_IBUF (Rst_IBUF)
     FDE:CE                    0.555          Clk_gen_c/Cnt_0
    ----------------------------------------
    Total                      3.038ns (1.773ns logic, 1.265ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_in'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk_base_gen_c/Cnt_0 (FF)
  Destination Clock: Clk_in rising

  Data Path: Rst to Clk_base_gen_c/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.218   1.265  Rst_IBUF (Rst_IBUF)
     FDE:CE                    0.555          Clk_base_gen_c/Cnt_0
    ----------------------------------------
    Total                      3.038ns (1.773ns logic, 1.265ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_gen_c/Clk_s1'
  Total number of paths / destination ports: 84 / 42
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            If_ID_regs_c/Inst_7 (FF)
  Destination:       SSD_h<6> (PAD)
  Source Clock:      Clk_gen_c/Clk_s1 rising

  Data Path: If_ID_regs_c/Inst_7 to SSD_h<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.883  If_ID_regs_c/Inst_7 (If_ID_regs_c/Inst_7)
     LUT4:I0->O            1   0.704   0.420  Seven_seg_display_c/Mrom_Output_h41 (SSD_h_4_OBUF)
     OBUF:I->O                 3.272          SSD_h_4_OBUF (SSD_h<4>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_base_gen_c/Tmp'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            Clk_gen_c/Clk_s (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      Clk_base_gen_c/Tmp rising

  Data Path: Clk_gen_c/Clk_s to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  Clk_gen_c/Clk_s (Clk_gen_c/Clk_s1)
     OBUF:I->O                 3.272          LED_15_OBUF (LED<15>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.863ns (Levels of Logic = 1)
  Source:            Clk_base_gen_c/Tmp (FF)
  Destination:       LED<13> (PAD)
  Source Clock:      Clk_in rising

  Data Path: Clk_base_gen_c/Tmp to LED<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.000  Clk_base_gen_c/Tmp (Clk_base_gen_c/Tmp)
     OBUF:I->O                 3.272          LED_13_OBUF (LED<13>)
    ----------------------------------------
    Total                      4.863ns (3.863ns logic, 1.000ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.58 secs
 
--> 

Total memory usage is 261272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    6 (   0 filtered)

