$date
	Sun Apr 24 07:03:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_tb $end
$var wire 10 ! clc [9:0] $end
$var reg 1 " clk $end
$var reg 1 # outn $end
$var reg 1 $ outp $end
$scope module A1 $end
$var wire 1 % clks $end
$var wire 1 " clock $end
$var wire 1 & dclock $end
$var wire 1 # outn $end
$var wire 1 $ outp $end
$var wire 1 ' valid $end
$var wire 10 ( clcb [9:0] $end
$var wire 10 ) clc [9:0] $end
$scope module U1 $end
$var wire 1 ' clk $end
$var wire 1 * d $end
$var wire 1 % res $end
$var reg 1 + q $end
$var reg 1 , qb $end
$upscope $end
$scope module U10 $end
$var wire 1 ' clk $end
$var wire 1 - d $end
$var wire 1 % res $end
$var reg 1 . q $end
$var reg 1 / qb $end
$upscope $end
$scope module U2 $end
$var wire 1 ' clk $end
$var wire 1 0 d $end
$var wire 1 % res $end
$var reg 1 1 q $end
$var reg 1 2 qb $end
$upscope $end
$scope module U3 $end
$var wire 1 ' clk $end
$var wire 1 3 d $end
$var wire 1 % res $end
$var reg 1 4 q $end
$var reg 1 5 qb $end
$upscope $end
$scope module U4 $end
$var wire 1 ' clk $end
$var wire 1 6 d $end
$var wire 1 % res $end
$var reg 1 7 q $end
$var reg 1 8 qb $end
$upscope $end
$scope module U5 $end
$var wire 1 ' clk $end
$var wire 1 9 d $end
$var wire 1 % res $end
$var reg 1 : q $end
$var reg 1 ; qb $end
$upscope $end
$scope module U6 $end
$var wire 1 ' clk $end
$var wire 1 < d $end
$var wire 1 % res $end
$var reg 1 = q $end
$var reg 1 > qb $end
$upscope $end
$scope module U7 $end
$var wire 1 ' clk $end
$var wire 1 ? d $end
$var wire 1 % res $end
$var reg 1 @ q $end
$var reg 1 A qb $end
$upscope $end
$scope module U8 $end
$var wire 1 ' clk $end
$var wire 1 B d $end
$var wire 1 % res $end
$var reg 1 C q $end
$var reg 1 D qb $end
$upscope $end
$scope module U9 $end
$var wire 1 ' clk $end
$var wire 1 E d $end
$var wire 1 % res $end
$var reg 1 F q $end
$var reg 1 G qb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
10
x/
x.
x-
0,
1+
1*
bx1 )
bx0 (
1'
1&
0%
0$
1#
1"
bx1 !
$end
#50000
0'
1$
#70000
13
bx00 (
02
bx11 !
bx11 )
11
1'
0#
#120000
0'
1#
#140000
16
bx000 (
05
bx111 !
bx111 )
14
1'
0$
#190000
0'
1$
#210000
19
bx0000 (
08
bx1111 !
bx1111 )
17
1'
0#
#260000
0'
1#
#280000
1<
bx00000 (
0;
bx11111 !
bx11111 )
1:
1'
0$
#330000
0'
1$
#350000
1?
bx000000 (
0>
bx111111 !
bx111111 )
1=
1'
0#
#400000
0&
0'
0%
1#
0"
#420000
