HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ROC_top
Implementation;Synthesis|| CD638 ||@W:Signal test_out is undriven. Either assign the signal a value or remove the signal declaration.||ROC_top.srr(23);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/23||ROC_top.vhd(127);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\hdl\ROC_top.vhd'/linenumber/127
Implementation;Synthesis|| MT530 ||@W:Found inferred clock roc_dcm|GLB_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. ||ROC_top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/121||roc_top.vhd(240);liberoaction://cross_probe/hdl/file/'c:\users\curlywei\documents\roc-fpga-270\src_old\hdl\roc_top.vhd'/linenumber/240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock roc_dcm|GLA_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. ||ROC_top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/122||roc_top.vhd(240);liberoaction://cross_probe/hdl/file/'c:\users\curlywei\documents\roc-fpga-270\src_old\hdl\roc_top.vhd'/linenumber/240
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top_cck.rpt" .||ROC_top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/131||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock roc_dcm|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Inst_roc_dcm.GLA"||ROC_top.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/264||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock roc_dcm|GLB_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Inst_roc_dcm.GLB"||ROC_top.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/265||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ROC_top.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/282||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ROC_top.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/284||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||ROC_top.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr'/linenumber/302||null;null
Implementation;Compile;RootName:ROC_top
Implementation;Compile||(null)||Please refer to the log file for details about 407 Warning(s) , 5 Info(s)||ROC_top_compile_log.rpt;liberoaction://open_report/file/ROC_top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:ROC_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||ROC_top_placeroute_log.rpt;liberoaction://open_report/file/ROC_top_placeroute_log.rpt||(null);(null)
