<html><body><samp><pre>
<!@TC:1559400678>
# Sat Jun  1 16:51:18 2019

<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: /home/letrend/workspace/TinyFPGA-BX/icecube2_template/constraints/clk.sdc
Linked File: <a href="/home/letrend/workspace/TinyFPGA-BX/icecube2_template/template_Implmnt/template_scck.rpt:@XP_FILE">template_scck.rpt</a>
Printing clock  summary report in "/home/letrend/workspace/TinyFPGA-BX/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1559400678> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1559400678> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_1 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_1 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_2 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_2 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_3 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_3 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_4 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_4 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_5 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_5 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_6 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_6 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_7 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_7 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_8 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_8 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_9 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_9 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400678> | Tristate driver readdata_10 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_10 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:272:37:272:40:@N:BN362:@XP_MSG">spi_master.vhd(272)</a><!@TM:1559400678> | Removing sequential instance do_valid_o_reg (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:469:8:469:10:@N:BN362:@XP_MSG">spi_master.vhd(469)</a><!@TM:1559400678> | Removing sequential instance do_buffer_reg[7:0] (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338:8:338:10:@N:BN362:@XP_MSG">spi_master.vhd(338)</a><!@TM:1559400678> | Removing sequential instance core_ce (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:271:37:271:40:@N:BN362:@XP_MSG">spi_master.vhd(271)</a><!@TM:1559400678> | Removing sequential instance do_valid_D (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:270:37:270:40:@N:BN362:@XP_MSG">spi_master.vhd(270)</a><!@TM:1559400678> | Removing sequential instance do_valid_C (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:269:37:269:40:@N:BN362:@XP_MSG">spi_master.vhd(269)</a><!@TM:1559400678> | Removing sequential instance do_valid_B (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/myo_control/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:416:8:416:10:@N:BN362:@XP_MSG">spi_master.vhd(416)</a><!@TM:1559400678> | Removing sequential instance do_valid_A (in view: work.work_spi_master_rtl_8_\'0\'_\'0\'_2_5_1_NCPOLCPHAPREFETCHSPI_2X_CLK_DIV(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist TinyFPGA_B

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



<a name=mapperReport7></a>Clock Summary</a>
*****************

Start              Requested     Requested     Clock        Clock                Clock
Clock              Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------------
System             1.0 MHz       1000.000      system       system_clkgroup      0    
pin3_clk_16mhz     16.0 MHz      62.500        declared     default_clkgroup     219  
======================================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1559400678> | Writing default property annotation file /home/letrend/workspace/TinyFPGA-BX/icecube2_template/template_Implmnt/template.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Encoding state machine genblk2\.mux_state[3:0] (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:178:2:178:8:@N:MO225:@XP_MSG">DarkRoom.v(178)</a><!@TM:1559400678> | There are no possible illegal states for state machine genblk2\.mux_state[3:0] (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun  1 16:51:18 2019

###########################################################]

</pre></samp></body></html>
