# do DAC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intel_fpga_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture logic of control_unit
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity block_v1
# -- Compiling architecture struct of block_v1
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture RTL of counter
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_sync
# -- Compiling architecture RTL of ram_sync
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_async.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_async
# -- Compiling architecture RTL of ram_async
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/pack_son.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/pack_son.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package son
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package son
# -- Compiling entity de0nanoson
# -- Compiling architecture structurelle of de0nanoson
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package son
# -- Compiling entity DAC
# -- Compiling architecture logic of DAC
# ** Warning: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd(83): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd(86): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd(89): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 22:46:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/ADC2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ADC2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package son
# -- Compiling entity ADC2
# -- Compiling architecture behavior of ADC2
# End time: 22:46:13 on May 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/doune/Documents/ENSSAT/vhdl/DAC_restored/tb_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:13 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/doune/Documents/ENSSAT/vhdl/DAC_restored/tb_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter
# -- Compiling architecture behavior of tb_counter
# End time: 22:46:13 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_counter
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_counter 
# Start time: 22:46:13 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_counter(behavior)
# Loading ieee.math_real(body)
# Loading work.counter(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
# End time: 22:47:02 on May 09,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
