module ALU_Control (ALUOp, ip1, ip2, Control_out);
  input ip1;
  input [2:0] ip2;
  input [1:0] ALUOp;
  output reg [3:0] Control_out;
  always @(*)
    begin
      case ({ALUOp, ip1, ip2})
        6'b00_0_000: Control_out <= 4'b0010;
        6'b01_0_000: Control_out <= 4'b0110;
        6'b10_0_000: Control_out <= 4'b0010;
        6'b10_1_000: Control_out <= 4'b0110;
        6'b10_0_111: Control_out <= 4'b0000;
        6'b10_0_110: Control_out <= 4'b0001;
      endcase
    end
endmodule
