###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-10.ucsd.edu)
#  Generated on:      Thu Mar 23 15:30:10 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.783
  Arrival Time                  0.433
  Slack Time                   -0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.508 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q v  | DFKCNQD1 | 0.070 |   0.229 |    0.579 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I v -> Z v   | CKBD12   | 0.031 |   0.260 |    0.610 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I v -> Z v   | BUFFD2   | 0.034 |   0.294 |    0.644 | 
     | normalizer_inst/U11088              | A2 v -> ZN ^ | CKND2D8  | 0.021 |   0.315 |    0.665 | 
     | normalizer_inst/U160                | A2 ^ -> ZN v | ND2D2    | 0.012 |   0.327 |    0.678 | 
     | normalizer_inst/U8238               | A1 v -> ZN ^ | NR2XD1   | 0.017 |   0.345 |    0.695 | 
     | normalizer_inst/U8237               | B1 ^ -> ZN v | IND2D4   | 0.011 |   0.356 |    0.706 | 
     | normalizer_inst/U3074               | A2 v -> ZN ^ | NR2XD2   | 0.014 |   0.369 |    0.720 | 
     | normalizer_inst/U9653               | A1 ^ -> ZN v | NR2D3    | 0.009 |   0.379 |    0.729 | 
     | normalizer_inst/U3089               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.393 |    0.743 | 
     | normalizer_inst/FE_RC_1066_0        | A1 ^ -> ZN v | OAI211D4 | 0.018 |   0.411 |    0.761 | 
     | normalizer_inst/FE_OCPC5370_n15551  | I v -> Z v   | BUFFD2   | 0.021 |   0.432 |    0.783 | 
     | normalizer_inst/div_out_1_reg_0__1_ | D v          | DFQD1    | 0.000 |   0.433 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.774
  Arrival Time                  0.425
  Slack Time                   -0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.519 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.597 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.629 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.644 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.657 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.680 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.698 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.713 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.727 | 
     | normalizer_inst/U11640              | A1 ^ -> ZN v | CKND2D4 | 0.010 |   0.388 |    0.738 | 
     | normalizer_inst/U356                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.400 |    0.749 | 
     | normalizer_inst/FE_RC_1443_0        | A2 ^ -> ZN v | CKND2D8 | 0.012 |   0.412 |    0.761 | 
     | normalizer_inst/U4475               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.425 |    0.774 | 
     | normalizer_inst/div_out_1_reg_1__5_ | D ^          | DFQD1   | 0.000 |   0.425 |    0.774 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.434
  Slack Time                   -0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.506 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.569 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.583 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.603 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.657 | 
     | normalizer_inst/FE_RC_2396_0        | B2 v -> ZN ^ | OAI22D4  | 0.040 |   0.349 |    0.697 | 
     | normalizer_inst/U11120              | A2 ^ -> ZN v | OAI211D4 | 0.017 |   0.366 |    0.714 | 
     | normalizer_inst/U14101              | A1 v -> ZN ^ | ND3D4    | 0.016 |   0.382 |    0.730 | 
     | normalizer_inst/U9794               | A1 ^ -> ZN v | AOI21D4  | 0.013 |   0.395 |    0.743 | 
     | normalizer_inst/U10629              | A1 v -> ZN ^ | NR2D2    | 0.018 |   0.414 |    0.761 | 
     | normalizer_inst/U15051              | A1 ^ -> ZN v | OAI211D2 | 0.021 |   0.434 |    0.782 | 
     | normalizer_inst/div_out_1_reg_1__0_ | D v          | DFQD1    | 0.000 |   0.434 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_7_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.773
  Arrival Time                  0.428
  Slack Time                   -0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_7_                  | CP ^         |          |       |   0.158 |    0.503 | 
     | normalizer_inst/sum_reg_7_                  | CP ^ -> Q ^  | DFKCNQD4 | 0.077 |   0.236 |    0.580 | 
     | normalizer_inst/FE_OCPC3246_sum_7           | I ^ -> ZN v  | INVD3    | 0.027 |   0.262 |    0.607 | 
     | normalizer_inst/FE_OCPC3220_FE_OFN234_sum_7 | I v -> Z v   | CKBD3    | 0.051 |   0.313 |    0.658 | 
     | normalizer_inst/U9438                       | A2 v -> ZN ^ | ND2D2    | 0.031 |   0.345 |    0.689 | 
     | normalizer_inst/FE_RC_2078_0                | A2 ^ -> ZN v | OAI21D4  | 0.016 |   0.361 |    0.706 | 
     | normalizer_inst/U11203                      | A1 v -> ZN ^ | NR2XD2   | 0.016 |   0.377 |    0.722 | 
     | normalizer_inst/U4077                       | A1 ^ -> ZN v | ND2D3    | 0.013 |   0.390 |    0.735 | 
     | normalizer_inst/U886                        | A1 v -> ZN ^ | CKND2D4  | 0.016 |   0.406 |    0.751 | 
     | normalizer_inst/U6672                       | A2 ^ -> ZN v | ND2D8    | 0.021 |   0.427 |    0.772 | 
     | normalizer_inst/div_out_1_reg_1__8_         | D v          | DFQD1    | 0.002 |   0.428 |    0.773 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.774
  Arrival Time                  0.434
  Slack Time                   -0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.498 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.561 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.575 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.595 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.649 | 
     | normalizer_inst/FE_RC_2396_0        | B2 v -> ZN ^ | OAI22D4  | 0.040 |   0.349 |    0.689 | 
     | normalizer_inst/U11120              | A2 ^ -> ZN v | OAI211D4 | 0.017 |   0.366 |    0.706 | 
     | normalizer_inst/U14101              | A1 v -> ZN ^ | ND3D4    | 0.016 |   0.382 |    0.722 | 
     | normalizer_inst/U9794               | A1 ^ -> ZN v | AOI21D4  | 0.013 |   0.395 |    0.735 | 
     | normalizer_inst/FE_OFC2247_n13087   | I v -> ZN ^  | INVD1    | 0.010 |   0.405 |    0.745 | 
     | normalizer_inst/U6044               | A1 ^ -> ZN v | CKND2D1  | 0.015 |   0.421 |    0.761 | 
     | normalizer_inst/FE_RC_2170_0        | B1 v -> ZN ^ | IND2D2   | 0.013 |   0.434 |    0.774 | 
     | normalizer_inst/div_out_1_reg_1__1_ | D ^          | DFQD1    | 0.000 |   0.434 |    0.774 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.444
  Slack Time                   -0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.496 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.560 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.574 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.594 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.648 | 
     | normalizer_inst/U172                | A2 v -> ZN ^ | ND2D1    | 0.034 |   0.343 |    0.682 | 
     | normalizer_inst/U3652               | A2 ^ -> ZN v | NR2D2    | 0.010 |   0.354 |    0.692 | 
     | normalizer_inst/U12014              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.369 |    0.707 | 
     | normalizer_inst/U10609              | A2 ^ -> ZN v | ND3D4    | 0.017 |   0.386 |    0.724 | 
     | normalizer_inst/U9766               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.400 |    0.739 | 
     | normalizer_inst/U9806               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.413 |    0.751 | 
     | normalizer_inst/U2979               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.427 |    0.765 | 
     | normalizer_inst/FE_RC_841_0         | A1 ^ -> ZN v | OAI21D2  | 0.017 |   0.444 |    0.782 | 
     | normalizer_inst/div_out_2_reg_0__1_ | D v          | DFQD1    | 0.000 |   0.444 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.447
  Slack Time                   -0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.494 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.561 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.594 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.632 | 
     | normalizer_inst/U11088              | A2 ^ -> ZN v | CKND2D8  | 0.019 |   0.316 |    0.651 | 
     | normalizer_inst/U160                | A2 v -> ZN ^ | ND2D2    | 0.014 |   0.329 |    0.665 | 
     | normalizer_inst/U8238               | A1 ^ -> ZN v | NR2XD1   | 0.014 |   0.343 |    0.678 | 
     | normalizer_inst/U8237               | B1 v -> ZN ^ | IND2D4   | 0.010 |   0.353 |    0.688 | 
     | normalizer_inst/U3074               | A2 ^ -> ZN v | NR2XD2   | 0.011 |   0.364 |    0.699 | 
     | normalizer_inst/U9653               | A1 v -> ZN ^ | NR2D3    | 0.019 |   0.382 |    0.717 | 
     | normalizer_inst/U3089               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.399 |    0.734 | 
     | normalizer_inst/FE_OCPC3472_n15545  | I v -> ZN ^  | INVD4    | 0.011 |   0.410 |    0.745 | 
     | normalizer_inst/FE_OCPC5392_n910    | I ^ -> Z ^   | BUFFD2   | 0.025 |   0.435 |    0.771 | 
     | normalizer_inst/FE_OFC396_n15545    | I ^ -> ZN v  | INVD1    | 0.012 |   0.447 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__2_ | D v          | DFQD1    | 0.000 |   0.447 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.454
  Slack Time                   -0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.486 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.554 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.586 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.624 | 
     | normalizer_inst/U11088              | A2 ^ -> ZN v | CKND2D8  | 0.019 |   0.316 |    0.644 | 
     | normalizer_inst/U160                | A2 v -> ZN ^ | ND2D2    | 0.014 |   0.329 |    0.657 | 
     | normalizer_inst/U8238               | A1 ^ -> ZN v | NR2XD1   | 0.014 |   0.343 |    0.671 | 
     | normalizer_inst/U8237               | B1 v -> ZN ^ | IND2D4   | 0.010 |   0.353 |    0.681 | 
     | normalizer_inst/U3074               | A2 ^ -> ZN v | NR2XD2   | 0.011 |   0.364 |    0.691 | 
     | normalizer_inst/U9653               | A1 v -> ZN ^ | NR2D3    | 0.019 |   0.382 |    0.710 | 
     | normalizer_inst/U3089               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.399 |    0.727 | 
     | normalizer_inst/FE_RC_1066_0        | A1 v -> ZN ^ | OAI211D4 | 0.021 |   0.420 |    0.748 | 
     | normalizer_inst/U7947               | S1 ^ -> ZN v | MUX3ND1  | 0.034 |   0.454 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__0_ | D v          | DFQD1    | 0.000 |   0.454 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.450
  Slack Time                   -0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.479 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.543 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.557 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.577 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.631 | 
     | normalizer_inst/U6079               | A2 v -> Z v  | AN2XD1   | 0.039 |   0.349 |    0.670 | 
     | normalizer_inst/U15419              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.364 |    0.685 | 
     | normalizer_inst/U15421              | A1 ^ -> ZN v | AOI21D4  | 0.014 |   0.378 |    0.699 | 
     | normalizer_inst/U2914               | A1 v -> ZN ^ | OAI21D4  | 0.020 |   0.398 |    0.719 | 
     | normalizer_inst/FE_RC_2515_0        | A1 ^ -> ZN v | AOI31D4  | 0.014 |   0.412 |    0.733 | 
     | normalizer_inst/U11837              | I1 v -> ZN ^ | MUX3ND0  | 0.038 |   0.450 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__0_ | D ^          | DFQD1    | 0.000 |   0.450 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__2_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.465
  Slack Time                   -0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^         |         |       |   0.169 |    0.486 | 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^ -> Q v  | DFQD2   | 0.085 |   0.254 |    0.572 | 
     | normalizer_inst/U1229               | A2 v -> ZN ^ | ND2D4   | 0.032 |   0.286 |    0.603 | 
     | normalizer_inst/U8523               | A1 ^ -> ZN v | ND3D8   | 0.032 |   0.318 |    0.636 | 
     | normalizer_inst/U3630               | A1 v -> ZN ^ | CKND2D2 | 0.025 |   0.344 |    0.661 | 
     | normalizer_inst/U7998               | A2 ^ -> ZN v | NR2XD2  | 0.017 |   0.361 |    0.678 | 
     | normalizer_inst/U7997               | A1 v -> ZN ^ | NR2XD4  | 0.014 |   0.374 |    0.691 | 
     | normalizer_inst/U9926               | A2 ^ -> ZN v | ND2D3   | 0.018 |   0.392 |    0.709 | 
     | normalizer_inst/U4324               | A1 v -> ZN ^ | CKND2D8 | 0.020 |   0.412 |    0.730 | 
     | normalizer_inst/U8533               | A3 ^ -> ZN v | ND3D8   | 0.019 |   0.432 |    0.749 | 
     | normalizer_inst/FE_OCPC3476_n2059   | I v -> ZN ^  | CKND12  | 0.017 |   0.449 |    0.766 | 
     | normalizer_inst/U5                  | A2 ^ -> ZN v | NR2D0   | 0.015 |   0.465 |    0.782 | 
     | normalizer_inst/div_out_1_reg_1__7_ | D v          | DFQD1   | 0.000 |   0.465 |    0.782 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.457
  Slack Time                   -0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.472 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.536 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.550 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.255 |    0.570 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.624 | 
     | normalizer_inst/U172                | A2 v -> ZN ^ | ND2D1    | 0.034 |   0.343 |    0.658 | 
     | normalizer_inst/U3652               | A2 ^ -> ZN v | NR2D2    | 0.010 |   0.354 |    0.668 | 
     | normalizer_inst/U12014              | A2 v -> ZN ^ | NR2XD2   | 0.015 |   0.369 |    0.683 | 
     | normalizer_inst/U10609              | A2 ^ -> ZN v | ND3D4    | 0.017 |   0.386 |    0.700 | 
     | normalizer_inst/U9766               | A2 v -> ZN ^ | ND2D4    | 0.014 |   0.400 |    0.715 | 
     | normalizer_inst/U9806               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.413 |    0.727 | 
     | normalizer_inst/U2979               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.427 |    0.741 | 
     | normalizer_inst/FE_OFC1643_n15559   | I ^ -> Z ^   | BUFFD1   | 0.030 |   0.457 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__2_ | D ^          | DFQD1    | 0.000 |   0.457 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.763
  Arrival Time                  0.454
  Slack Time                   -0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.467 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.530 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.236 |    0.544 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.564 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.618 | 
     | normalizer_inst/U9181               | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.650 | 
     | normalizer_inst/U12093              | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.661 | 
     | normalizer_inst/U6377               | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.671 | 
     | normalizer_inst/U9192_dup           | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.682 | 
     | normalizer_inst/U2770               | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.695 | 
     | normalizer_inst/U2956               | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.707 | 
     | normalizer_inst/U9289               | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.724 | 
     | normalizer_inst/FE_OCPC3482_n15560  | I ^ -> Z ^   | CKBD0    | 0.039 |   0.454 |    0.763 | 
     | normalizer_inst/div_out_2_reg_0__5_ | D ^          | DFQD1    | 0.000 |   0.454 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__2_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.773
  Arrival Time                  0.471
  Slack Time                   -0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^         |          |       |   0.169 |    0.471 | 
     | normalizer_inst/div_in_1_reg_1__2_  | CP ^ -> Q ^  | DFQD2    | 0.087 |   0.257 |    0.559 | 
     | normalizer_inst/U1229               | A2 ^ -> ZN v | ND2D4    | 0.031 |   0.288 |    0.590 | 
     | normalizer_inst/U8523_dup           | A1 v -> ZN ^ | ND3D8    | 0.019 |   0.307 |    0.609 | 
     | normalizer_inst/U4065               | A1 ^ -> ZN v | NR2D3    | 0.012 |   0.318 |    0.620 | 
     | normalizer_inst/U3936               | A3 v -> ZN ^ | NR3D4    | 0.025 |   0.343 |    0.645 | 
     | normalizer_inst/U3270               | A2 ^ -> ZN v | NR2D8    | 0.011 |   0.354 |    0.656 | 
     | normalizer_inst/FE_RC_708_0         | A2 v -> ZN ^ | OAI211D4 | 0.018 |   0.372 |    0.674 | 
     | normalizer_inst/U8868               | A1 ^ -> ZN v | CKND2D4  | 0.013 |   0.385 |    0.687 | 
     | normalizer_inst/U8867               | A1 v -> ZN ^ | ND2D8    | 0.014 |   0.399 |    0.701 | 
     | normalizer_inst/U10748              | A1 ^ -> ZN v | ND2D8    | 0.016 |   0.415 |    0.717 | 
     | normalizer_inst/U8155               | A2 v -> ZN ^ | CKND2D8  | 0.021 |   0.436 |    0.738 | 
     | normalizer_inst/U8152               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.454 |    0.755 | 
     | normalizer_inst/U3193               | A2 v -> ZN ^ | CKND2D8  | 0.017 |   0.470 |    0.772 | 
     | normalizer_inst/div_out_1_reg_1__6_ | D ^          | DFQD1    | 0.000 |   0.471 |    0.773 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.482
  Slack Time                   -0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.468 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.547 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.579 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.593 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.606 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.629 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.648 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.663 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.677 | 
     | normalizer_inst/U11640              | A1 ^ -> ZN v | CKND2D4 | 0.010 |   0.388 |    0.687 | 
     | normalizer_inst/U356                | A1 v -> ZN ^ | ND2D4   | 0.012 |   0.400 |    0.699 | 
     | normalizer_inst/FE_RC_1443_0        | A2 ^ -> ZN v | CKND2D8 | 0.012 |   0.412 |    0.711 | 
     | normalizer_inst/U4475               | A1 v -> ZN ^ | ND2D8   | 0.013 |   0.425 |    0.724 | 
     | normalizer_inst/FE_OFC1670_n15558   | I ^ -> ZN v  | CKND2   | 0.014 |   0.439 |    0.738 | 
     | normalizer_inst/U13133              | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.457 |    0.756 | 
     | normalizer_inst/U4538               | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.482 |    0.781 | 
     | normalizer_inst/div_out_1_reg_1__4_ | D v          | DFQD1   | 0.000 |   0.482 |    0.781 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_3_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.783
  Arrival Time                  0.484
  Slack Time                   -0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_3_          | CP ^         |          |       |   0.157 |    0.456 | 
     | normalizer_inst/sum_reg_3_          | CP ^ -> Q ^  | DFKCNQD4 | 0.068 |   0.225 |    0.524 | 
     | normalizer_inst/FE_OCPC3844_sum_3   | I ^ -> ZN v  | INVD2    | 0.023 |   0.247 |    0.546 | 
     | normalizer_inst/FE_OCPC4814_sum_3   | I v -> Z v   | BUFFD1   | 0.053 |   0.300 |    0.599 | 
     | normalizer_inst/FE_OFC2879_sum_3    | I v -> Z v   | CKBD6    | 0.055 |   0.355 |    0.654 | 
     | normalizer_inst/U13117              | A2 v -> ZN ^ | ND2D2    | 0.035 |   0.390 |    0.689 | 
     | normalizer_inst/U13598              | A1 ^ -> ZN v | ND2D3    | 0.011 |   0.401 |    0.700 | 
     | normalizer_inst/U13597              | A1 v -> ZN ^ | NR2D3    | 0.016 |   0.418 |    0.717 | 
     | normalizer_inst/U13820              | A1 ^ -> ZN v | NR2XD2   | 0.014 |   0.432 |    0.731 | 
     | normalizer_inst/FE_RC_723_0         | A2 v -> ZN ^ | OAI211D4 | 0.019 |   0.451 |    0.750 | 
     | normalizer_inst/U3997               | A2 ^ -> ZN v | ND2D4    | 0.015 |   0.466 |    0.765 | 
     | normalizer_inst/FE_OCPC3570_n15557  | I v -> Z v   | CKBD1    | 0.018 |   0.484 |    0.783 | 
     | normalizer_inst/div_out_1_reg_1__2_ | D v          | DFQD1    | 0.000 |   0.484 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_1__0_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.489
  Slack Time                   -0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^         |         |       |   0.169 |    0.461 | 
     | normalizer_inst/div_in_1_reg_1__0_  | CP ^ -> Q ^  | DFQD4   | 0.078 |   0.247 |    0.540 | 
     | normalizer_inst/U758                | A2 ^ -> ZN v | ND2D2   | 0.032 |   0.279 |    0.572 | 
     | normalizer_inst/U6609               | A2 v -> ZN ^ | ND2D1   | 0.015 |   0.294 |    0.586 | 
     | normalizer_inst/U5420               | A2 ^ -> ZN v | NR2D1   | 0.013 |   0.307 |    0.599 | 
     | normalizer_inst/U3841               | A1 v -> Z v  | AN2D2   | 0.023 |   0.330 |    0.622 | 
     | normalizer_inst/U12297              | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.349 |    0.641 | 
     | normalizer_inst/U14121              | A2 ^ -> ZN v | ND2D4   | 0.015 |   0.364 |    0.656 | 
     | normalizer_inst/FE_RC_2083_0        | A2 v -> ZN ^ | ND3D8   | 0.014 |   0.378 |    0.670 | 
     | normalizer_inst/U12112              | A2 ^ -> ZN v | ND2D2   | 0.016 |   0.393 |    0.686 | 
     | normalizer_inst/U5232               | A2 v -> ZN ^ | ND2D4   | 0.019 |   0.412 |    0.705 | 
     | normalizer_inst/U14208              | A1 ^ -> ZN v | ND2D4   | 0.014 |   0.427 |    0.719 | 
     | normalizer_inst/U13989              | A2 v -> ZN ^ | CKND2D8 | 0.017 |   0.444 |    0.736 | 
     | normalizer_inst/U3475_dup           | A1 ^ -> ZN v | NR2D8   | 0.012 |   0.456 |    0.748 | 
     | normalizer_inst/U6                  | I v -> ZN ^  | CKND0   | 0.012 |   0.468 |    0.760 | 
     | normalizer_inst/U5216               | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.489 |    0.781 | 
     | normalizer_inst/div_out_1_reg_1__3_ | D v          | DFQD1   | 0.000 |   0.489 |    0.781 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_3_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_5_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_4_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.766
  Arrival Time                  0.480
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_6_ | SA v        | DFXQD1 | 0.002 |   0.480 |    0.766 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_2_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_1_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.767
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.560 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.659 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_0_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.766
  Arrival Time                  0.481
  Slack Time                   -0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.559 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.658 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.765 | 
     | normalizer_inst/psum_norm_1_reg_7_ | SA v        | DFXQD1 | 0.002 |   0.481 |    0.766 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.501
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.438 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.509 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.525 | 
     | normalizer_inst/FE_RC_209_0         | A1 v -> ZN ^ | CKND2D2  | 0.022 |   0.267 |    0.547 | 
     | normalizer_inst/FE_RC_3281_0        | B ^ -> Z ^   | OA21D0   | 0.036 |   0.303 |    0.583 | 
     | normalizer_inst/U5049               | A1 ^ -> ZN ^ | XNR2D2   | 0.074 |   0.377 |    0.657 | 
     | normalizer_inst/U3906               | A2 ^ -> Z ^  | AN2XD1   | 0.030 |   0.408 |    0.688 | 
     | normalizer_inst/U15396              | A1 ^ -> ZN v | NR2D1    | 0.008 |   0.416 |    0.696 | 
     | normalizer_inst/U15397              | A2 v -> ZN ^ | CKND2D1  | 0.013 |   0.429 |    0.709 | 
     | normalizer_inst/U15400              | A1 ^ -> ZN v | NR2XD1   | 0.012 |   0.441 |    0.721 | 
     | normalizer_inst/U11443              | A2 v -> ZN ^ | AOI21D2  | 0.017 |   0.458 |    0.739 | 
     | normalizer_inst/FE_RC_1051_0        | A1 ^ -> ZN v | ND2D1    | 0.016 |   0.475 |    0.755 | 
     | normalizer_inst/FE_RC_1049_0        | A2 v -> ZN ^ | ND2D2    | 0.012 |   0.486 |    0.767 | 
     | normalizer_inst/U14081              | I2 ^ -> ZN v | MUX3ND0  | 0.015 |   0.501 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__0_ | D v          | DFQD1    | 0.000 |   0.501 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__1_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.502
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.438 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.509 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.525 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.561 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.644 | 
     | normalizer_inst/U9589               | A2 v -> ZN ^ | NR2XD3   | 0.043 |   0.407 |    0.687 | 
     | normalizer_inst/U3210               | A2 ^ -> ZN v | NR2D2    | 0.008 |   0.415 |    0.695 | 
     | normalizer_inst/U11014              | I v -> ZN ^  | CKND2    | 0.007 |   0.422 |    0.702 | 
     | normalizer_inst/FE_RC_2479_0        | A2 ^ -> ZN v | OAI21D2  | 0.014 |   0.436 |    0.716 | 
     | normalizer_inst/U11013              | A2 v -> ZN ^ | ND2D2    | 0.011 |   0.447 |    0.727 | 
     | normalizer_inst/U11012              | A1 ^ -> ZN v | ND2D2    | 0.010 |   0.457 |    0.737 | 
     | normalizer_inst/U11394              | A2 v -> ZN ^ | ND2D2    | 0.012 |   0.469 |    0.749 | 
     | normalizer_inst/U11509              | A2 ^ -> ZN v | ND2D3    | 0.014 |   0.482 |    0.763 | 
     | normalizer_inst/FE_OCPC4502_n15552  | I v -> Z v   | CKBD1    | 0.020 |   0.502 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__1_ | D v          | DFQD1    | 0.000 |   0.502 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_2_reg_4_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_1_reg_8_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.479
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.554 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.653 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.759 | 
     | normalizer_inst/psum_norm_2_reg_5_ | SA v        | DFXQD1 | 0.000 |   0.479 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_3_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_2_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_2_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_1_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_1_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin normalizer_inst/psum_norm_2_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_0_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.759
  Arrival Time                  0.480
  Slack Time                   -0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.553 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.652 | 
     | normalizer_inst/FE_OFC80_div_sel_3 | I v -> Z v  | BUFFD1 | 0.106 |   0.479 |    0.758 | 
     | normalizer_inst/psum_norm_2_reg_0_ | SA v        | DFXQD1 | 0.001 |   0.480 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.506
  Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.434 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.505 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.521 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.558 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.641 | 
     | normalizer_inst/FE_RC_1234_0        | B2 v -> ZN ^ | OAI22D2  | 0.070 |   0.434 |    0.711 | 
     | normalizer_inst/U11418              | A2 ^ -> ZN v | NR3D2    | 0.015 |   0.449 |    0.725 | 
     | normalizer_inst/FE_RC_53_0          | A1 v -> ZN ^ | OAI21D4  | 0.020 |   0.468 |    0.745 | 
     | normalizer_inst/U10331              | A1 ^ -> ZN v | CKND2D8  | 0.016 |   0.484 |    0.761 | 
     | normalizer_inst/FE_OCPC5385_n15547  | I v -> Z v   | CKBD1    | 0.021 |   0.506 |    0.782 | 
     | normalizer_inst/div_out_2_reg_1__2_ | D v          | DFQD1    | 0.000 |   0.506 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.763
  Arrival Time                  0.488
  Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_          | CP ^         |          |       |   0.158 |    0.433 | 
     | normalizer_inst/sum_reg_4_          | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.497 | 
     | normalizer_inst/FE_OCPC3276_sum_4   | I v -> ZN ^  | INVD12   | 0.014 |   0.235 |    0.511 | 
     | normalizer_inst/FE_OCPC3280_sum_4   | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.531 | 
     | normalizer_inst/FE_OFC2136_sum_4    | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.585 | 
     | normalizer_inst/U9181               | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.617 | 
     | normalizer_inst/U12093              | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.628 | 
     | normalizer_inst/U6377               | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.638 | 
     | normalizer_inst/U9192_dup           | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.649 | 
     | normalizer_inst/U2770               | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.662 | 
     | normalizer_inst/U2956               | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.674 | 
     | normalizer_inst/U9289               | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.691 | 
     | normalizer_inst/FE_OCPC4460_n15560  | I ^ -> Z ^   | CKBD1    | 0.022 |   0.438 |    0.713 | 
     | normalizer_inst/U3916               | A1 ^ -> ZN v | ND2D3    | 0.015 |   0.452 |    0.728 | 
     | normalizer_inst/U9996               | A1 v -> ZN ^ | CKND2D0  | 0.035 |   0.488 |    0.763 | 
     | normalizer_inst/div_out_2_reg_0__4_ | D ^          | DFQD1    | 0.000 |   0.488 |    0.763 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.507
  Slack Time                   -0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.431 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.502 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.519 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.555 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.638 | 
     | normalizer_inst/U8433               | A2 v -> ZN ^ | ND2D2    | 0.058 |   0.422 |    0.696 | 
     | normalizer_inst/U2388               | A1 ^ -> ZN v | OAI21D4  | 0.012 |   0.434 |    0.708 | 
     | normalizer_inst/U2387               | A2 v -> ZN ^ | NR2XD2   | 0.018 |   0.452 |    0.726 | 
     | normalizer_inst/U7680               | A1 ^ -> ZN v | CKND2D8  | 0.015 |   0.467 |    0.741 | 
     | normalizer_inst/U2112               | A1 v -> ZN ^ | ND2D3    | 0.016 |   0.484 |    0.758 | 
     | normalizer_inst/U10222_dup          | A1 ^ -> ZN v | ND2D4    | 0.023 |   0.507 |    0.780 | 
     | normalizer_inst/div_out_2_reg_1__5_ | D v          | DFQD1    | 0.000 |   0.507 |    0.781 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.770
  Arrival Time                  0.507
  Slack Time                   -0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^         |          |       |   0.110 |    0.374 | 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^ -> Q v  | DFQD4    | 0.073 |   0.183 |    0.446 | 
     | normalizer_inst/U12314              | A2 v -> ZN ^ | ND2D8    | 0.024 |   0.207 |    0.470 | 
     | normalizer_inst/U1552               | A2 ^ -> ZN v | ND2D1    | 0.020 |   0.226 |    0.490 | 
     | normalizer_inst/U12436              | A1 v -> ZN ^ | ND2D1    | 0.022 |   0.248 |    0.511 | 
     | normalizer_inst/FE_RC_2682_0        | A2 ^ -> ZN v | OAI21D1  | 0.026 |   0.274 |    0.537 | 
     | normalizer_inst/FE_RC_136_0         | A2 v -> ZN ^ | OAI22D4  | 0.023 |   0.297 |    0.560 | 
     | normalizer_inst/U2873               | A2 ^ -> ZN v | NR2XD4   | 0.021 |   0.318 |    0.581 | 
     | normalizer_inst/U9070               | A1 v -> ZN ^ | ND2D8    | 0.021 |   0.339 |    0.602 | 
     | normalizer_inst/U2386               | A1 ^ -> ZN v | NR2D8    | 0.011 |   0.350 |    0.613 | 
     | normalizer_inst/FE_RC_59_0          | A2 v -> ZN ^ | OAI21D4  | 0.015 |   0.364 |    0.628 | 
     | normalizer_inst/U8664               | A1 ^ -> ZN v | CKND2D2  | 0.012 |   0.376 |    0.640 | 
     | normalizer_inst/U8467               | C v -> ZN ^  | OAI211D4 | 0.019 |   0.395 |    0.659 | 
     | normalizer_inst/U2131               | A1 ^ -> ZN v | ND2D8    | 0.022 |   0.417 |    0.680 | 
     | normalizer_inst/FE_RC_1321_0        | A1 v -> ZN ^ | ND3D8    | 0.018 |   0.435 |    0.698 | 
     | normalizer_inst/FE_OFC647_n1481     | I ^ -> ZN v  | INVD6    | 0.012 |   0.447 |    0.710 | 
     | normalizer_inst/U9022               | A1 v -> ZN ^ | OAI21D0  | 0.023 |   0.469 |    0.733 | 
     | normalizer_inst/U5436               | A1 ^ -> ZN v | ND2D0    | 0.038 |   0.507 |    0.770 | 
     | normalizer_inst/div_out_2_reg_0__6_ | D v          | DFQD1    | 0.000 |   0.507 |    0.770 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_4_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.775
  Arrival Time                  0.527
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                             |              |          |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_4_                  | CP ^         |          |       |   0.158 |    0.405 | 
     | normalizer_inst/sum_reg_4_                  | CP ^ -> Q v  | DFKCNQD4 | 0.064 |   0.222 |    0.469 | 
     | normalizer_inst/FE_OCPC3276_sum_4           | I v -> ZN ^  | INVD12   | 0.014 |   0.236 |    0.483 | 
     | normalizer_inst/FE_OCPC3280_sum_4           | I ^ -> ZN v  | CKND6    | 0.020 |   0.256 |    0.503 | 
     | normalizer_inst/FE_OFC2136_sum_4            | I v -> Z v   | BUFFD2   | 0.054 |   0.310 |    0.557 | 
     | normalizer_inst/U9181                       | A2 v -> ZN ^ | ND2D3    | 0.032 |   0.341 |    0.589 | 
     | normalizer_inst/U12093                      | A1 ^ -> ZN v | CKND2D3  | 0.011 |   0.352 |    0.600 | 
     | normalizer_inst/U6377                       | I v -> ZN ^  | CKND4    | 0.010 |   0.362 |    0.610 | 
     | normalizer_inst/U9192_dup                   | A2 ^ -> ZN v | CKND2D2  | 0.011 |   0.374 |    0.621 | 
     | normalizer_inst/U2770                       | A2 v -> ZN ^ | ND2D3    | 0.012 |   0.386 |    0.634 | 
     | normalizer_inst/U2956                       | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.398 |    0.646 | 
     | normalizer_inst/U9289                       | A1 v -> ZN ^ | CKND2D8  | 0.017 |   0.416 |    0.663 | 
     | normalizer_inst/U2882                       | A2 ^ -> ZN v | ND3D4    | 0.018 |   0.433 |    0.681 | 
     | normalizer_inst/U2870                       | A1 v -> ZN ^ | CKND2D4  | 0.013 |   0.446 |    0.694 | 
     | normalizer_inst/U2965                       | A1 ^ -> ZN v | ND2D4    | 0.012 |   0.458 |    0.706 | 
     | normalizer_inst/U2736                       | A1 v -> ZN ^ | ND2D4    | 0.027 |   0.485 |    0.733 | 
     | normalizer_inst/FE_DBTC88_n8318             | I ^ -> ZN v  | CKND2    | 0.017 |   0.502 |    0.749 | 
     | normalizer_inst/FE_OCPC5373_FE_DBTN88_n8318 | I v -> Z v   | CKBD0    | 0.025 |   0.527 |    0.775 | 
     | normalizer_inst/div_out_2_reg_0__3_         | D v          | DFQD1    | 0.000 |   0.527 |    0.775 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__5_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.782
  Arrival Time                  0.535
  Slack Time                   -0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.404 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.475 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.492 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.528 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.611 | 
     | normalizer_inst/U7858               | A2 v -> ZN ^ | CKND2D2  | 0.061 |   0.425 |    0.672 | 
     | normalizer_inst/U7857               | A2 ^ -> ZN v | OAI21D4  | 0.018 |   0.443 |    0.690 | 
     | normalizer_inst/U2305               | A1 v -> ZN ^ | NR2XD1   | 0.018 |   0.461 |    0.708 | 
     | normalizer_inst/U5285               | A1 ^ -> ZN v | ND2D4    | 0.016 |   0.477 |    0.723 | 
     | normalizer_inst/U9475               | A1 v -> ZN ^ | ND3D8    | 0.012 |   0.488 |    0.735 | 
     | normalizer_inst/U4548               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.506 |    0.753 | 
     | normalizer_inst/FE_OFC332_n15548    | I v -> Z v   | CKBD0    | 0.029 |   0.535 |    0.782 | 
     | normalizer_inst/div_out_1_reg_0__5_ | D v          | DFQD1    | 0.000 |   0.535 |    0.782 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.526
  Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_          | CP ^         |          |       |   0.158 |    0.403 | 
     | normalizer_inst/sum_reg_5_          | CP ^ -> Q ^  | DFKCNQD4 | 0.062 |   0.220 |    0.466 | 
     | normalizer_inst/FE_OCPC3859_sum_5   | I ^ -> ZN v  | INVD8    | 0.012 |   0.232 |    0.478 | 
     | normalizer_inst/FE_OCPC3865_sum_5   | I v -> ZN ^  | CKND16   | 0.015 |   0.247 |    0.493 | 
     | normalizer_inst/FE_OCPC3938_sum_5   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.270 |    0.515 | 
     | normalizer_inst/FE_OCPC3634_sum_5   | I ^ -> Z ^   | BUFFD3   | 0.033 |   0.303 |    0.548 | 
     | normalizer_inst/FE_OCPC3637_sum_5   | I ^ -> ZN v  | CKND6    | 0.037 |   0.340 |    0.585 | 
     | normalizer_inst/U1147               | A2 v -> ZN ^ | ND2D4    | 0.029 |   0.369 |    0.614 | 
     | normalizer_inst/FE_RC_59_0          | A1 ^ -> ZN v | OAI21D4  | 0.011 |   0.379 |    0.625 | 
     | normalizer_inst/U8664               | A1 v -> ZN ^ | CKND2D2  | 0.013 |   0.393 |    0.638 | 
     | normalizer_inst/U8467               | C ^ -> ZN v  | OAI211D4 | 0.024 |   0.416 |    0.662 | 
     | normalizer_inst/U2131               | A1 v -> ZN ^ | ND2D8    | 0.021 |   0.437 |    0.683 | 
     | normalizer_inst/U3449               | A1 ^ -> ZN v | CKND2D8  | 0.014 |   0.452 |    0.697 | 
     | normalizer_inst/FE_OCPC3745_n2306   | I v -> ZN ^  | CKND4    | 0.018 |   0.469 |    0.715 | 
     | normalizer_inst/FE_OCPC4915_n2306   | I ^ -> Z ^   | CKBD0    | 0.026 |   0.496 |    0.741 | 
     | normalizer_inst/U8838               | A2 ^ -> ZN v | NR2D0    | 0.030 |   0.526 |    0.771 | 
     | normalizer_inst/div_out_2_reg_0__7_ | D v          | DFQD1    | 0.000 |   0.526 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__8_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.766
  Arrival Time                  0.523
  Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.354 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.422 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.442 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.459 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN v | XNR2D0  | 0.041 |   0.256 |    0.500 | 
     | normalizer_inst/U7698               | A2 v -> ZN ^ | ND2D2   | 0.018 |   0.274 |    0.518 | 
     | normalizer_inst/U3786               | A2 ^ -> Z ^  | AN2XD1  | 0.020 |   0.293 |    0.537 | 
     | normalizer_inst/U5648               | A1 ^ -> ZN v | CKND2D0 | 0.019 |   0.312 |    0.556 | 
     | normalizer_inst/U5632               | A1 v -> ZN ^ | NR2XD1  | 0.017 |   0.329 |    0.573 | 
     | normalizer_inst/FE_RC_1983_0        | A2 ^ -> Z ^  | AN2D4   | 0.032 |   0.361 |    0.605 | 
     | normalizer_inst/U4095               | A1 ^ -> ZN v | NR2D2   | 0.011 |   0.373 |    0.616 | 
     | normalizer_inst/U7630               | A2 v -> ZN ^ | ND2D3   | 0.011 |   0.383 |    0.627 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | CKND2D4 | 0.014 |   0.398 |    0.642 | 
     | normalizer_inst/U885                | A2 v -> ZN ^ | ND2D4   | 0.014 |   0.411 |    0.655 | 
     | normalizer_inst/U4273               | A1 ^ -> ZN v | CKND2D8 | 0.015 |   0.427 |    0.671 | 
     | normalizer_inst/FE_OCPC3455_n15543  | I v -> Z v   | CKBD4   | 0.024 |   0.451 |    0.695 | 
     | normalizer_inst/FE_OCPC4960_n15543  | I v -> Z v   | CKBD0   | 0.070 |   0.521 |    0.765 | 
     | normalizer_inst/div_out_1_reg_0__8_ | D v          | DFQD1   | 0.001 |   0.523 |    0.766 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_9_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.779
  Arrival Time                  0.551
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_9_          | CP ^         |          |       |   0.158 |    0.387 | 
     | normalizer_inst/sum_reg_9_          | CP ^ -> Q ^  | DFKCNQD1 | 0.067 |   0.226 |    0.454 | 
     | normalizer_inst/FE_OFC2462_sum_9    | I ^ -> Z ^   | CKBD12   | 0.033 |   0.258 |    0.487 | 
     | normalizer_inst/FE_OCPC3515_n14351  | I ^ -> Z ^   | BUFFD2   | 0.038 |   0.296 |    0.525 | 
     | normalizer_inst/FE_OCPC3800_n14351  | I ^ -> Z ^   | BUFFD2   | 0.045 |   0.342 |    0.570 | 
     | normalizer_inst/FE_OFC2463_sum_9    | I ^ -> Z ^   | BUFFD2   | 0.055 |   0.396 |    0.625 | 
     | normalizer_inst/U4405               | B1 ^ -> ZN v | IND2D1   | 0.027 |   0.423 |    0.651 | 
     | normalizer_inst/U8189               | A1 v -> ZN ^ | ND2D2    | 0.018 |   0.440 |    0.669 | 
     | normalizer_inst/U8188               | A2 ^ -> ZN v | NR2D3    | 0.010 |   0.451 |    0.679 | 
     | normalizer_inst/U10091              | B v -> ZN ^  | OAI21D4  | 0.014 |   0.465 |    0.693 | 
     | normalizer_inst/U9314               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.483 |    0.711 | 
     | normalizer_inst/U11527              | A2 v -> ZN ^ | ND2D8    | 0.015 |   0.498 |    0.726 | 
     | normalizer_inst/FE_OCPC4115_n7961   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.520 |    0.748 | 
     | normalizer_inst/U4541               | A1 ^ -> ZN v | CKND2D0  | 0.031 |   0.551 |    0.779 | 
     | normalizer_inst/div_out_2_reg_1__4_ | D v          | DFQD1    | 0.000 |   0.551 |    0.779 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__7_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.775
  Arrival Time                  0.546
  Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.338 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.406 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.427 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.444 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN ^ | XNR2D0  | 0.036 |   0.252 |    0.480 | 
     | normalizer_inst/U7698               | A2 ^ -> ZN v | ND2D2   | 0.018 |   0.269 |    0.498 | 
     | normalizer_inst/U10778              | A2 v -> ZN ^ | ND2D2   | 0.017 |   0.286 |    0.515 | 
     | normalizer_inst/U7018               | A2 ^ -> ZN v | NR2XD4  | 0.016 |   0.302 |    0.531 | 
     | normalizer_inst/U10640_dup          | A1 v -> ZN ^ | ND3D8   | 0.018 |   0.320 |    0.549 | 
     | normalizer_inst/U1060               | A1 ^ -> ZN v | ND2D0   | 0.025 |   0.346 |    0.574 | 
     | normalizer_inst/U6944               | I v -> ZN ^  | INVD1   | 0.012 |   0.358 |    0.586 | 
     | normalizer_inst/U7629               | A1 ^ -> ZN v | NR2D1   | 0.014 |   0.372 |    0.601 | 
     | normalizer_inst/U904                | A2 v -> ZN ^ | CKND2D4 | 0.019 |   0.392 |    0.620 | 
     | normalizer_inst/U885                | A2 ^ -> ZN v | ND2D4   | 0.013 |   0.405 |    0.633 | 
     | normalizer_inst/U4273               | A1 v -> ZN ^ | CKND2D8 | 0.017 |   0.422 |    0.650 | 
     | normalizer_inst/FE_OFC2920_n15543   | I ^ -> ZN v  | INVD8   | 0.017 |   0.439 |    0.668 | 
     | normalizer_inst/U10734              | A2 v -> ZN ^ | NR2D4   | 0.024 |   0.463 |    0.691 | 
     | normalizer_inst/FE_OCPC4262_n6857   | I ^ -> Z ^   | BUFFD0  | 0.024 |   0.487 |    0.715 | 
     | normalizer_inst/U4756               | A2 ^ -> ZN v | NR2XD0  | 0.058 |   0.545 |    0.773 | 
     | normalizer_inst/div_out_1_reg_0__7_ | D v          | DFQD1   | 0.002 |   0.546 |    0.775 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_5_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.781
  Arrival Time                  0.566
  Slack Time                   -0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_5_          | CP ^         |          |       |   0.158 |    0.372 | 
     | normalizer_inst/sum_reg_5_          | CP ^ -> Q ^  | DFKCNQD4 | 0.062 |   0.220 |    0.435 | 
     | normalizer_inst/FE_OCPC3859_sum_5   | I ^ -> ZN v  | INVD8    | 0.012 |   0.232 |    0.447 | 
     | normalizer_inst/FE_OCPC3865_sum_5   | I v -> ZN ^  | CKND16   | 0.015 |   0.247 |    0.462 | 
     | normalizer_inst/U13589              | A2 ^ -> Z ^  | XOR2D0   | 0.036 |   0.283 |    0.498 | 
     | normalizer_inst/U11295              | A2 ^ -> Z ^  | XOR2D2   | 0.059 |   0.343 |    0.557 | 
     | normalizer_inst/FE_OFC909_n10225    | I ^ -> ZN v  | CKND16   | 0.031 |   0.373 |    0.588 | 
     | normalizer_inst/U3800               | A2 v -> ZN ^ | ND2D2    | 0.032 |   0.405 |    0.619 | 
     | normalizer_inst/U7771_dup           | A3 ^ -> ZN v | ND3D3    | 0.016 |   0.421 |    0.636 | 
     | normalizer_inst/U2176               | A1 v -> ZN ^ | CKND2D2  | 0.016 |   0.438 |    0.652 | 
     | normalizer_inst/U4557               | A2 ^ -> ZN v | ND2D4    | 0.017 |   0.455 |    0.669 | 
     | normalizer_inst/U5259               | A1 v -> ZN ^ | ND2D4    | 0.011 |   0.466 |    0.680 | 
     | normalizer_inst/U2193               | A1 ^ -> ZN v | ND2D4    | 0.013 |   0.479 |    0.694 | 
     | normalizer_inst/U11194              | A2 v -> ZN ^ | ND3D8    | 0.016 |   0.495 |    0.709 | 
     | normalizer_inst/U2537               | A1 ^ -> ZN v | ND2D4    | 0.014 |   0.509 |    0.724 | 
     | normalizer_inst/FE_OFC2925_n3281    | I v -> ZN ^  | CKND2    | 0.012 |   0.521 |    0.736 | 
     | normalizer_inst/U295                | A1 ^ -> ZN v | CKND2D4  | 0.012 |   0.533 |    0.747 | 
     | normalizer_inst/FE_OCPC5371_n15546  | I v -> Z v   | CKBD0    | 0.033 |   0.566 |    0.781 | 
     | normalizer_inst/div_out_1_reg_0__3_ | D v          | DFQD1    | 0.000 |   0.566 |    0.781 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.780
  Arrival Time                  0.572
  Slack Time                   -0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.365 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.436 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.453 | 
     | normalizer_inst/FE_OCPC3855_sum_6   | I v -> Z v   | CKBD6    | 0.036 |   0.281 |    0.489 | 
     | normalizer_inst/FE_OFC2448_sum_6    | I v -> Z v   | CKBD6    | 0.083 |   0.364 |    0.572 | 
     | normalizer_inst/U7858               | A2 v -> ZN ^ | CKND2D2  | 0.061 |   0.425 |    0.633 | 
     | normalizer_inst/U7857               | A2 ^ -> ZN v | OAI21D4  | 0.018 |   0.443 |    0.651 | 
     | normalizer_inst/U2305               | A1 v -> ZN ^ | NR2XD1   | 0.018 |   0.461 |    0.669 | 
     | normalizer_inst/U5285               | A1 ^ -> ZN v | ND2D4    | 0.016 |   0.477 |    0.684 | 
     | normalizer_inst/U9475               | A1 v -> ZN ^ | ND3D8    | 0.012 |   0.488 |    0.696 | 
     | normalizer_inst/U4548               | A1 ^ -> ZN v | ND2D8    | 0.018 |   0.506 |    0.714 | 
     | normalizer_inst/U8231               | A1 v -> ZN ^ | CKND2D3  | 0.018 |   0.524 |    0.732 | 
     | normalizer_inst/FE_OCPC4945_n3480   | I ^ -> Z ^   | CKBD0    | 0.022 |   0.546 |    0.754 | 
     | normalizer_inst/U4543               | A2 ^ -> ZN v | CKND2D0  | 0.026 |   0.572 |    0.780 | 
     | normalizer_inst/div_out_1_reg_0__4_ | D v          | DFQD1    | 0.000 |   0.572 |    0.780 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin normalizer_inst/div_out_1_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_1_reg_0__4_/Q  (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.770
  Arrival Time                  0.563
  Slack Time                   -0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^         |         |       |   0.110 |    0.317 | 
     | normalizer_inst/div_in_1_reg_0__4_  | CP ^ -> Q ^  | DFQD4   | 0.068 |   0.178 |    0.385 | 
     | normalizer_inst/U1581_dup           | A2 ^ -> ZN v | ND2D3   | 0.021 |   0.198 |    0.405 | 
     | normalizer_inst/FE_RC_1435_0        | A2 v -> ZN ^ | ND2D8   | 0.017 |   0.215 |    0.423 | 
     | normalizer_inst/U4980               | A1 ^ -> ZN v | XNR2D0  | 0.041 |   0.256 |    0.463 | 
     | normalizer_inst/U7698               | A2 v -> ZN ^ | ND2D2   | 0.018 |   0.274 |    0.481 | 
     | normalizer_inst/U3786               | A2 ^ -> Z ^  | AN2XD1  | 0.020 |   0.293 |    0.501 | 
     | normalizer_inst/U5648               | A1 ^ -> ZN v | CKND2D0 | 0.019 |   0.312 |    0.520 | 
     | normalizer_inst/U5632               | A1 v -> ZN ^ | NR2XD1  | 0.017 |   0.329 |    0.536 | 
     | normalizer_inst/FE_RC_1983_0        | A2 ^ -> Z ^  | AN2D4   | 0.032 |   0.361 |    0.568 | 
     | normalizer_inst/U4095               | A1 ^ -> ZN v | NR2D2   | 0.011 |   0.373 |    0.580 | 
     | normalizer_inst/U7630               | A2 v -> ZN ^ | ND2D3   | 0.011 |   0.383 |    0.590 | 
     | normalizer_inst/U904                | A1 ^ -> ZN v | CKND2D4 | 0.014 |   0.398 |    0.605 | 
     | normalizer_inst/U885                | A2 v -> ZN ^ | ND2D4   | 0.014 |   0.411 |    0.618 | 
     | normalizer_inst/U4273               | A1 ^ -> ZN v | CKND2D8 | 0.015 |   0.427 |    0.634 | 
     | normalizer_inst/FE_OFC2920_n15543   | I v -> ZN ^  | INVD8   | 0.024 |   0.451 |    0.658 | 
     | normalizer_inst/U6625               | A2 ^ -> ZN ^ | IOA21D0 | 0.110 |   0.561 |    0.768 | 
     | normalizer_inst/div_out_1_reg_0__6_ | D ^          | DFQD1   | 0.002 |   0.563 |    0.770 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin normalizer_inst/div_out_2_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__3_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_6_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.771
  Arrival Time                  0.612
  Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_6_          | CP ^         |          |       |   0.158 |    0.316 | 
     | normalizer_inst/sum_reg_6_          | CP ^ -> Q ^  | DFKCNQD2 | 0.071 |   0.229 |    0.387 | 
     | normalizer_inst/FE_OCPC3837_sum_6   | I ^ -> ZN v  | CKND8    | 0.016 |   0.245 |    0.404 | 
     | normalizer_inst/FE_RC_209_0         | A1 v -> ZN ^ | CKND2D2  | 0.022 |   0.267 |    0.426 | 
     | normalizer_inst/FE_RC_3281_0        | B ^ -> Z ^   | OA21D0   | 0.036 |   0.303 |    0.461 | 
     | normalizer_inst/U5049               | A1 ^ -> ZN ^ | XNR2D2   | 0.074 |   0.377 |    0.536 | 
     | normalizer_inst/U3889               | A2 ^ -> ZN v | ND2D3    | 0.025 |   0.402 |    0.561 | 
     | normalizer_inst/U5385               | I v -> ZN ^  | INVD3    | 0.011 |   0.413 |    0.572 | 
     | normalizer_inst/U6396               | A2 ^ -> ZN v | NR2D3    | 0.012 |   0.425 |    0.584 | 
     | normalizer_inst/FE_RC_3208_0        | A1 v -> Z v  | AN3D4    | 0.022 |   0.447 |    0.606 | 
     | normalizer_inst/U9953               | A2 v -> ZN ^ | ND2D4    | 0.013 |   0.460 |    0.619 | 
     | normalizer_inst/U4330               | A1 ^ -> ZN v | ND2D8    | 0.015 |   0.475 |    0.634 | 
     | normalizer_inst/U6185               | A1 v -> ZN ^ | ND3D8    | 0.013 |   0.488 |    0.647 | 
     | normalizer_inst/FE_OCPC3507_n3103   | I ^ -> ZN v  | INVD6    | 0.007 |   0.495 |    0.653 | 
     | normalizer_inst/U13821              | A2 v -> ZN ^ | NR2XD4   | 0.020 |   0.515 |    0.674 | 
     | normalizer_inst/U2384               | A1 ^ -> ZN v | CKND2D8  | 0.020 |   0.535 |    0.694 | 
     | normalizer_inst/FE_OCPC3818_n11277  | I v -> Z v   | BUFFD2   | 0.027 |   0.563 |    0.721 | 
     | normalizer_inst/FE_OCPC5032_n11277  | I v -> Z v   | BUFFD1   | 0.047 |   0.610 |    0.769 | 
     | normalizer_inst/div_out_2_reg_1__3_ | D v          | DFQD1    | 0.002 |   0.612 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin normalizer_inst/shift_reg_0__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.223
  Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.086 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.153 | 
     | normalizer_inst/U15613             | A1 v -> Z v | AO22D0 | 0.039 |   0.223 |    0.193 | 
     | normalizer_inst/shift_reg_0__7__0_ | D v         | DFQD1  | 0.000 |   0.223 |    0.193 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin normalizer_inst/shift_reg_0__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.229
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.081 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q v  | DFQD4    | 0.066 |   0.182 |    0.147 | 
     | normalizer_inst/U5191               | I v -> ZN ^  | INVD2    | 0.016 |   0.198 |    0.163 | 
     | normalizer_inst/U4                  | A1 ^ -> ZN v | MOAI22D1 | 0.031 |   0.229 |    0.194 | 
     | normalizer_inst/shift_reg_0__7__10_ | D v          | DFQD1    | 0.000 |   0.229 |    0.194 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin normalizer_inst/div_in_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_0__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.224
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.078 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.146 | 
     | normalizer_inst/FE_OCPC3442_N411   | I v -> Z v  | BUFFD2 | 0.038 |   0.221 |    0.184 | 
     | normalizer_inst/div_in_1_reg_0__0_ | D v         | DFQD1  | 0.003 |   0.224 |    0.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.295
  Arrival Time                  0.335
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__7_ | CP ^        |        |       |   0.275 |    0.236 | 
     | normalizer_inst/div_out_2_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.295 | 
     | normalizer_inst/psum_norm_2_reg_7_  | DA v        | DFXQD1 | 0.000 |   0.335 |    0.295 | 
     +-----------------------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.271
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.152 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.271 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.208
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.220
  Arrival Time                  0.263
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.154 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.263 |    0.220 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.220 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.249
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.206 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.249
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.274
  Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.194 |    0.151 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.274 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.276
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.169 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.276 |    0.232 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.232 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.251
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.130 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.206 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.251
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.129 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.206 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin normalizer_inst/state_div_3_reg/CP 
Endpoint:   normalizer_inst/state_div_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.335
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_2_reg | CP ^        |       |       |   0.275 |    0.229 | 
     | normalizer_inst/state_div_2_reg | CP ^ -> Q v | DFQD1 | 0.060 |   0.335 |    0.289 | 
     | normalizer_inst/state_div_3_reg | D v         | DFQD1 | 0.000 |   0.335 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.253
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.130 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.207 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.207 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.252
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.129 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.206 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.252
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.128 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.252 |    0.205 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.253
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.129 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.253 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.207 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.273
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.125 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.238 |    0.192 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.255 |    0.208 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.273 |    0.226 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.226 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.258
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.258 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.276
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.148 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.276 |    0.229 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.229 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.255
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.254 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.207 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin normalizer_inst/norm_valid_reg/CP 
Endpoint:   normalizer_inst/norm_valid_reg/D  (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_3_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.336
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_3_reg | CP ^        |       |       |   0.275 |    0.227 | 
     | normalizer_inst/state_div_3_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.336 |    0.289 | 
     | normalizer_inst/norm_valid_reg  | D v         | DFQD1 | 0.000 |   0.336 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.273
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.125 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.239 |    0.191 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.253 |    0.206 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.273 |    0.226 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.226 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin normalizer_inst/state_div_2_reg/CP 
Endpoint:   normalizer_inst/state_div_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/state_div_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.289
  Arrival Time                  0.337
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                 |             |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/state_div_1_reg | CP ^        |       |       |   0.275 |    0.227 | 
     | normalizer_inst/state_div_1_reg | CP ^ -> Q v | DFQD1 | 0.062 |   0.337 |    0.289 | 
     | normalizer_inst/state_div_2_reg | D v         | DFQD1 | 0.000 |   0.337 |    0.289 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.127 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.254 |    0.206 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.206 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin normalizer_inst/AFIFO/genblk2_0__rd_ptr_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.139
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.151
  Arrival Time                  0.200
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.139
     = Beginpoint Arrival Time       0.139
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^        |          |       |   0.139 |    0.091 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q v | DFKCNQD1 | 0.061 |   0.200 |    0.151 | 
     | er/q_sync_regs_reg_0_                              |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | D v         | DFKCNQD1 | 0.000 |   0.200 |    0.151 | 
     | er/q_sync_regs_reg_1_                              |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.127 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.254 |    0.205 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_
synchronizer/q_sync_regs_reg_1_/CP 
Endpoint:   normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/q_sync_
regs_reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.288
  Arrival Time                  0.336
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^        |          |       |   0.275 |    0.226 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.336 |    0.288 | 
     | ronizer/q_sync_regs_reg_0_                         |             |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synch | D v         | DFKCNQD1 | 0.000 |   0.336 |    0.288 | 
     | ronizer/q_sync_regs_reg_1_                         |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.253 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.254 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.274
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.123 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.241 |    0.193 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.257 |    0.208 | 
     | nst/mac_8in_instance/U292                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.274 |    0.225 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.225 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.129 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.256 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.208 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.255 |    0.206 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.206 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.254
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.204 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.148 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.146 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.257 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.128 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.257 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.208 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.126 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.206 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 87: MET Clock Gating Hold Check with Pin gclk_inst1/U2/A2 
Endpoint:   gclk_inst1/U2/A1         (^) checked with trailing edge of 'clk1'
Beginpoint: gclk_inst1/gate_en_reg/Q (^) triggered by trailing edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.523
  Arrival Time                  0.573
  Slack Time                    0.049
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.020
     = Beginpoint Arrival Time       0.520
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst1/gate_en_reg | EN v        |       |       |   0.520 |    0.471 | 
     | gclk_inst1/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.053 |   0.573 |    0.523 | 
     | gclk_inst1/U2          | A1 ^        | AN2D8 | 0.000 |   0.573 |    0.523 | 
     +---------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.193 |    0.143 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.143 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.255 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.257
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.128 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.256 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.208 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.254
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.254 |    0.204 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.254 |    0.204 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.192 |    0.142 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.255 |    0.206 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.255 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.147 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.259 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.227
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.241
  Arrival Time                  0.290
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.187 |    0.138 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.251 |    0.202 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.275 |    0.225 | 
     | nst/mac_8in_instance/U32                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.290 |    0.241 | 
     | nst/mac_8in_instance/U33                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.241 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.147 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.259 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.149 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.149 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.261 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.126 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.256 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.260
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.139 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.260 |    0.210 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.210 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.259
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.146 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.259 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.209 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.277
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.214 |    0.164 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.277 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.297
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.184 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.297 |    0.247 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.297 |    0.247 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.257
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.257 |    0.206 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.257 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.256 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.256 |    0.206 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.261
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.148 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.261 |    0.211 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.205 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.258
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.144 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.258 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.255
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.255 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.205 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.258
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.258 |    0.207 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.258 |    0.208 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.256
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.125 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.256 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.256 |    0.206 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.256
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.141 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.256 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.256 |    0.205 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.262
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.262 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.278
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.121 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.241 |    0.190 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.259 |    0.207 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.278 |    0.227 | 
     | nst/mac_8in_instance/U284                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.227 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.284
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.169 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.284 |    0.233 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.233 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.260
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.260 |    0.209 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.209 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.276
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.121 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.241 |    0.190 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.259 |    0.207 | 
     | nst/mac_8in_instance/U290                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.276 |    0.225 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.276 |    0.225 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.138 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.261 |    0.210 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.210 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.196 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.261 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.261
  Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.146 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.259
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.259 |    0.207 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.207 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.144 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.260 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.124 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.257 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.206 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.258 |    0.206 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.258 |    0.207 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.145 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.209 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.275
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.144 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.275 |    0.223 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.224 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__0_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__0_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.169
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.172
  Arrival Time                  0.224
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^        |        |       |   0.116 |    0.064 | 
     | normalizer_inst/shift_reg_0__0__0_ | CP ^ -> Q v | DFQD4  | 0.068 |   0.184 |    0.132 | 
     | normalizer_inst/FE_OCPC3442_N411   | I v -> Z v  | BUFFD2 | 0.038 |   0.221 |    0.169 | 
     | normalizer_inst/div_in_1_reg_1__0_ | D v         | DFQD4  | 0.003 |   0.224 |    0.172 | 
     +----------------------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.257
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.141 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.257 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.205 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.140 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.260 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.125 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.259 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.146 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.263 |    0.211 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.211 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.126 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.259 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.208 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.119 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.070 |   0.242 |    0.189 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.257 |    0.205 | 
     | nst/mac_8in_instance/U259                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.278 |    0.225 | 
     | nst/mac_8in_instance/U267                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.225 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.199 |    0.146 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.263 |    0.211 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.211 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.146 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.263 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.279
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.214
     = Beginpoint Arrival Time       0.214
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.214 |    0.161 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.279 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.226 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.258
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.123 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.257 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.142 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.260 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.064 |   0.261 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.258
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.193 |    0.141 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.258 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.206 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.139 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.257 |    0.204 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.262 |    0.209 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.262 |    0.209 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.260
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.143 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.260 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.260 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.278
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.119 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.241 |    0.189 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.022 |   0.264 |    0.211 | 
     | nst/mac_8in_instance/U95                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.278 |    0.225 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.278 |    0.225 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.192 |    0.139 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.257 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.258
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.193 |    0.140 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.258 |    0.205 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.258 |    0.205 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.299
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.181 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.299 |    0.247 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.299 |    0.247 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.257
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.133 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.071 |   0.257 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.260
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.125 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.259 |    0.206 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.260 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.143 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.261 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.136 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.261 |    0.208 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.298
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.167 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.077 |   0.298 |    0.245 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.245 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 156: MET Clock Gating Hold Check with Pin gclk_inst2/U2/A2 
Endpoint:   gclk_inst2/U2/A1         (^) checked with trailing edge of 'clk2'
Beginpoint: gclk_inst2/gate_en_reg/Q (^) triggered by trailing edge of 'clk2'
Path Groups: {clock_gating_default}
Analysis View: BC_VIEW
Other End Arrival Time          0.504
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.504
  Arrival Time                  0.557
  Slack Time                    0.053
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.504
     +---------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell | Delay | Arrival | Required | 
     |                        |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------+-------+---------+----------| 
     | gclk_inst2/gate_en_reg | EN v        |       |       |   0.504 |    0.451 | 
     | gclk_inst2/gate_en_reg | EN v -> Q ^ | LNQD1 | 0.053 |   0.557 |    0.504 | 
     | gclk_inst2/U2          | A1 ^        | AN2D8 | 0.000 |   0.557 |    0.504 | 
     +---------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.198 |    0.145 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.261 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.298
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.167 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.298 |    0.244 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.245 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.142 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.261 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.261
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.134 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.208 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.208 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.279
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.171 |    0.118 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.238 |    0.184 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.261 |    0.208 | 
     | nst/mac_8in_instance/U111                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.279 |    0.225 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.225 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.280
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.119 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.239 |    0.185 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.263 |    0.209 | 
     | nst/mac_8in_instance/U109                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.280 |    0.226 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.226 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.263
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.144 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.263 |    0.210 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.210 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.134 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.262 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.235
  Arrival Time                  0.289
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.134 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.252 |    0.198 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.272 |    0.219 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.289 |    0.235 | 
     | nst/mac_8in_instance/U23                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.289 |    0.235 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.261
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.124 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.260 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.207 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.160 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.280
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.118 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.238 |    0.185 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.027 |   0.265 |    0.212 | 
     | nst/mac_8in_instance/U91                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.280 |    0.226 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.280 |    0.226 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.285 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.137 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.259 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.206 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin normalizer_inst/div_sel_2_reg/CP 
Endpoint:   normalizer_inst/div_sel_2_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_1_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.273
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.286
  Arrival Time                  0.340
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.273
     = Beginpoint Arrival Time       0.273
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_1_reg | CP ^        |       |       |   0.273 |    0.219 | 
     | normalizer_inst/div_sel_1_reg | CP ^ -> Q v | DFQD1 | 0.067 |   0.340 |    0.286 | 
     | normalizer_inst/div_sel_2_reg | D v         | DFQD1 | 0.000 |   0.340 |    0.286 | 
     +----------------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.133 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.208 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.208 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.285
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.213
     = Beginpoint Arrival Time       0.213
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.213 |    0.160 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.257
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.132 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.071 |   0.257 |    0.203 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.203 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.141 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.262 |    0.208 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.262 |    0.208 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.263
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.135 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.209 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.209 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.281
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.119 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.186 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.260 |    0.206 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.281 |    0.227 | 
     | nst/mac_8in_instance/U267                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.227 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.137 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.259 |    0.205 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.287
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.166 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.287 |    0.233 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.287 |    0.233 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.138 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.259 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.205 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.300
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.233
     = Beginpoint Arrival Time       0.233
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.233 |    0.179 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.300 |    0.246 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.246 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.259
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.138 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.259 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.259 |    0.204 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.261
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.260 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.286
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.286 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.286 |    0.231 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.300
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.179 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.300 |    0.246 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.246 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.207 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__6_/D  (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.237
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.061 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q ^  | DFQD4    | 0.061 |   0.177 |    0.123 | 
     | normalizer_inst/U15470              | A2 ^ -> ZN v | ND2D1    | 0.017 |   0.195 |    0.140 | 
     | normalizer_inst/U5129               | A1 v -> Z v  | CKXOR2D4 | 0.038 |   0.232 |    0.178 | 
     | normalizer_inst/div_in_1_reg_1__6_  | D v          | DFQD1    | 0.004 |   0.237 |    0.182 | 
     +--------------------------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.261
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.132 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.206 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.131 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.130 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.265
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.143 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.265 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_5q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_5q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_4q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.300
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.234
     = Beginpoint Arrival Time       0.234
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.234 |    0.179 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.300 |    0.245 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.300 |    0.245 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.282
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.117 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.239 |    0.183 | 
     | nst/key_q_reg_12_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.267 |    0.212 | 
     | nst/mac_8in_instance/U96                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.282 |    0.227 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.227 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.262
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.133 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.262 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.207 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.258
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.258 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.221
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.288
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.165 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.233 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.233 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.282
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.163 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.063 |   0.282 |    0.226 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.282 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.827
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^        |        |       |   0.767 |    0.711 | 
     | normalizer_inst/div_out_1_reg_0__7_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.827 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DB v        | DFXQD1 | 0.000 |   0.827 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.258
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.129 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.202 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.202 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.259
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.259 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.258
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.130 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.258 |    0.202 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.202 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.300
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.139 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.265 |    0.209 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.281 |    0.225 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.300 |    0.244 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.244 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.289
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.165 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.289 |    0.233 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.289 |    0.233 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.262
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.131 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.261 |    0.206 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.206 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.249
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.116 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.192 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.249 |    0.193 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.259
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.259 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.264
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.139 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.264 |    0.208 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.264 |    0.208 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.224
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.155 |    0.098 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.057 |   0.212 |    0.156 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.012 |   0.224 |    0.168 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.224 |    0.168 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.240
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.171 |    0.114 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.229 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.240 |    0.184 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.240 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.282
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.115 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.244 |    0.188 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.262 |    0.206 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.225 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.303
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.194 |    0.138 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.263 |    0.206 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.285 |    0.228 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.303 |    0.247 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.303 |    0.247 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.302
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.233
     = Beginpoint Arrival Time       0.233
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^        |          |       |   0.233 |    0.177 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.302 |    0.246 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.302 |    0.246 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |        |       |   0.197 |    0.140 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.056 |   0.253 |    0.197 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B1 ^ -> ZN v | INR2D0 | 0.013 |   0.266 |    0.209 | 
     | nst/U55                                            |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1  | 0.000 |   0.266 |    0.209 | 
     | nst/cnt_q_reg_0_                                   |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.243
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.173 |    0.117 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.231 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.243 |    0.186 | 
     | nst/U37                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.243 |    0.186 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.302
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.194 |    0.138 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.262 |    0.206 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.279 |    0.222 | 
     | nst/mac_8in_instance/U52                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.302 |    0.246 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.302 |    0.246 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.282
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.115 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.238 |    0.181 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.258 |    0.202 | 
     | nst/mac_8in_instance/U282                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.282 |    0.225 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.225 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.258
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.129 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.072 |   0.258 |    0.201 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.201 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.288
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.162 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.231 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.288
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.162 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.068 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.288 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.281
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.183 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.261 |    0.204 | 
     | nst/mac_8in_instance/U285                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.281 |    0.224 | 
     | nst/mac_8in_instance/U269                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.224 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.261
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.136 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.261
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.136 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.067 |   0.261 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.261 |    0.204 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.132 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.284
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.173 |    0.116 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.076 |   0.249 |    0.192 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.021 |   0.269 |    0.212 | 
     | nst/mac_8in_instance/FE_OFC597_q_temp_64           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.284 |    0.227 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.227 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.262
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.119 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.261 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.262 |    0.205 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.266
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.131 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.265 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.209 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.267
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.138 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.267 |    0.210 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.210 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.255
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.130 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.068 |   0.255 |    0.198 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.198 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.234
  Arrival Time                  0.292
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.131 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.252 |    0.195 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.268 |    0.211 | 
     | nst/mac_8in_instance/U53                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.292 |    0.234 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.234 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.260
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.202 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.202 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.281
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.182
     = Beginpoint Arrival Time       0.182
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.182 |    0.124 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.249 |    0.192 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.207 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.281 |    0.224 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.281 |    0.224 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.279
  Arrival Time                  0.336
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^        |        |       |   0.275 |    0.218 | 
     | normalizer_inst/div_out_2_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.279 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.336 |    0.279 | 
     +-----------------------------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.277
  Arrival Time                  0.335
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^        |        |       |   0.274 |    0.217 | 
     | normalizer_inst/div_out_2_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.335 |    0.277 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DB v        | DFXQD1 | 0.000 |   0.335 |    0.277 | 
     +------------------------------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.262
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.176 |    0.118 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.261 |    0.203 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.262 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.279
  Arrival Time                  0.336
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^        |        |       |   0.275 |    0.218 | 
     | normalizer_inst/div_out_1_reg_0__10_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.279 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DB v        | DFXQD2 | 0.000 |   0.336 |    0.279 | 
     +------------------------------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.255
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.129 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.068 |   0.255 |    0.197 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.197 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.282
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.114 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.247 |    0.189 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.022 |   0.269 |    0.211 | 
     | nst/mac_8in_instance/FE_OFC593_q_temp_52           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.282 |    0.224 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.224 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.263
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.128 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.277
  Arrival Time                  0.335
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^        |        |       |   0.274 |    0.216 | 
     | normalizer_inst/div_out_2_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.335 |    0.277 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DB v        | DFXQD1 | 0.000 |   0.335 |    0.277 | 
     +-----------------------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.283
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.187 |    0.129 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.251 |    0.193 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.265 |    0.207 | 
     | nst/mac_8in_instance/U63                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.283 |    0.225 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.225 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.261
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.127 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.263
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.133 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.263 |    0.205 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.205 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.282
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.114 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.241 |    0.182 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.258 |    0.200 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.282 |    0.224 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.224 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.260
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.201 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.284
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.161 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.065 |   0.284 |    0.226 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.284 |    0.226 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.266
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.130 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.266 |    0.208 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.208 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.830
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^        |        |       |   0.767 |    0.709 | 
     | normalizer_inst/div_out_1_reg_0__2_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.830 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DB v        | DFXQD1 | 0.000 |   0.830 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.130 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.207 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.259
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.127 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.259 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.201 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.210
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.282
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.113 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.240 |    0.181 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.022 |   0.262 |    0.203 | 
     | nst/mac_8in_instance/U280                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.282 |    0.223 | 
     | nst/mac_8in_instance/U270                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.223 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.252
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.113 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.251 |    0.192 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.193 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.265
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.119 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.265 |    0.206 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.206 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.204 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.268
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.130 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.268 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.823
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^        |        |       |   0.760 |    0.701 | 
     | normalizer_inst/div_out_1_reg_0__8_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.823 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DB v        | DFXQD1 | 0.000 |   0.823 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.258
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.127 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.199 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.199 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_6q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_6q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_5q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.285
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.219 |    0.160 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.066 |   0.285 |    0.226 | 
     | nst/inst_5q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.285 |    0.226 | 
     | nst/inst_6q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.131 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.263 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.223
  Arrival Time                  0.283
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.171 |    0.112 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.240 |    0.181 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.264 |    0.205 | 
     | nst/mac_8in_instance/U116                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.283 |    0.223 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.283 |    0.223 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.262
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.175 |    0.116 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.203 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.251
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.112 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.250 |    0.191 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.192 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.261
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.201 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.193 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.069 |   0.263 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.265 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.206 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.257
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.128 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.257 |    0.198 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.198 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.252
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.112 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.192 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.193 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.263
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.130 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.263 |    0.203 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.203 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.262 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.191 |    0.131 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.249 |    0.189 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.262 |    0.202 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.262 |    0.202 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.257
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.070 |   0.257 |    0.197 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.257 |    0.197 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.771
  Arrival Time                  0.831
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^        |        |       |   0.767 |    0.707 | 
     | normalizer_inst/div_out_1_reg_0__6_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.831 |    0.771 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DB v        | DFXQD1 | 0.000 |   0.831 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.258
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.258 |    0.198 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.258 |    0.198 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.267
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.139 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.267 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.207 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.265
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.265 |    0.205 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.205 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.286
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.174 |    0.114 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.250 |    0.190 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.023 |   0.273 |    0.213 | 
     | nst/mac_8in_instance/U155                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.286 |    0.226 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.226 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin normalizer_inst/div_sel_3_reg/CP 
Endpoint:   normalizer_inst/div_sel_3_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/div_sel_2_reg/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.286
  Arrival Time                  0.346
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.273
     = Beginpoint Arrival Time       0.273
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/div_sel_2_reg | CP ^        |       |       |   0.273 |    0.213 | 
     | normalizer_inst/div_sel_2_reg | CP ^ -> Q v | DFQD1 | 0.073 |   0.346 |    0.286 | 
     | normalizer_inst/div_sel_3_reg | D v         | DFQD1 | 0.000 |   0.346 |    0.286 | 
     +----------------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.125 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_4q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_4q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_3q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.148 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.062 |   0.270 |    0.210 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_4q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.306
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.194 |    0.134 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.262 |    0.202 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.028 |   0.291 |    0.231 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.306 |    0.246 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.306 |    0.246 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.267
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.207 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.207 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin normalizer_inst/div_sel_1_reg/CP 
Endpoint:   normalizer_inst/div_sel_1_reg/D (v) checked with  leading edge of 
'clk1'
Beginpoint: normalizer_inst/count_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.284
  Arrival Time                  0.344
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.267
     = Beginpoint Arrival Time       0.267
     +----------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell | Delay | Arrival | Required | 
     |                               |             |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------+-------+---------+----------| 
     | normalizer_inst/count_reg_0_  | CP ^        |       |       |   0.267 |    0.207 | 
     | normalizer_inst/count_reg_0_  | CP ^ -> Q v | DFQD1 | 0.076 |   0.343 |    0.283 | 
     | normalizer_inst/div_sel_1_reg | D v         | DFQD1 | 0.001 |   0.344 |    0.284 | 
     +----------------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.271
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.136 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.211 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.211 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.287
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.173 |    0.113 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.081 |   0.253 |    0.193 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.021 |   0.274 |    0.214 | 
     | nst/mac_8in_instance/FE_OFC482_q_temp_68           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.287 |    0.227 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.227 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_5_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.823
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^        |        |       |   0.760 |    0.700 | 
     | normalizer_inst/div_out_2_reg_0__5_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.823 |    0.763 | 
     | normalizer_inst/psum_norm_2_reg_5_  | DB v        | DFXQD1 | 0.000 |   0.823 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.088 |   0.266 |    0.206 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.206 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.266 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.138 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.270 |    0.210 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.268
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.129 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.268 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.208 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.269
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.196 |    0.136 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.269 |    0.209 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.209 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.261 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.269
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.129 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.269 |    0.209 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.209 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.270
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.138 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.270 |    0.210 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.210 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.266 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.127 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.205 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.264
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.130 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.265 |    0.204 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.204 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.248
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.174 |    0.113 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.234 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.248 |    0.187 | 
     | nst/U11                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.248 |    0.187 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.268
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.267 |    0.206 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.246
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.173 |    0.113 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.233 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.246 |    0.185 | 
     | nst/U36                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.246 |    0.185 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.253
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.111 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.191 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.253 |    0.193 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.290
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.193 |    0.133 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.257 |    0.196 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.272 |    0.211 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.290 |    0.230 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.230 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.135 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.824
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^        |        |       |   0.760 |    0.699 | 
     | normalizer_inst/div_out_2_reg_0__3_ | CP ^ -> Q v | DFQD1  | 0.064 |   0.824 |    0.763 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DB v        | DFXQD1 | 0.000 |   0.824 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.210 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.264
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.204 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.204 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.132 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.265 |    0.204 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.204 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.125 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.262
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.262 |    0.201 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.201 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.117 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.266 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.130 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.265 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.126 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.266 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.287
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.127 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.252 |    0.191 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.273 |    0.212 | 
     | nst/mac_8in_instance/U29                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.287 |    0.226 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.226 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.266
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.117 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.088 |   0.266 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.270
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.128 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.270 |    0.208 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.208 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.269
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.136 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.269 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.208 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.249
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.248 |    0.187 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.249 |    0.188 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.270
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.137 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.270 |    0.209 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.209 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.124 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.262 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.268
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.268 |    0.207 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.207 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.271
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.209 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.265
  Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.265 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.292
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.157 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.292 |    0.230 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.230 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.202 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.286
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.110 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.241 |    0.180 | 
     | nst/key_q_reg_8_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.271 |    0.209 | 
     | nst/mac_8in_instance/U91                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.286 |    0.224 | 
     | nst/mac_8in_instance/U275                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.286 |    0.224 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.259
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.259 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.259 |    0.197 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.131 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.265 |    0.203 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.272
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                                    |             |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |         |       |   0.178 |    0.116 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1   | 0.070 |   0.247 |    0.185 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> Z v  | BUFFD16 | 0.024 |   0.271 |    0.209 | 
     | nst/FE_PSC5579_q_temp_106                          |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1   | 0.001 |   0.272 |    0.210 | 
     | nst/key_q_reg_10_                                  |             |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.264 |    0.203 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.203 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.248
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.174 |    0.112 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.236 |    0.174 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.248 |    0.187 | 
     | nst/U32                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.248 |    0.187 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.269
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.127 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.269 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.207 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.265
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.265 |    0.203 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.203 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.136 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.069 |   0.267 |    0.205 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.125 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.205 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.201 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.270
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.136 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.073 |   0.270 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.208 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.252
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.251 |    0.189 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.190 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.134 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.271 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.209 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.123 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.262 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.201 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.124 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.201 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.201 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.264 |    0.202 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.245
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |       |       |   0.172 |    0.109 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.058 |   0.230 |    0.168 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.245 |    0.183 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.245 |    0.183 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.133 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.256 |    0.194 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.271 |    0.209 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.271 |    0.209 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.255
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.191 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.002 |   0.255 |    0.193 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.260 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.266
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.130 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.266 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.266 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.271
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.134 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.271 |    0.209 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.209 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_2_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_2_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__2_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.827
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^        |        |       |   0.768 |    0.705 | 
     | normalizer_inst/div_out_1_reg_1__2_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.827 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_2_  | DA v        | DFXQD1 | 0.000 |   0.827 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.292
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.219
     = Beginpoint Arrival Time       0.219
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.219 |    0.157 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.292 |    0.230 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.292 |    0.230 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.269
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.196 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.269 |    0.206 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.207 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.263
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.200 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.200 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.271 |    0.208 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.133 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.257 |    0.195 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.271 |    0.208 | 
     | nst/U41                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.254
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.110 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.191 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.192 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                                    |             |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |         |       |   0.178 |    0.115 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1   | 0.070 |   0.247 |    0.185 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> Z v  | BUFFD16 | 0.024 |   0.271 |    0.208 | 
     | nst/FE_PSC5579_q_temp_106                          |             |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1   | 0.001 |   0.272 |    0.209 | 
     | nst/query_q_reg_10_                                |             |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.197 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.260 |    0.198 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.198 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.127 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.264 |    0.202 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.202 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.287
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.176 |    0.113 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.249 |    0.186 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.272 |    0.209 | 
     | nst/mac_8in_instance/FE_OFC1093_q_temp_112         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.287 |    0.224 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.287 |    0.224 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.267 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.272
  Arrival Time                  0.335
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^        |        |       |   0.275 |    0.213 | 
     | normalizer_inst/div_out_1_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.272 | 
     | normalizer_inst/psum_norm_1_reg_10_  | DA v        | DFXQD2 | 0.000 |   0.335 |    0.272 | 
     +------------------------------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.208
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.218
  Arrival Time                  0.281
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.145 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.281 |    0.218 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.218 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.131 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.210 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.273
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.209 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.210 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.247
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.172 |    0.109 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.234 |    0.172 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.247 |    0.184 | 
     | nst/U24                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.247 |    0.184 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.071 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.273
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.135 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.126 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.270 |    0.207 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.269
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.194 |    0.131 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.257 |    0.194 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.269 |    0.206 | 
     | nst/U35                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.269 |    0.206 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.188 |    0.126 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.256 |    0.193 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND0 | 0.018 |   0.274 |    0.211 | 
     | nst/mac_8in_instance/FE_OFC972_q_temp_192          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.289 |    0.226 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.756
  Arrival Time                  0.819
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^        |        |       |   0.760 |    0.697 | 
     | normalizer_inst/div_out_1_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.819 |    0.756 | 
     | normalizer_inst/psum_norm_1_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.819 |    0.756 | 
     +-----------------------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.130 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.208 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.127 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.264 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.108 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.232 |    0.169 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.256 |    0.193 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U231                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.226 | 
     | nst/product6_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.194 |    0.131 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.249 |    0.186 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.268 |    0.205 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.268 |    0.205 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.072 |   0.267 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.268
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.268 |    0.205 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.205 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.255
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.110 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.190 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.255 |    0.191 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.109 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.238 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.254 |    0.191 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.272 |    0.209 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.272 |    0.209 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.124 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.260 |    0.197 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.209 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.209 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_5_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_5_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.827
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^        |        |       |   0.768 |    0.705 | 
     | normalizer_inst/div_out_1_reg_1__5_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.827 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_5_  | DA v        | DFXQD1 | 0.000 |   0.827 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.128 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.267 |    0.204 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.198 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.262 |    0.198 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.246
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.171 |    0.108 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.226 |    0.163 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.246 |    0.183 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.246 |    0.183 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.308
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.132 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.265 |    0.202 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.027 |   0.292 |    0.229 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.308 |    0.244 | 
     | nst/mac_8in_instance/U38                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.308 |    0.244 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.289
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.108 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.232 |    0.169 | 
     | nst/key_q_reg_27_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.024 |   0.256 |    0.193 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.289 |    0.226 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.289 |    0.226 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.307
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.133 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.073 |   0.269 |    0.205 | 
     | nst/key_q_reg_17_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.019 |   0.287 |    0.224 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI21D0 | 0.020 |   0.307 |    0.244 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.244 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.266
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.129 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.266 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.266 |    0.203 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.135 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.071 |   0.270 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.295
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.195 |    0.132 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.259 |    0.196 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.274 |    0.211 | 
     | nst/mac_8in_instance/U293                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.295 |    0.232 | 
     | nst/mac_8in_instance/U294                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.295 |    0.232 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.261
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.122 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.198 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.198 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.264
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.191 |    0.128 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.053 |   0.244 |    0.180 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.020 |   0.264 |    0.200 | 
     | nst/U29                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.264 |    0.200 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.124 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.269 |    0.206 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.207 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.271 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.260
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.267
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.130 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.267 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.204 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.249
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.174 |    0.111 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.229 |    0.165 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.249 |    0.186 | 
     | nst/U26                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.186 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.270
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.198 |    0.135 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.270 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.270 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.123 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.198 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.199 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_10_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_10_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.333
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                      |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^        |        |       |   0.274 |    0.210 | 
     | normalizer_inst/div_out_2_reg_1__10_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.333 |    0.269 | 
     | normalizer_inst/psum_norm_2_reg_10_  | DA v        | DFXQD1 | 0.000 |   0.333 |    0.269 | 
     +------------------------------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.110 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.229 |    0.166 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.249 |    0.185 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.185 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.130 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.208 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.129 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.252 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.268 |    0.204 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_9_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.269
  Arrival Time                  0.333
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^        |        |       |   0.274 |    0.210 | 
     | normalizer_inst/div_out_2_reg_1__9_ | CP ^ -> Q v | DFQD1  | 0.059 |   0.333 |    0.269 | 
     | normalizer_inst/psum_norm_2_reg_9_  | DA v        | DFXQD1 | 0.000 |   0.333 |    0.269 | 
     +-----------------------------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^        |        |       |   0.767 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__1_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.109 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.237 |    0.174 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.258 |    0.195 | 
     | nst/mac_8in_instance/U114                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.274 |    0.210 | 
     | nst/mac_8in_instance/U278                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.274 |    0.210 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^        |        |       |   0.768 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_3_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.263
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.198 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.199 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.274 |    0.211 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.254
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.189 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.190 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.273
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.131 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.272 |    0.208 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.209 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.173 |    0.109 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.229 |    0.165 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.249 |    0.185 | 
     | nst/U34                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.185 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.207 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.296
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.194 |    0.131 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.261 |    0.197 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.281 |    0.217 | 
     | nst/mac_8in_instance/FE_OFC1924_key_q_16           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.296 |    0.232 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.296 |    0.232 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.260
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.260 |    0.196 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.260 |    0.196 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.210 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.297
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.075 |   0.270 |    0.206 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.286 |    0.222 | 
     | nst/mac_8in_instance/FE_OFC1150_q_temp_136         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.297 |    0.233 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.233 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.274 |    0.210 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_8_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_8_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__8_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.335
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^        |        |       |   0.275 |    0.211 | 
     | normalizer_inst/div_out_2_reg_1__8_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.335 |    0.271 | 
     | normalizer_inst/psum_norm_2_reg_8_  | DA v        | DFXQD1 | 0.000 |   0.335 |    0.271 | 
     +-----------------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.271 |    0.207 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_4_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.770
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^        |        |       |   0.768 |    0.704 | 
     | normalizer_inst/div_out_1_reg_1__4_ | CP ^ -> Q v | DFQD1  | 0.060 |   0.828 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_4_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.249
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.109 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.249 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.249 |    0.185 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.132 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.211 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.244
  Arrival Time                  0.308
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.131 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.068 |   0.264 |    0.200 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.283 |    0.219 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.308 |    0.244 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.308 |    0.244 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.197 |    0.133 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.260 |    0.196 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.275 |    0.210 | 
     | nst/U27                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.275 |    0.210 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |       |       |   0.193 |    0.129 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.059 |   0.253 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.268 |    0.204 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.074 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.127 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.197 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.200 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.201 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.272 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.272 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.268
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.127 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.204 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.204 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.272
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.272 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.208 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.262
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.198 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.828
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^        |        |       |   0.767 |    0.703 | 
     | normalizer_inst/div_out_1_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.828 |    0.763 | 
     | normalizer_inst/psum_norm_1_reg_6_  | DA v        | DFXQD1 | 0.000 |   0.828 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.271
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.197 |    0.132 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.271 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.207 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.210 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.123 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.196 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.274 |    0.210 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.210 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.269
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.133 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.072 |   0.269 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.269 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.270
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |       |       |   0.194 |    0.130 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.254 |    0.190 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U6  | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.270 |    0.206 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.270 |    0.206 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.196 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.261
  Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.261 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.197 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.171 |    0.106 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.235 |    0.170 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.247 |    0.183 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1 | 0.000 |   0.247 |    0.183 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.251
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.107 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.250 |    0.185 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.251 |    0.187 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.247 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.266 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.266 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.273 |    0.209 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.274 |    0.210 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.134 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 480: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.203 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.247
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |       |       |   0.170 |    0.106 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.230 |    0.166 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U11 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.247 |    0.182 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.247 |    0.182 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.122 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.262 |    0.197 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.198 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.127 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.133 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.211 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.197 |    0.133 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.252 |    0.187 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.209 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.274 |    0.209 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.265 |    0.201 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.290
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.123 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.251 |    0.186 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.200 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.025 |   0.290 |    0.225 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.290 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.267
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.267 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.261 |    0.196 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.254
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_ | CP ^         |          |       |   0.157 |    0.092 | 
     | normalizer_inst/shift_reg_1__0__10_ | CP ^ -> Q v  | DFQD4    | 0.059 |   0.216 |    0.151 | 
     | normalizer_inst/FE_OFC2262_shift_90 | I v -> ZN ^  | INVD4    | 0.014 |   0.230 |    0.165 | 
     | normalizer_inst/U3                  | A1 ^ -> ZN v | MOAI22D1 | 0.024 |   0.254 |    0.189 | 
     | normalizer_inst/shift_reg_1__7__10_ | D v          | DFQD1    | 0.000 |   0.254 |    0.189 | 
     +--------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.265 |    0.200 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.129 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.203 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.268
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.126 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.268 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__9_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.271
  Arrival Time                  0.336
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^        |        |       |   0.275 |    0.210 | 
     | normalizer_inst/div_out_1_reg_0__9_ | CP ^ -> Q v | DFQD1  | 0.061 |   0.336 |    0.271 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DB v        | DFXQD4 | 0.000 |   0.336 |    0.271 | 
     +-----------------------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.171
  Arrival Time                  0.236
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.158 |    0.093 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.064 |   0.222 |    0.157 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.236 |    0.171 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.236 |    0.171 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.209 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.210 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.266 |    0.201 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.252
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.106 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.186 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.187 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.275 |    0.210 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.275 |    0.210 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.199 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.200 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.275
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.274 |    0.209 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.275 |    0.210 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 507: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.249
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.173 |    0.108 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.227 |    0.162 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.249 |    0.184 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.249 |    0.184 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.265 |    0.200 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.201 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.130 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.257 |    0.192 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.273 |    0.207 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.270
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.123 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.269 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.270 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 511: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.131 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.274 |    0.209 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.209 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.073 |   0.265 |    0.200 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_4_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_4_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.762
  Arrival Time                  0.828
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^        |        |       |   0.760 |    0.695 | 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^ -> Q v | DFQD1  | 0.067 |   0.828 |    0.762 | 
     | normalizer_inst/psum_norm_2_reg_4_  | DB v        | DFXQD1 | 0.000 |   0.828 |    0.762 | 
     +-----------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.292
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.189 |    0.123 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.253 |    0.188 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.278 |    0.212 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.292 |    0.226 | 
     | nst/mac_8in_instance/U40                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1 | 0.000 |   0.292 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.198 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.170
  Arrival Time                  0.236
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.158 |    0.093 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.215 |    0.150 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.020 |   0.236 |    0.170 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.236 |    0.170 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.133 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.272 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.207 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.248
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |          |       |   0.172 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.229 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.248 |    0.183 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.248 |    0.183 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.184 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.262
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.122 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.262 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.262 |    0.197 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.261
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.261 |    0.196 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.261 |    0.196 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.250 |    0.184 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.274
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.181 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.244 |    0.178 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.257 |    0.192 | 
     | nst/mac_8in_instance/U263                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.274 |    0.209 | 
     | nst/mac_8in_instance/U291                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.274 |    0.209 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.173 |    0.108 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.230 |    0.165 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.020 |   0.251 |    0.185 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.251 |    0.185 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.124 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.272 |    0.207 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.207 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.201 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.201 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.298
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.072 |   0.267 |    0.202 | 
     | nst/query_q_reg_24_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.282 |    0.217 | 
     | nst/mac_8in_instance/FE_OFC1014_q_temp_152         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.298 |    0.232 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.232 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.176 |    0.111 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.237 |    0.172 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.254 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.254 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.107 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.184 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.274 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.764
  Arrival Time                  0.829
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^        |        |       |   0.767 |    0.702 | 
     | normalizer_inst/div_out_1_reg_1__0_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.829 |    0.764 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DA v        | DFXQD1 | 0.000 |   0.829 |    0.764 | 
     +-----------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.120 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.200 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.200 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.271
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.112 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.093 |   0.270 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.206 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.291
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.250 |    0.185 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.025 |   0.275 |    0.210 | 
     | nst/mac_8in_instance/FE_OFC1057_q_temp_36          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.291 |    0.226 | 
     | nst/mac_8in_instance/U274                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.291 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.131 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.272 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.207 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.255
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.107 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.188 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.002 |   0.255 |    0.189 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.290
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.172 |    0.106 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.241 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.034 |   0.275 |    0.209 | 
     | nst/mac_8in_instance/U99                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.290 |    0.225 | 
     | nst/mac_8in_instance/U277                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.290 |    0.225 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.198 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.203 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.203 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.128 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.268 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.107 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.249 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.184 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.132 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.275 |    0.209 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.210 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.257
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.256 |    0.190 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.191 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.250 |    0.185 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.263 |    0.197 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.250
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.108 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.250 |    0.185 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.291
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.122 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.252 |    0.186 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.018 |   0.271 |    0.205 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.291 |    0.225 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.291 |    0.225 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.266 |    0.200 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.200 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.191 |    0.125 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.054 |   0.246 |    0.180 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.266 |    0.200 | 
     | nst/U24                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.266 |    0.200 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.131 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.272 |    0.206 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.194
  Arrival Time                  0.259
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.180 |    0.114 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1 | 0.065 |   0.245 |    0.179 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.259 |    0.194 | 
     | nst/U38                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.259 |    0.194 | 
     | nst/cnt_q_reg_0_                                   |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.275
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.275 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.209 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.130 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.254
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.187 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.188 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.108 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.251 |    0.185 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.207 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.207 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.197 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.202 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.251
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.174 |    0.107 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.250 |    0.184 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.185 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_3_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_3_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__3_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.762
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.756
  Arrival Time                  0.822
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.760
     = Beginpoint Arrival Time       0.760
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^        |        |       |   0.760 |    0.694 | 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^ -> Q v | DFQD1  | 0.062 |   0.822 |    0.756 | 
     | normalizer_inst/psum_norm_2_reg_3_  | DA v        | DFXQD1 | 0.000 |   0.822 |    0.756 | 
     +-----------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.270 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.253
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.106 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.186 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.253 |    0.187 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.263 |    0.197 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.264 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.272
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.206 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.206 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.267 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.201 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.202 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.265
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^         |          |       |   0.189 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.244 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U11 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.265 |    0.199 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.265 |    0.199 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.129 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.251 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.274 |    0.208 | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.208 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.274 |    0.207 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.207 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.273 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.271
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.178 |    0.111 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.093 |   0.270 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.205 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.197 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.132 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.207 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.208 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.202 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.268 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.202 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.125 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.248 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U5  | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.268 |    0.201 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.268 |    0.201 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.264 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.268 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.273 |    0.207 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.234
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.247
  Arrival Time                  0.314
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.195 |    0.129 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.056 |   0.252 |    0.185 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.028 |   0.280 |    0.213 | 
     | nst/mac_8in_instance/U158                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> Z v   | OA31D1  | 0.034 |   0.314 |    0.247 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.314 |    0.247 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.216
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.296
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.073 |   0.268 |    0.202 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.283 |    0.216 | 
     | nst/mac_8in_instance/FE_OFC1119_q_temp_140         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.296 |    0.230 | 
     | nst/mac_8in_instance/U270                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.296 |    0.230 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.124 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.270 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.313
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.129 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.074 |   0.270 |    0.203 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.026 |   0.295 |    0.229 | 
     | nst/mac_8in_instance/U39                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.017 |   0.313 |    0.246 | 
     | nst/mac_8in_instance/U41                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.313 |    0.246 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^         |          |       |   0.174 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.230 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.020 |   0.251 |    0.184 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.251 |    0.184 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.121 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.273 |    0.206 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.207 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.119 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.266 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.001 |   0.267 |    0.201 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.269 |    0.202 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.278
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.199 |    0.133 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.257 |    0.191 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.278 |    0.212 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.278 |    0.212 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.125 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.247 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.269 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.269 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.123 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.266 |    0.199 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.200 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.271
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.128 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.271 |    0.204 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.204 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 598: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.275 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 599: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.200 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.200 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 600: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.124 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.246 |    0.180 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U23 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.268 |    0.201 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.268 |    0.201 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 601: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.274
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.129 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.252 |    0.185 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.208 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.208 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 602: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.128 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.203 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.204 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 603: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.172 |    0.105 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.066 |   0.238 |    0.171 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.260 |    0.194 | 
     | nst/mac_8in_instance/U264                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.276 |    0.210 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.276 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 604: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.056 |   0.249 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U22 | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.269 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.269 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 605: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.298
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.154 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.077 |   0.298 |    0.231 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.231 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 606: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.120 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.197 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 607: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.221
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.231
  Arrival Time                  0.298
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |          |       |   0.220 |    0.154 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.298 |    0.231 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.298 |    0.231 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 608: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.259
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.180 |    0.114 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.238 |    0.171 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.021 |   0.259 |    0.193 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.259 |    0.193 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 609: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.122 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.275 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.275 |    0.208 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 610: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.129 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.209 | 
     | nst/key_q_reg_27_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 611: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.263 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 612: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.195 |    0.128 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.252 |    0.185 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.274 |    0.207 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.207 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 613: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.191 |    0.124 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.252 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U9  | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.269 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 614: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.263 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.197 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 615: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.106 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 616: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.273 |    0.206 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.001 |   0.273 |    0.206 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 617: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.251
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.106 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.184 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.251 |    0.184 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 618: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 619: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.279
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.186 |    0.118 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.250 |    0.183 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD1 | 0.016 |   0.266 |    0.199 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.279 |    0.212 | 
     | nst/mac_8in_instance/U28                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.212 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 620: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.118 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 621: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 622: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.197 |    0.130 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.254 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.022 |   0.276 |    0.209 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.276 |    0.209 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 623: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 624: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.250
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |          |       |   0.171 |    0.103 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.228 |    0.161 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.022 |   0.250 |    0.183 | 
     | nst/U24                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.183 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 625: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.200 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.200 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 626: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.122 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.266 |    0.198 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.266 |    0.199 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 627: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.250
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.172 |    0.105 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.229 |    0.161 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.250 |    0.183 | 
     | nst/U23                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.183 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 628: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.272 |    0.205 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 629: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.131 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.206 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 630: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.270
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.125 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.060 |   0.252 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.270 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.270 |    0.203 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 631: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.254
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.252 |    0.185 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.254 |    0.186 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 632: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.276
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.209 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 633: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.273
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.273 |    0.206 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.206 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 634: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.269
  Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.202 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 635: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.268 |    0.200 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 636: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.176 |    0.109 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.231 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.255 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.255 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 637: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 638: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.275
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |       |       |   0.195 |    0.128 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.061 |   0.257 |    0.189 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.275 |    0.208 | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.275 |    0.208 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 639: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.265 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.198 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 640: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.267
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.117 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.266 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.267 |    0.200 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 641: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.264 |    0.197 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 642: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.292
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.196 |    0.128 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.260 |    0.192 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.274 |    0.206 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.292 |    0.225 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.292 |    0.225 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 643: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.263
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.196 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.263 |    0.196 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 644: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.274
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.207 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.207 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 645: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.272
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.272 |    0.205 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.205 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 646: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.250
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.171 |    0.103 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.229 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.021 |   0.250 |    0.182 | 
     | nst/U36                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.182 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 647: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 648: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.183 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.184 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 649: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_7_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__7_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.763
  Arrival Time                  0.831
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.767
     = Beginpoint Arrival Time       0.767
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^        |        |       |   0.767 |    0.699 | 
     | normalizer_inst/div_out_1_reg_1__7_ | CP ^ -> Q v | DFQD1  | 0.063 |   0.830 |    0.763 | 
     | normalizer_inst/psum_norm_1_reg_7_  | DA v        | DFXQD1 | 0.000 |   0.831 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 650: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.251 |    0.183 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.252 |    0.184 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 651: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.313
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.194 |    0.126 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.069 |   0.263 |    0.195 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.026 |   0.289 |    0.221 | 
     | nst/mac_8in_instance/U49                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.024 |   0.313 |    0.245 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.313 |    0.245 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 652: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.150
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.159
  Arrival Time                  0.227
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.150
     = Beginpoint Arrival Time       0.150
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^         |          |       |   0.150 |    0.082 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.055 |   0.205 |    0.137 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U8  | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.227 |    0.159 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.227 |    0.159 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 653: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_0_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_0_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.769
  Arrival Time                  0.837
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^        |        |       |   0.768 |    0.700 | 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.837 |    0.769 | 
     | normalizer_inst/psum_norm_1_reg_0_  | DB v        | DFXQD1 | 0.000 |   0.837 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
Path 654: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.076 |   0.268 |    0.201 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.201 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 655: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.246
  Arrival Time                  0.314
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.195 |    0.128 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.069 |   0.265 |    0.197 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD0 | 0.033 |   0.298 |    0.230 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.314 |    0.246 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.314 |    0.246 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 656: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.273 |    0.205 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 657: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.266 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.199 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 658: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 659: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.117 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.197 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.197 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 660: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.173 |    0.105 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.081 |   0.253 |    0.185 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.001 |   0.255 |    0.187 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 661: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.269 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.201 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 662: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.126 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 663: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.267
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.124 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.267 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.199 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 664: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.293
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.104 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.237 |    0.169 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.194 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.031 |   0.293 |    0.225 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.293 |    0.225 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 665: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 666: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.258
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.179 |    0.111 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.236 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.258 |    0.190 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.258 |    0.190 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 667: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.276 |    0.208 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 668: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^         |          |       |   0.192 |    0.124 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.248 |    0.179 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.271 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.271 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 669: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.128 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.271 |    0.203 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 670: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.074 |   0.273 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 671: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^         |          |       |   0.194 |    0.126 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.250 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.273 |    0.205 | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.273 |    0.205 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_1_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_1_/DB (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__1_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.769
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.769
  Arrival Time                  0.838
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^        |        |       |   0.768 |    0.699 | 
     | normalizer_inst/div_out_1_reg_0__1_ | CP ^ -> Q v | DFQD1  | 0.070 |   0.837 |    0.769 | 
     | normalizer_inst/psum_norm_1_reg_1_  | DB v        | DFXQD1 | 0.000 |   0.838 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
Path 673: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.270 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 674: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.195 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.195 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 675: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.208 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 676: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.279
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.116 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.179 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.193 | 
     | nst/mac_8in_instance/U73                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.279 |    0.211 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.211 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 677: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 678: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.197 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 679: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.194 |    0.126 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.252 |    0.183 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.022 |   0.273 |    0.205 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.273 |    0.205 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 680: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.202 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_15_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 681: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.201 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 682: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.268
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.267 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.268 |    0.200 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 683: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |       |       |   0.175 |    0.107 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.238 |    0.170 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.255 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.255 |    0.187 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 684: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add3_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.179 |    0.110 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.062 |   0.240 |    0.172 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.033 |   0.273 |    0.205 | 
     | nst/U54                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.205 | 
     | nst/add3_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 685: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.252
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.172 |    0.104 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.230 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI211D0 | 0.021 |   0.252 |    0.184 | 
     | nst/U27                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.252 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 686: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.273
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.205 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 687: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.130 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.276 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 688: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 689: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_3q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_3q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.274
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.127 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.274 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.206 | 
     | nst/inst_3q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 690: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.275
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.189 |    0.121 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.275 |    0.206 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.207 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 691: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 692: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.265
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.197 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 693: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.270
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.202 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.202 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 694: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.118 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.265 |    0.197 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.197 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 695: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.202 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 696: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 697: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.250
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |          |       |   0.171 |    0.102 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.228 |    0.160 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.250 |    0.182 | 
     | nst/U32                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v          | DFQD1    | 0.000 |   0.250 |    0.182 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 698: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.264
  Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 699: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.130 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 700: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.116 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.196 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.196 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 701: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.301
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.127 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.066 |   0.261 |    0.193 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.021 |   0.282 |    0.213 | 
     | nst/mac_8in_instance/U282                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.301 |    0.233 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.301 |    0.233 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 702: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^         |          |       |   0.191 |    0.123 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.248 |    0.180 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U21 | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.271 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.271 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 703: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.307
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.119 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.249 |    0.180 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.274 |    0.205 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.033 |   0.307 |    0.238 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.238 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 704: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.229
  Arrival Time                  0.298
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.193 |    0.125 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.258 |    0.190 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.020 |   0.279 |    0.210 | 
     | nst/mac_8in_instance/U82                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.298 |    0.229 | 
     | nst/mac_8in_instance/U276                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.229 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 705: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.274
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.125 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.206 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 706: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.151
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.230
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.151
     = Beginpoint Arrival Time       0.151
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |          |       |   0.151 |    0.082 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.206 |    0.138 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.230 |    0.161 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.230 |    0.161 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 707: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.203 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 708: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.260
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.259 |    0.190 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.191 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 709: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_27_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
27_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
27_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.257
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.103 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.256 |    0.187 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.257 |    0.188 | 
     | nst/query_q_reg_27_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 710: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_19_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.263 |    0.194 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.195 | 
     | nst/key_q_reg_19_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 711: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.192 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.271 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.271 |    0.203 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 712: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.269 |    0.200 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 713: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product2_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.177 |    0.109 | 
     | nst/product2_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.061 |   0.238 |    0.170 | 
     | nst/product2_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.035 |   0.273 |    0.204 | 
     | nst/U53                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.273 |    0.204 | 
     | nst/add1_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 714: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.255
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.174 |    0.105 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.234 |    0.165 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.021 |   0.255 |    0.186 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.255 |    0.186 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 715: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.274
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.130 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.274 |    0.205 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.205 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 716: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.264 |    0.196 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.196 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 717: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.301
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.195 |    0.127 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.259 |    0.190 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.024 |   0.283 |    0.215 | 
     | nst/mac_8in_instance/U108                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.301 |    0.232 | 
     | nst/mac_8in_instance/U268                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.301 |    0.232 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 718: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.256
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |       |       |   0.176 |    0.107 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.238 |    0.169 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/U29 | A2 ^ -> ZN v | NR2D0 | 0.019 |   0.256 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.256 |    0.188 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 719: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.187 |    0.119 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.273 |    0.204 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 720: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.118 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.265 |    0.196 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 721: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.268
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.267 |    0.198 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.268 |    0.199 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 722: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.151
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.231
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.151
     = Beginpoint Arrival Time       0.151
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^         |       |       |   0.151 |    0.082 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.062 |   0.213 |    0.144 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/U28 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.231 |    0.162 | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.231 |    0.162 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 723: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |          |       |   0.197 |    0.128 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.075 |   0.272 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 724: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.127 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 725: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.129 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.276 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.208 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 726: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.252
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.102 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.182 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.183 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 727: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.126 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.272 |    0.203 | 
     | nst/query_q_reg_7_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.203 | 
     | nst/key_q_reg_7_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 728: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.276 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.207 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 729: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.170
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.250
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.170
     = Beginpoint Arrival Time       0.170
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.170 |    0.101 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.227 |    0.158 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.250 |    0.181 | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.250 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 730: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.276
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.207 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.207 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 731: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.264
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.264 |    0.195 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.264 |    0.195 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 732: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.252
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.102 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.080 |   0.251 |    0.182 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.252 |    0.183 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 733: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.204 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 734: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.265
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.117 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.265 |    0.196 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.265 |    0.196 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 735: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.201 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.201 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 736: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.277
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |          |       |   0.198 |    0.129 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.078 |   0.277 |    0.207 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.208 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 737: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.270
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 738: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.270 |    0.201 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 739: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.224
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.238
  Arrival Time                  0.307
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.118 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.061 |   0.249 |    0.180 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.274 |    0.205 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.307 |    0.238 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.307 |    0.238 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 740: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.270
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.123 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 741: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.129 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.075 |   0.273 |    0.204 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.204 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 742: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.126 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.079 |   0.275 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 743: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.271
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.121 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.202 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 744: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.125 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.203 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.203 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 745: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.116 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.196 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.197 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 746: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.103 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.237 |    0.168 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.019 |   0.256 |    0.187 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.279 |    0.209 | 
     | nst/mac_8in_instance/U297                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.209 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 747: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.296
  Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.172 |    0.103 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.235 |    0.166 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.262 |    0.192 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.296 |    0.227 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.296 |    0.227 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 748: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.126 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.209 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 749: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.197
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.266 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.197 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 750: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 751: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.251
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^         |          |       |   0.172 |    0.102 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.227 |    0.158 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.251 |    0.182 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.251 |    0.182 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 752: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_15_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
15_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
15_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.200 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_15_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 753: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.123 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.270 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 754: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.272 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 755: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.126 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.275 |    0.206 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.275 |    0.206 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 756: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
20_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.176 |    0.106 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.077 |   0.253 |    0.183 | 
     | nst/query_q_reg_20_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.014 |   0.267 |    0.198 | 
     | nst/mac_8in_instance/FE_OFC845_q_temp_116          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.279 |    0.210 | 
     | nst/mac_8in_instance/U272                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 757: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.257
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.176
     = Beginpoint Arrival Time       0.176
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |          |       |   0.176 |    0.107 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.057 |   0.233 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U27 | B1 ^ -> ZN v | AOI221D0 | 0.024 |   0.257 |    0.187 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.257 |    0.187 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 758: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.255
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |          |       |   0.175 |    0.105 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.231 |    0.161 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/U25 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.255 |    0.186 | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.255 |    0.186 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 759: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.204 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 760: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^         |          |       |   0.191 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.055 |   0.247 |    0.177 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.023 |   0.270 |    0.200 | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.270 |    0.200 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 761: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.271
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.271 |    0.201 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.201 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 762: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD2 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 763: MET Hold Check with Pin normalizer_inst/div_out_2_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__10_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q   (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.275
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.285
  Arrival Time                  0.354
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                      |              |        |       |  Time   |   Time   | 
     |--------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_   | CP ^         |        |       |   0.110 |    0.041 | 
     | normalizer_inst/div_in_2_reg_0__4_   | CP ^ -> Q v  | DFQD4  | 0.073 |   0.183 |    0.113 | 
     | normalizer_inst/U12314               | A2 v -> ZN ^ | ND2D8  | 0.024 |   0.207 |    0.137 | 
     | normalizer_inst/FE_RC_1450_0         | B2 ^ -> ZN v | IND3D4 | 0.017 |   0.223 |    0.153 | 
     | normalizer_inst/FE_RC_1448_0         | B1 v -> ZN ^ | IND2D4 | 0.015 |   0.238 |    0.168 | 
     | normalizer_inst/U3354                | A1 ^ -> ZN v | ND2D4  | 0.010 |   0.249 |    0.179 | 
     | normalizer_inst/FE_RC_958_0          | A1 v -> ZN ^ | ND3D4  | 0.010 |   0.259 |    0.189 | 
     | normalizer_inst/U9851                | A1 ^ -> ZN v | ND2D4  | 0.014 |   0.273 |    0.203 | 
     | normalizer_inst/U9537                | A1 v -> ZN ^ | ND2D4  | 0.014 |   0.287 |    0.217 | 
     | normalizer_inst/U2480                | A2 ^ -> ZN v | ND2D8  | 0.019 |   0.306 |    0.236 | 
     | normalizer_inst/U2897                | A1 v -> ZN ^ | ND2D2  | 0.018 |   0.324 |    0.254 | 
     | normalizer_inst/U7043                | A2 ^ -> ZN v | ND2D1  | 0.030 |   0.354 |    0.284 | 
     | normalizer_inst/div_out_2_reg_0__10_ | D v          | DFQD1  | 0.000 |   0.354 |    0.285 | 
     +-------------------------------------------------------------------------------------------+ 
Path 764: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.121 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.202 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 765: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.274 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.205 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 766: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 767: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.209 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 768: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.202 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 769: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.199 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 770: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.271 |    0.201 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 771: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.269 |    0.199 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 772: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.270 |    0.200 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 773: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.275 |    0.205 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 774: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^         |       |       |   0.192 |    0.122 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.255 |    0.185 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A2 ^ -> ZN v | NR2D0 | 0.018 |   0.272 |    0.202 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 775: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.209 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 776: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.282
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.115 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.250 |    0.180 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.194 | 
     | nst/mac_8in_instance/U56                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.017 |   0.282 |    0.212 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.212 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 777: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.273
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.273 |    0.203 | 
     | nst/query_q_reg_5_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.203 | 
     | nst/key_q_reg_5_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 778: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.175
     = Beginpoint Arrival Time       0.175
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.175 |    0.105 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.076 |   0.251 |    0.181 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.014 |   0.266 |    0.195 | 
     | nst/mac_8in_instance/FE_OFC999_q_temp_100          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.279 |    0.209 | 
     | nst/mac_8in_instance/U269                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 779: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_12_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.075 |   0.274 |    0.203 | 
     | nst/query_q_reg_12_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.204 | 
     | nst/key_q_reg_12_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 780: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 781: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.208 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 782: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.270 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD2 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 783: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.114 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.266 |    0.196 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.196 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 784: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.175
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.256
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^         |          |       |   0.174 |    0.104 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.234 |    0.164 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.256 |    0.186 | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.256 |    0.186 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 785: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.128 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 786: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.199 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.199 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 787: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
28_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.233
  Arrival Time                  0.304
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.075 |   0.271 |    0.200 | 
     | nst/query_q_reg_28_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1 | 0.018 |   0.289 |    0.218 | 
     | nst/mac_8in_instance/U185                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.015 |   0.304 |    0.233 | 
     | nst/mac_8in_instance/U271                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.304 |    0.233 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 788: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/DA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__6_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.295
  Arrival Time                  0.365
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.308
     = Beginpoint Arrival Time       0.308
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^        |        |       |   0.308 |    0.237 | 
     | normalizer_inst/div_out_2_reg_1__6_ | CP ^ -> Q v | DFQD1  | 0.057 |   0.365 |    0.295 | 
     | normalizer_inst/psum_norm_2_reg_6_  | DA v        | DFXQD1 | 0.000 |   0.365 |    0.295 | 
     +-----------------------------------------------------------------------------------------+ 
Path 789: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.177
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.258
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.177 |    0.106 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.057 |   0.234 |    0.163 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/U10 | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.258 |    0.188 | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.258 |    0.188 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 790: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.278
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.196 |    0.126 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.208 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 791: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.120 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 792: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.117 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.266 |    0.196 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.266 |    0.196 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 793: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_23_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.266
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.186 |    0.115 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.265 |    0.195 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.266 |    0.196 | 
     | nst/key_q_reg_23_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 794: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
18_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.126 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.209 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 795: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.173
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.254
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |          |       |   0.173 |    0.103 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.233 |    0.162 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.254 |    0.184 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1    | 0.000 |   0.254 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 796: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.272 |    0.202 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 797: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.274
  Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^         |          |       |   0.193 |    0.123 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.249 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/U40 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.274 |    0.203 | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.274 |    0.203 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 798: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 799: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_23_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
23_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
23_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.127 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.279 |    0.209 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.209 | 
     | nst/query_q_reg_23_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 800: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.297
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.173 |    0.102 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.238 |    0.167 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.192 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.297 |    0.227 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.227 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 801: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 802: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.074 |   0.272 |    0.202 | 
     | nst/query_q_reg_3_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.202 | 
     | nst/key_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 803: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__1_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__1_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.193
  Arrival Time                  0.264
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__1_ | CP ^         |          |       |   0.157 |    0.086 | 
     | normalizer_inst/shift_reg_1__0__1_ | CP ^ -> Q v  | DFQD4    | 0.065 |   0.221 |    0.151 | 
     | normalizer_inst/U13141             | I v -> ZN ^  | INVD0    | 0.026 |   0.247 |    0.176 | 
     | normalizer_inst/U14310             | A1 ^ -> ZN v | MOAI22D1 | 0.017 |   0.264 |    0.193 | 
     | normalizer_inst/shift_reg_1__7__1_ | D v          | DFQD1    | 0.000 |   0.264 |    0.193 | 
     +-------------------------------------------------------------------------------------------+ 
Path 804: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.121 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.199 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.199 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 805: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.269 |    0.199 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 806: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.278 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 807: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.189
     = Beginpoint Arrival Time       0.189
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.189 |    0.119 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.268 |    0.198 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.001 |   0.269 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 808: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.273
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.124 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.272 |    0.201 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.273 |    0.202 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 809: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.122 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.200 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.200 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 810: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.273
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |          |       |   0.192 |    0.121 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFD1     | 0.056 |   0.248 |    0.177 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U26 | B1 ^ -> ZN v | AOI221D0 | 0.025 |   0.273 |    0.202 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFD1     | 0.000 |   0.273 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 811: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/rd_ptr_reg_0_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.255
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^         |       |       |   0.172 |    0.101 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | CP ^ -> Q ^  | DFD1  | 0.070 |   0.242 |    0.171 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/U15 | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.255 |    0.184 | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ | D v          | DFD1  | 0.000 |   0.255 |    0.184 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 812: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.125 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.206 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 813: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.115 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.270 |    0.199 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.199 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 814: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.214
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.227
  Arrival Time                  0.298
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.171 |    0.100 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.068 |   0.240 |    0.169 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.265 |    0.194 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.298 |    0.227 | 
     | nst/mac_8in_instance/U186                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.227 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 815: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add0_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.178
     = Beginpoint Arrival Time       0.178
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.178 |    0.107 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.241 |    0.171 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN v | IAO21D0 | 0.034 |   0.275 |    0.205 | 
     | nst/U57                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.275 |    0.205 | 
     | nst/add0_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 816: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.076 |   0.275 |    0.204 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.275 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 817: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.279
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.179 |    0.108 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.243 |    0.172 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.259 |    0.188 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.279 |    0.208 | 
     | nst/mac_8in_instance/U279                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.279 |    0.208 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 818: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.209 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 819: MET Hold Check with Pin normalizer_inst/shift_reg_1__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_1__7__2_/D (v) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__2_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.262
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.157
     = Beginpoint Arrival Time       0.157
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__2_ | CP ^        |        |       |   0.157 |    0.086 | 
     | normalizer_inst/shift_reg_1__0__2_ | CP ^ -> Q v | DFQD2  | 0.064 |   0.221 |    0.150 | 
     | normalizer_inst/U15507             | A1 v -> Z v | AO22D0 | 0.041 |   0.262 |    0.191 | 
     | normalizer_inst/shift_reg_1__7__2_ | D v         | DFQD1  | 0.000 |   0.262 |    0.191 | 
     +----------------------------------------------------------------------------------------+ 
Path 820: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_17_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.197 |    0.126 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.275 |    0.204 | 
     | nst/query_q_reg_17_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.205 | 
     | nst/key_q_reg_17_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 821: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.271
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 822: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.296
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.101 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.236 |    0.165 | 
     | nst/key_q_reg_15_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.028 |   0.263 |    0.192 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.033 |   0.296 |    0.225 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.296 |    0.225 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 823: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.261
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.171 |    0.101 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.089 |   0.260 |    0.189 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.261 |    0.191 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 824: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.199 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 825: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.233
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.316
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.124 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.062 |   0.257 |    0.186 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | CKND2D0 | 0.024 |   0.281 |    0.210 | 
     | nst/mac_8in_instance/U146                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.316 |    0.245 | 
     | nst/mac_8in_instance/U147                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.316 |    0.245 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 826: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.254
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.100 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.253 |    0.182 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.001 |   0.254 |    0.183 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 827: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.268
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.267 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.196 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 828: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.270
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.120 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.270 |    0.198 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.198 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 829: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.190
     = Beginpoint Arrival Time       0.190
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.190 |    0.119 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.272 |    0.201 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 830: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_20_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
20_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.124 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.277 |    0.206 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 831: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.301
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.193 |    0.122 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.257 |    0.186 | 
     | nst/key_q_reg_4_                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD0 | 0.029 |   0.286 |    0.215 | 
     | nst/mac_8in_instance/U87                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.301 |    0.230 | 
     | nst/mac_8in_instance/U275                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1 | 0.000 |   0.301 |    0.230 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 832: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.267
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.196 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.196 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 833: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.208
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.208 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 834: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.195 |    0.124 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.276 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.276 |    0.205 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 835: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 836: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/wr_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.280
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^         |       |       |   0.197 |    0.126 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | CP ^ -> Q ^  | DFQD1 | 0.063 |   0.261 |    0.189 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/U8  | A2 ^ -> ZN v | NR2D0 | 0.020 |   0.280 |    0.209 | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ | D v          | DFQD1 | 0.000 |   0.280 |    0.209 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 837: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.128 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.205 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 838: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.297
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.065 |   0.263 |    0.192 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.018 |   0.281 |    0.210 | 
     | nst/FE_OFC1036_q_temp_228                          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.016 |   0.297 |    0.226 | 
     | nst/mac_8in_instance/U22                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.226 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 839: MET Hold Check with Pin normalizer_inst/psum_norm_1_reg_9_/CP 
Endpoint:   normalizer_inst/psum_norm_1_reg_9_/DA (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__9_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.276
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.257
  Arrival Time                  0.328
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.275
     = Beginpoint Arrival Time       0.275
     +-----------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                     |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^        |        |       |   0.275 |    0.204 | 
     | normalizer_inst/div_out_1_reg_1__9_ | CP ^ -> Q ^ | DFQD1  | 0.053 |   0.328 |    0.257 | 
     | normalizer_inst/psum_norm_1_reg_9_  | DA ^        | DFXQD4 | 0.000 |   0.328 |    0.257 | 
     +-----------------------------------------------------------------------------------------+ 
Path 840: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.122 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 841: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.271
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.271 |    0.200 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.200 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 842: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.254
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.171
     = Beginpoint Arrival Time       0.171
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.171 |    0.100 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.253 |    0.182 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.001 |   0.254 |    0.183 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 843: MET Hold Check with Pin normalizer_inst/div_in_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_in_1_reg_1__5_/D  (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_0__0__10_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.181
  Arrival Time                  0.253
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.116
     = Beginpoint Arrival Time       0.116
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^         |          |       |   0.116 |    0.045 | 
     | normalizer_inst/shift_reg_0__0__10_ | CP ^ -> Q v  | DFQD4    | 0.066 |   0.182 |    0.110 | 
     | normalizer_inst/U5191               | I v -> ZN ^  | INVD2    | 0.016 |   0.198 |    0.126 | 
     | normalizer_inst/U15472              | A2 ^ -> ZN v | NR2D1    | 0.012 |   0.210 |    0.138 | 
     | normalizer_inst/U5135               | A1 v -> Z v  | CKXOR2D4 | 0.038 |   0.248 |    0.176 | 
     | normalizer_inst/div_in_1_reg_1__5_  | D v          | DFQD2    | 0.005 |   0.253 |    0.181 | 
     +--------------------------------------------------------------------------------------------+ 
Path 844: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.269
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.120 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.269 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.269 |    0.198 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 845: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product2_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product2_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.298
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.196 |    0.125 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.267 |    0.196 | 
     | nst/query_q_reg_8_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.017 |   0.284 |    0.213 | 
     | nst/mac_8in_instance/U15                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.298 |    0.226 | 
     | nst/mac_8in_instance/U26                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.298 |    0.226 | 
     | nst/product2_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 846: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.278
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.278 |    0.207 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.207 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 847: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.282
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.113 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.248 |    0.176 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.190 | 
     | nst/mac_8in_instance/U64                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.282 |    0.211 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.211 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 848: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.186 |    0.114 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.249 |    0.177 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.269 |    0.197 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.013 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.210 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 849: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.201 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/key_q_reg_0_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 850: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.192
  Arrival Time                  0.264
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.180
     = Beginpoint Arrival Time       0.180
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.180 |    0.109 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.239 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.264 |    0.192 | 
     | nst/U35                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.264 |    0.192 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 851: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.127 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.205 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 852: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.274
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |          |       |   0.194 |    0.123 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.274 |    0.202 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.274 |    0.202 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 853: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD2 | 0.000 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 854: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.276 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.001 |   0.277 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 855: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.124 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.254 |    0.183 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.024 |   0.278 |    0.207 | 
     | nst/U37                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.278 |    0.207 | 
     | nst/cnt_q_reg_2_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 856: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.271
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.270 |    0.198 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.199 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 857: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 858: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.268
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.268 |    0.196 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 859: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.276 |    0.204 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 860: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.219
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.303
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.194 |    0.123 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.067 |   0.261 |    0.189 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.020 |   0.281 |    0.210 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.303 |    0.232 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.303 |    0.232 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 861: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.272
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.123 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.272 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.201 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 862: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_1_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.080 |   0.276 |    0.204 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.001 |   0.277 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 863: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.204 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.204 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 864: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.267 |    0.195 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.195 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 865: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_2q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_2q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/
Q  (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |          |       |   0.196 |    0.124 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.081 |   0.277 |    0.205 | 
     | nst/inst_q_reg_1_                                  |             |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.277 |    0.205 | 
     | nst/inst_2q_reg_1_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 866: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.127 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.204 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.205 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 867: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.277 |    0.206 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.206 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 868: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.195 |    0.123 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.275 |    0.203 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.203 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 869: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.127 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.277 |    0.205 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.000 |   0.277 |    0.206 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 870: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.262
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |          |       |   0.179 |    0.107 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.239 |    0.167 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.023 |   0.262 |    0.190 | 
     | nst/U21                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1    | 0.000 |   0.262 |    0.190 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 871: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 872: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_18_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.263
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.100 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.262 |    0.190 | 
     | nst/query_q_reg_18_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.191 | 
     | nst/key_q_reg_18_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 873: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.267
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.187 |    0.115 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.267 |    0.195 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.267 |    0.195 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 874: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
31_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.124 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.277 |    0.205 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 875: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.277
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.001 |   0.277 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 876: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.281
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.177
     = Beginpoint Arrival Time       0.177
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.177 |    0.105 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.070 |   0.247 |    0.175 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.021 |   0.268 |    0.196 | 
     | nst/FE_OFC558_q_temp_108                           |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.281 |    0.209 | 
     | nst/mac_8in_instance/U270                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.281 |    0.209 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 877: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.283
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.185 |    0.113 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.248 |    0.175 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.269 |    0.196 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.283 |    0.211 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.283 |    0.211 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 878: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.181 |    0.108 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.067 |   0.248 |    0.176 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1 | 0.019 |   0.266 |    0.194 | 
     | nst/mac_8in_instance/U112                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.015 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U273                          |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.209 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 879: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.278 |    0.206 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 880: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_20_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.203 | 
     | nst/query_q_reg_20_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.203 | 
     | nst/key_q_reg_20_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 881: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_1_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_1_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_1_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.275
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.120 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.060 |   0.252 |    0.180 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U27 | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.275 |    0.203 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.275 |    0.203 | 
     | ptr_reg_1_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 882: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.113 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.248 |    0.176 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.191 | 
     | nst/mac_8in_instance/U60                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U61                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.210 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 883: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_31_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
31_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.195 |    0.123 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.277 |    0.205 | 
     | nst/query_q_reg_31_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_31_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 884: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.125 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.206 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.206 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 885: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.184 |    0.111 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.175 | 
     | nst/key_q_reg_24_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.268 |    0.196 | 
     | nst/mac_8in_instance/U33                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.282 |    0.210 | 
     | nst/mac_8in_instance/U34                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.282 |    0.210 | 
     | nst/product6_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 886: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 887: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.281 |    0.209 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.001 |   0.282 |    0.209 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 888: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.276
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.204 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 889: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.271
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^        |       |       |   0.185 |    0.113 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.270 |    0.198 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v         | DFQD1 | 0.001 |   0.271 |    0.199 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 890: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.297
  Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.100 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.065 |   0.237 |    0.164 | 
     | nst/key_q_reg_11_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.262 |    0.190 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.035 |   0.297 |    0.225 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.297 |    0.225 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 891: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.155
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.168
  Arrival Time                  0.240
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.155 |    0.082 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.061 |   0.216 |    0.144 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN3D0 | 0.024 |   0.240 |    0.168 | 
     | nst/U27                                            |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.240 |    0.168 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 892: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.220
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.232
  Arrival Time                  0.304
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.196 |    0.124 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.262 |    0.189 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.276 |    0.204 | 
     | nst/mac_8in_instance/U278                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.028 |   0.304 |    0.232 | 
     | nst/mac_8in_instance/U269                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.304 |    0.232 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 893: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 894: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.298
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.197 |    0.124 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.260 |    0.188 | 
     | nst/key_q_reg_12_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.276 |    0.204 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.298 |    0.225 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.225 | 
     | nst/product3_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 895: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.121 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.278 |    0.205 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.206 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 896: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.256
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.100 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.254 |    0.182 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.002 |   0.256 |    0.183 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 897: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.126 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.276 |    0.204 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.277 |    0.204 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 898: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.284
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.185 |    0.112 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.175 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0 | 0.023 |   0.270 |    0.198 | 
     | nst/mac_8in_instance/U46                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.284 |    0.212 | 
     | nst/mac_8in_instance/U47                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.212 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 899: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.190 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 900: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.079 |   0.272 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.200 | 
     | nst/query_q_reg_0_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 901: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.120 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.273 |    0.200 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 902: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.297
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.196 |    0.123 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.260 |    0.187 | 
     | nst/key_q_reg_0_                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0 | 0.021 |   0.281 |    0.208 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.016 |   0.297 |    0.224 | 
     | nst/mac_8in_instance/U28                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.297 |    0.224 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 903: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/key_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.172
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.183
  Arrival Time                  0.255
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.083 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.255 |    0.183 | 
     | nst/key_q_reg_21_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 904: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_1_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_1_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 905: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_7_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_7_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.301
  Arrival Time                  0.374
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.201 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.300 | 
     | normalizer_inst/psum_norm_2_reg_7_ | SA v        | DFXQD1 | 0.001 |   0.374 |    0.301 | 
     +----------------------------------------------------------------------------------------+ 
Path 906: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.202 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 907: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.206 | 
     | nst/key_q_reg_24_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 908: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.271
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.119 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 909: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_0_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.258
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.101 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.236 |    0.163 | 
     | nst/cnt_q_reg_0_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.022 |   0.258 |    0.185 | 
     | nst/U25                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.258 |    0.185 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 910: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
30_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 911: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.274
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.201 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.201 | 
     | nst/key_q_reg_14_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 912: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.275 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.203 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 913: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.264 |    0.191 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 914: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.271
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.271 |    0.198 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.271 |    0.198 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 915: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 916: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 917: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.299
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.115 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.245 |    0.172 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.268 |    0.195 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.031 |   0.299 |    0.226 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.299 |    0.226 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 918: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.263
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.262 |    0.189 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.263 |    0.190 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 919: MET Hold Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^         |          |       |   0.192 |    0.119 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.251 |    0.178 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/U11 | A1 ^ -> ZN v | AOI221D0 | 0.025 |   0.275 |    0.202 | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.275 |    0.202 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 920: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_24_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
24_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
24_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.197 |    0.124 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/query_q_reg_24_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 921: MET Hold Check with Pin normalizer_inst/div_out_2_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_in_2_reg_0__4_/Q  (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.274
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
- Cycle Adjustment              0.000
= Required Time                 0.284
  Arrival Time                  0.357
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.110
     = Beginpoint Arrival Time       0.110
     +-------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |              |         |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^         |         |       |   0.110 |    0.037 | 
     | normalizer_inst/div_in_2_reg_0__4_  | CP ^ -> Q v  | DFQD4   | 0.073 |   0.183 |    0.110 | 
     | normalizer_inst/U12314              | A2 v -> ZN ^ | ND2D8   | 0.024 |   0.207 |    0.134 | 
     | normalizer_inst/U1573               | A1 ^ -> ZN v | ND2D8   | 0.017 |   0.223 |    0.150 | 
     | normalizer_inst/FE_RC_2577_0        | B v -> ZN ^  | IOA21D2 | 0.013 |   0.237 |    0.163 | 
     | normalizer_inst/FE_RC_2574_0        | B1 ^ -> ZN v | IND2D4  | 0.013 |   0.250 |    0.177 | 
     | normalizer_inst/U1472               | A2 v -> ZN ^ | ND2D2   | 0.015 |   0.264 |    0.191 | 
     | normalizer_inst/U7115               | A2 ^ -> ZN v | ND2D4   | 0.013 |   0.278 |    0.205 | 
     | normalizer_inst/U8694               | A1 v -> ZN ^ | CKND2D4 | 0.014 |   0.292 |    0.218 | 
     | normalizer_inst/U8690               | A1 ^ -> ZN v | CKND2D8 | 0.017 |   0.308 |    0.235 | 
     | normalizer_inst/FE_RC_23_0          | A2 v -> ZN ^ | ND3D8   | 0.019 |   0.327 |    0.254 | 
     | normalizer_inst/U11307              | A2 ^ -> ZN v | CKND2D1 | 0.029 |   0.357 |    0.284 | 
     | normalizer_inst/div_out_2_reg_0__9_ | D v          | DFQD1   | 0.000 |   0.357 |    0.284 | 
     +-------------------------------------------------------------------------------------------+ 
Path 922: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.121 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.275 |    0.202 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_8_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 923: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.298
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.196 |    0.123 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.261 |    0.188 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.275 |    0.202 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.023 |   0.298 |    0.225 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.225 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 924: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.272 |    0.199 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 925: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_16_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.123 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.278 |    0.205 | 
     | nst/key_q_reg_16_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 926: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.203
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.077 |   0.276 |    0.203 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.203 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 927: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.282
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.113 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.176 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.190 | 
     | nst/mac_8in_instance/U65                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.282 |    0.209 | 
     | nst/mac_8in_instance/U66                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.282 |    0.209 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 928: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_21_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
21_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.255
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.083 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.000 |   0.255 |    0.182 | 
     | nst/query_q_reg_21_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 929: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.284
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.186 |    0.112 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.065 |   0.250 |    0.177 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.266 |    0.193 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.211 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.211 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 930: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add2_reg_l1_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add2_reg_l1_
reg_0_/D  (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.179 |    0.105 | 
     | nst/product4_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.062 |   0.241 |    0.168 | 
     | nst/product4_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.037 |   0.278 |    0.204 | 
     | nst/U55                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.278 |    0.204 | 
     | nst/add2_reg_l1_reg_0_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 931: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
12_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.299
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.198 |    0.125 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2 | 0.073 |   0.270 |    0.197 | 
     | nst/query_q_reg_12_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD1 | 0.016 |   0.286 |    0.213 | 
     | nst/mac_8in_instance/U16                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.299 |    0.226 | 
     | nst/mac_8in_instance/U35                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1 | 0.000 |   0.299 |    0.226 | 
     | nst/product3_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 932: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 933: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.273
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.192 |    0.119 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.273 |    0.199 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.199 | 
     | nst/key_q_reg_6_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 934: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.272
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.199 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 935: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/key_q_reg_10_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.275 |    0.202 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.276 |    0.202 | 
     | nst/key_q_reg_10_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 936: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 937: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
29_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 938: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_26_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.275
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.275 |    0.202 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.202 | 
     | nst/key_q_reg_26_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 939: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.231
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.245
  Arrival Time                  0.318
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.195 |    0.121 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.063 |   0.258 |    0.184 | 
     | nst/key_q_reg_31_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.026 |   0.284 |    0.211 | 
     | nst/mac_8in_instance/U102                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> Z v   | OA31D0  | 0.034 |   0.318 |    0.245 | 
     | nst/mac_8in_instance/U103                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.318 |    0.245 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 940: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_26_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
26_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
26_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.278
  Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.188 |    0.114 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.090 |   0.277 |    0.204 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.001 |   0.278 |    0.205 | 
     | nst/query_q_reg_26_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 941: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/query_q_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^        |       |       |   0.193 |    0.120 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v | DFQD1 | 0.085 |   0.278 |    0.204 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D v         | DFQD1 | 0.001 |   0.279 |    0.205 | 
     | nst/query_q_reg_6_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 942: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/rd_ptr_reg_0_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.192
     = Beginpoint Arrival Time       0.192
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^         |       |       |   0.192 |    0.119 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | CP ^ -> Q ^  | DFD1  | 0.072 |   0.264 |    0.190 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/U27 | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.277 |    0.204 | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ | D v          | DFD1  | 0.000 |   0.277 |    0.204 | 
     | ptr_reg_0_                                         |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 943: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_29_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
29_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/query_q_reg_29_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/key_q_reg_29_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 944: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.192
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.204
  Arrival Time                  0.277
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.125 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.078 |   0.277 |    0.203 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.277 |    0.204 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 945: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_30_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
30_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.182
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.191
  Arrival Time                  0.264
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.099 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.091 |   0.263 |    0.190 | 
     | nst/query_q_reg_30_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.264 |    0.191 | 
     | nst/key_q_reg_30_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 946: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_28_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
28_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.272
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.080 |   0.272 |    0.198 | 
     | nst/query_q_reg_28_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.198 | 
     | nst/key_q_reg_28_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 947: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_25_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.195
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.278 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/key_q_reg_25_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 948: MET Hold Check with Pin normalizer_inst/psum_norm_2_reg_6_/CP 
Endpoint:   normalizer_inst/psum_norm_2_reg_6_/SA (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_sel_3_reg/Q       (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.303
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.300
  Arrival Time                  0.374
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.274
     = Beginpoint Arrival Time       0.274
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/div_sel_3_reg      | CP ^        |        |       |   0.274 |    0.200 | 
     | normalizer_inst/div_sel_3_reg      | CP ^ -> Q v | DFQD1  | 0.099 |   0.373 |    0.299 | 
     | normalizer_inst/psum_norm_2_reg_6_ | SA v        | DFXQD1 | 0.001 |   0.374 |    0.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 949: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/query_q_reg_16_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.182
  Arrival Time                  0.256
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.173
     = Beginpoint Arrival Time       0.173
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |       |       |   0.173 |    0.099 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFQD2 | 0.082 |   0.254 |    0.181 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD2 | 0.002 |   0.256 |    0.182 | 
     | nst/query_q_reg_16_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 950: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_13_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.273
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.273 |    0.200 | 
     | nst/query_q_reg_13_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.273 |    0.200 | 
     | nst/key_q_reg_13_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 951: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_8_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.266 |    0.192 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.018 |   0.283 |    0.210 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.210 | 
     | nst/product2_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 952: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.122 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.281 |    0.207 | 
     | nst/U33                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.281 |    0.207 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 953: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_2q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_0_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q  (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.122 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.206 | 
     | nst/inst_2q_reg_0_                                 |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 954: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.198
  Arrival Time                  0.272
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.191
     = Beginpoint Arrival Time       0.191
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.191 |    0.118 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.272 |    0.198 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.272 |    0.198 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 955: MET Hold Check with Pin normalizer_inst/shift_reg_1__3__4_/CP 
Endpoint:   normalizer_inst/shift_reg_1__3__4_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__4__4_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.259
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.179
     = Beginpoint Arrival Time       0.179
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__4__4_ | CP ^        |        |       |   0.179 |    0.105 | 
     | normalizer_inst/shift_reg_1__4__4_ | CP ^ -> Q ^ | DFQD1  | 0.054 |   0.233 |    0.159 | 
     | normalizer_inst/U15540             | B2 ^ -> Z ^ | AO22D1 | 0.026 |   0.259 |    0.185 | 
     | normalizer_inst/shift_reg_1__3__4_ | D ^         | DFQD1  | 0.000 |   0.259 |    0.185 | 
     +----------------------------------------------------------------------------------------+ 
Path 956: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_24_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.015 |   0.263 |    0.189 | 
     | nst/mac_8in_instance/U52                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.283 |    0.209 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.209 | 
     | nst/product6_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 957: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.121 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.276 |    0.202 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.202 | 
     | nst/key_q_reg_22_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 958: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.068 |   0.253 |    0.180 | 
     | nst/query_q_reg_0_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND0 | 0.019 |   0.273 |    0.199 | 
     | nst/mac_8in_instance/FE_OFC1176_q_temp_96          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.012 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U27                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.211 | 
     | nst/product0_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 959: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.211 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 960: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_10_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
10_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
10_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.084 |   0.282 |    0.208 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.209 | 
     | nst/query_q_reg_10_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 961: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.208
     = Beginpoint Arrival Time       0.208
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^        |          |       |   0.208 |    0.134 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.073 |   0.281 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.281 |    0.207 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 962: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.199
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.212
  Arrival Time                  0.286
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.264 |    0.190 | 
     | nst/mac_8in_instance/U67                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.286 |    0.212 | 
     | nst/mac_8in_instance/U23                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.286 |    0.212 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 963: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.196
  Arrival Time                  0.270
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.269 |    0.195 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.196 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 964: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.186 |    0.112 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.250 |    0.175 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U71                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 965: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.281 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.207 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 966: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/query_q_reg_19_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
19_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
19_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.176
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.260
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.172 |    0.098 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.087 |   0.259 |    0.185 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.001 |   0.260 |    0.186 | 
     | nst/query_q_reg_19_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 967: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/query_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD2 | 0.000 |   0.274 |    0.200 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 968: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.211
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.250 |    0.175 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.264 |    0.190 | 
     | nst/mac_8in_instance/U70                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.211 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 969: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.211
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.224
  Arrival Time                  0.298
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.172
     = Beginpoint Arrival Time       0.172
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.172 |    0.097 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.064 |   0.236 |    0.161 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.025 |   0.261 |    0.187 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> Z v   | OA31D0  | 0.037 |   0.298 |    0.224 | 
     | nst/mac_8in_instance/U224                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.298 |    0.224 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 970: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product1_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_4_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.190 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.020 |   0.285 |    0.210 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.285 |    0.210 | 
     | nst/product1_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 971: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.016 |   0.265 |    0.190 | 
     | nst/mac_8in_instance/U54                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U55                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product5_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 972: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.185 |    0.110 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.072 |   0.256 |    0.182 | 
     | nst/query_q_reg_16_                                |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1 | 0.015 |   0.271 |    0.197 | 
     | nst/mac_8in_instance/FE_OFC826_q_temp_48           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.013 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U23                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.210 | 
     | nst/product4_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 973: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_28_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.261 |    0.187 | 
     | nst/mac_8in_instance/U49                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.022 |   0.283 |    0.209 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.283 |    0.209 | 
     | nst/product7_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 974: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/inst_q_reg_0_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/
Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |          |       |   0.196 |    0.122 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFKCNQD1 | 0.083 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFKCNQD1 | 0.000 |   0.279 |    0.205 | 
     | nst/inst_q_reg_0_                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 975: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_4_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.191
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.202
  Arrival Time                  0.276
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.078 |   0.276 |    0.202 | 
     | nst/query_q_reg_4_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.276 |    0.202 | 
     | nst/key_q_reg_4_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 976: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.213
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.300
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.113 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.245 |    0.171 | 
     | nst/key_q_reg_3_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.268 |    0.194 | 
     | nst/mac_8in_instance/U89                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.032 |   0.300 |    0.226 | 
     | nst/mac_8in_instance/U90                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.226 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 977: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/key_q_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.199
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^        |       |       |   0.193 |    0.118 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.199 | 
     | nst/query_q_reg_9_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.199 | 
     | nst/key_q_reg_9_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 978: MET Hold Check with Pin normalizer_inst/AFIFO/wr_addr_reg_0_/CP 
Endpoint:   normalizer_inst/AFIFO/wr_addr_reg_0_/D                              
(v) checked with  leading edge of 'clk2'
Beginpoint: normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchronizer/q_sync_regs_
reg_1_/Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.139
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.151
  Arrival Time                  0.225
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.139
     = Beginpoint Arrival Time       0.139
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^         |          |       |   0.139 |    0.065 | 
     | er/q_sync_regs_reg_1_                              |              |          |       |         |          | 
     | normalizer_inst/AFIFO/genblk2_0__rd_ptr_synchroniz | CP ^ -> Q ^  | DFKCNQD1 | 0.063 |   0.202 |    0.128 | 
     | er/q_sync_regs_reg_1_                              |              |          |       |         |          | 
     | normalizer_inst/AFIFO/U5                           | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.225 |    0.151 | 
     | normalizer_inst/AFIFO/wr_addr_reg_0_               | D v          | DFD1     | 0.000 |   0.225 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 979: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_3_/
Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.283
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.197 |    0.122 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v | AN3D0 | 0.025 |   0.283 |    0.209 | 
     | nst/U11                                            |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D v         | DFQD1 | 0.000 |   0.283 |    0.209 | 
     | nst/cnt_q_reg_3_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 980: MET Hold Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/rd_ptr_reg_3_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/D (v) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^         |          |       |   0.196 |    0.122 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.255 |    0.181 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/U20 | A1 ^ -> ZN v | AOI221D0 | 0.026 |   0.281 |    0.206 | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ | D v          | DFQD1    | 0.000 |   0.281 |    0.206 | 
     | ptr_reg_3_                                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 981: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
11_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.280 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 982: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.207
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.196 |    0.121 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.062 |   0.258 |    0.184 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.023 |   0.281 |    0.207 | 
     | nst/U30                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.281 |    0.207 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 983: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.201
  Arrival Time                  0.275
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.077 |   0.275 |    0.201 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.201 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 984: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.285
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.185 |    0.111 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.064 |   0.249 |    0.175 | 
     | nst/key_q_reg_20_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.022 |   0.271 |    0.197 | 
     | nst/mac_8in_instance/U36                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.014 |   0.285 |    0.210 | 
     | nst/mac_8in_instance/U37                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.285 |    0.210 | 
     | nst/product5_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 985: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_14_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_
14_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
14_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.189
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.274
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.193 |    0.119 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.274 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.274 |    0.200 | 
     | nst/query_q_reg_14_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 986: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/key_q_reg_11_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
11_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.196
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.206
  Arrival Time                  0.281
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.198 |    0.123 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.082 |   0.280 |    0.206 | 
     | nst/query_q_reg_11_                                |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.281 |    0.206 | 
     | nst/key_q_reg_11_                                  |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 987: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product1_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.225
  Arrival Time                  0.299
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.196 |    0.122 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.071 |   0.268 |    0.193 | 
     | nst/query_q_reg_4_                                 |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | INVD1 | 0.017 |   0.285 |    0.211 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0 | 0.014 |   0.299 |    0.225 | 
     | nst/mac_8in_instance/U32                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1 | 0.000 |   0.299 |    0.225 | 
     | nst/product1_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 988: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_25_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.193
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.279
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.199
     = Beginpoint Arrival Time       0.199
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.199 |    0.124 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD2 | 0.079 |   0.278 |    0.204 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD2 | 0.001 |   0.279 |    0.205 | 
     | nst/query_q_reg_25_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 989: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_0_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.184 |    0.109 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.063 |   0.247 |    0.173 | 
     | nst/key_q_reg_28_                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0 | 0.020 |   0.267 |    0.193 | 
     | nst/mac_8in_instance/U30                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2D0 | 0.017 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U31                           |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1 | 0.000 |   0.284 |    0.210 | 
     | nst/product7_reg_reg_0_                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 990: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.212
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.226
  Arrival Time                  0.300
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.181
     = Beginpoint Arrival Time       0.181
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.181 |    0.107 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.066 |   0.248 |    0.173 | 
     | nst/key_q_reg_19_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.022 |   0.270 |    0.196 | 
     | nst/mac_8in_instance/U309                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.030 |   0.300 |    0.226 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.300 |    0.226 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 991: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/
Q        (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.210
  Arrival Time                  0.284
  Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.185
     = Beginpoint Arrival Time       0.185
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.185 |    0.111 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.063 |   0.249 |    0.174 | 
     | nst/key_q_reg_0_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.017 |   0.265 |    0.191 | 
     | nst/mac_8in_instance/U74                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.019 |   0.284 |    0.210 | 
     | nst/mac_8in_instance/U75                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.210 | 
     | nst/product0_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 992: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/query_q_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_
/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_
/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.190
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.200
  Arrival Time                  0.275
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^        |       |       |   0.194 |    0.119 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.275 |    0.200 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v         | DFQD1 | 0.000 |   0.275 |    0.200 | 
     | nst/query_q_reg_8_                                 |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 993: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/query_q_reg_22_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
22_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
22_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.194
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.205
  Arrival Time                  0.280
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.198
     = Beginpoint Arrival Time       0.198
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^        |       |       |   0.198 |    0.124 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v | DFQD1 | 0.081 |   0.280 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v         | DFQD1 | 0.000 |   0.280 |    0.205 | 
     | nst/query_q_reg_22_                                |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 994: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_7_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.222
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.234
  Arrival Time                  0.309
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.188
     = Beginpoint Arrival Time       0.188
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.188 |    0.113 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.060 |   0.247 |    0.173 | 
     | nst/key_q_reg_23_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.023 |   0.271 |    0.196 | 
     | nst/mac_8in_instance/U158                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> Z v   | OA31D0  | 0.038 |   0.309 |    0.234 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.309 |    0.234 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 995: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/key_q_reg_2_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/
D   (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_
/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.195
  Arrival Time                  0.270
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.186
     = Beginpoint Arrival Time       0.186
     +-------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                                                    |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^        |       |       |   0.186 |    0.112 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v | DFQD1 | 0.083 |   0.269 |    0.195 | 
     | nst/query_q_reg_2_                                 |             |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v         | DFQD1 | 0.000 |   0.270 |    0.195 | 
     | nst/key_q_reg_2_                                   |             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 996: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/cnt_q_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.198
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.284
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |          |       |   0.197 |    0.123 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.059 |   0.256 |    0.182 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | AOI221D0 | 0.027 |   0.284 |    0.209 | 
     | nst/U22                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1    | 0.000 |   0.284 |    0.209 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 997: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_1_/
Q (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.174
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.260
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.174
     = Beginpoint Arrival Time       0.174
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |          |       |   0.174 |    0.099 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.063 |   0.237 |    0.162 | 
     | nst/cnt_q_reg_1_                                   |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.023 |   0.260 |    0.185 | 
     | nst/U28                                            |              |          |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1    | 0.000 |   0.260 |    0.185 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 998: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/cnt_q_reg_3_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/
Q (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.158
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.169
  Arrival Time                  0.244
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.158
     = Beginpoint Arrival Time       0.158
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |          |       |   0.158 |    0.084 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1    | 0.058 |   0.216 |    0.141 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI221D0 | 0.028 |   0.244 |    0.169 | 
     | nst/U31                                            |              |          |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1    | 0.000 |   0.244 |    0.169 | 
     | nst/cnt_q_reg_3_                                   |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 999: MET Hold Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: BC_VIEW
Other End Arrival Time          0.217
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.230
  Arrival Time                  0.305
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.193 |    0.119 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.058 |   0.252 |    0.177 | 
     | nst/key_q_reg_7_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | CKND2D0 | 0.021 |   0.273 |    0.198 | 
     | nst/mac_8in_instance/U311                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z v  | XOR3D1  | 0.032 |   0.305 |    0.230 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.305 |    0.230 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1000: MET Hold Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_1_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_1_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/
Q       (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: BC_VIEW
Other End Arrival Time          0.197
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.209
  Arrival Time                  0.284
  Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.184
     = Beginpoint Arrival Time       0.184
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.184 |    0.110 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.064 |   0.249 |    0.174 | 
     | nst/key_q_reg_16_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.014 |   0.263 |    0.188 | 
     | nst/mac_8in_instance/U58                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | AOI21D0 | 0.021 |   0.284 |    0.209 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.284 |    0.209 | 
     | nst/product4_reg_reg_1_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 

