

================================================================
== Vivado HLS Report for 'bn_qurelu_fixed'
================================================================
* Date:           Tue May 10 21:14:58 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.846 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%bias_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V)" [./src/function.h:187]   --->   Operation 3 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%inc_V_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %inc_V)" [./src/function.h:187]   --->   Operation 4 'read' 'inc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_V_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %in_V)" [./src/function.h:187]   --->   Operation 5 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i26 %in_V_read to i40" [./src/function.h:187]   --->   Operation 6 'sext' 'sext_ln1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i15 %inc_V_read to i40" [./src/function.h:187]   --->   Operation 7 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.63ns) (grouped into DSP with root node ret_V_133)   --->   "%mul_ln1352 = mul i40 %zext_ln1352, %sext_ln1352" [./src/function.h:187]   --->   Operation 8 'mul' 'mul_ln1352' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1353 = sext i32 %bias_V_read to i40" [./src/function.h:187]   --->   Operation 9 'sext' 'sext_ln1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_133 = add i40 %sext_ln1353, %mul_ln1352" [./src/function.h:187]   --->   Operation 10 'add' 'ret_V_133' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 11 [1/1] (1.28ns)   --->   "%icmp_ln895 = icmp sgt i40 %ret_V_133, 0" [./src/function.h:190]   --->   Operation 11 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.23ns)   --->   "%ret_V = add i40 4194304, %ret_V_133" [./src/function.h:191]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i40.i32.i32(i40 %ret_V, i32 27, i32 39)" [./src/function.h:192]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln895_72 = icmp ne i13 %tmp, 0" [./src/function.h:192]   --->   Operation 14 'icmp' 'icmp_ln895_72' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %ret_V, i32 23, i32 26)" [./src/function.h:195]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%select_ln192 = select i1 %icmp_ln895_72, i4 -1, i4 %trunc_ln" [./src/function.h:192]   --->   Operation 16 'select' 'select_ln192' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0" [./src/function.h:190]   --->   Operation 17 'select' 'res_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i4 %res_V" [./src/function.h:200]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_V_read   (read      ) [ 000]
inc_V_read    (read      ) [ 000]
in_V_read     (read      ) [ 000]
sext_ln1352   (sext      ) [ 000]
zext_ln1352   (zext      ) [ 000]
mul_ln1352    (mul       ) [ 000]
sext_ln1353   (sext      ) [ 000]
ret_V_133     (add       ) [ 011]
icmp_ln895    (icmp      ) [ 000]
ret_V         (add       ) [ 000]
tmp           (partselect) [ 000]
icmp_ln895_72 (icmp      ) [ 000]
trunc_ln      (partselect) [ 000]
select_ln192  (select    ) [ 000]
res_V         (select    ) [ 000]
ret_ln200     (ret       ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="bias_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="inc_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="15" slack="0"/>
<pin id="42" dir="0" index="1" bw="15" slack="0"/>
<pin id="43" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inc_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="in_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="26" slack="0"/>
<pin id="48" dir="0" index="1" bw="26" slack="0"/>
<pin id="49" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln1352_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="26" slack="0"/>
<pin id="54" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln1352_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln1353_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="icmp_ln895_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="40" slack="1"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="ret_V_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="24" slack="0"/>
<pin id="71" dir="0" index="1" bw="40" slack="1"/>
<pin id="72" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="13" slack="0"/>
<pin id="76" dir="0" index="1" bw="40" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="7" slack="0"/>
<pin id="79" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln895_72_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_72/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="0" index="3" bw="6" slack="0"/>
<pin id="95" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="select_ln192_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="res_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_V/2 "/>
</bind>
</comp>

<comp id="116" class="1007" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="26" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1352/1 ret_V_133/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="ret_V_133_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="40" slack="1"/>
<pin id="126" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_133 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="40" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="34" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="69" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="88"><net_src comp="74" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="69" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="84" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="90" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="100" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="56" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="60" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bn_qurelu_fixed : in_V | {1 }
	Port: bn_qurelu_fixed : inc_V | {1 }
	Port: bn_qurelu_fixed : bias_V | {1 }
  - Chain level:
	State 1
		mul_ln1352 : 1
		ret_V_133 : 2
	State 2
		tmp : 1
		icmp_ln895_72 : 2
		trunc_ln : 1
		select_ln192 : 3
		res_V : 4
		ret_ln200 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |       ret_V_fu_69      |    0    |    0    |    47   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln895_fu_64    |    0    |    0    |    21   |
|          |   icmp_ln895_72_fu_84  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln192_fu_100  |    0    |    0    |    4    |
|          |      res_V_fu_108      |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_116       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | bias_V_read_read_fu_34 |    0    |    0    |    0    |
|   read   |  inc_V_read_read_fu_40 |    0    |    0    |    0    |
|          |  in_V_read_read_fu_46  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln1352_fu_52   |    0    |    0    |    0    |
|          |    sext_ln1353_fu_60   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln1352_fu_56   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|        tmp_fu_74       |    0    |    0    |    0    |
|          |     trunc_ln_fu_90     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    89   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|ret_V_133_reg_124|   40   |
+-----------------+--------+
|      Total      |   40   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   40   |   89   |
+-----------+--------+--------+--------+
