technode, 3, 0, subarrayheight, 7.59497e-05, subarraywidth, 0.000346974, subarray_area, 2.63526e-08, addertree_area, 2.36453e-10, addertree_width, 6.41419e-06, wlSwitchMatrix_width, 1.92e-06, InputDFF_width, 0, DFF_width, 1.152e-06, wlDecoder_width , 9.6e-07, shiftAddInput_height, 1.45275e-06, sramWriteDriver_height, 4.32e-07, precharger_height, 4.32e-07, senseAmp_height, 2.46857e-07, addertree_delay, 5.44517e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 8.71856e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 8.25882e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 1, 0, subarrayheight, 4.26057e-05, subarraywidth, 0.000296601, subarray_area, 1.26369e-08, addertree_area, 1.09469e-10, addertree_width, 5.34516e-06, wlSwitchMatrix_width, 3.84e-06, InputDFF_width, 0, DFF_width, 9.6e-07, wlDecoder_width , 1.536e-06, shiftAddInput_height, 1.21063e-06, sramWriteDriver_height, 2.4e-07, precharger_height, 2.4e-07, senseAmp_height, 3.42857e-07, addertree_delay, 4.5998e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 1.07237e-11, encoder_delay, 0, mux_delay, 0, NOR_delay, 5.54802e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 0, 0, subarrayheight, 4.09486e-05, subarraywidth, 0.000259615, subarray_area, 1.06308e-08, addertree_area, 9.35958e-11, addertree_width, 4.81064e-06, wlSwitchMatrix_width, 3.04e-06, InputDFF_width, 0, DFF_width, 9.12e-07, wlDecoder_width , 1.472e-06, shiftAddInput_height, 1.14756e-06, sramWriteDriver_height, 2.16e-07, precharger_height, 2.16e-07, senseAmp_height, 5.86286e-07, addertree_delay, 5.52709e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 8.16524e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 7.11888e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 0, 0, subarrayheight, 4.09486e-05, subarraywidth, 0.000259615, subarray_area, 1.06308e-08, addertree_area, 9.35958e-11, addertree_width, 4.81064e-06, wlSwitchMatrix_width, 3.04e-06, InputDFF_width, 0, DFF_width, 9.12e-07, wlDecoder_width , 1.472e-06, shiftAddInput_height, 1.14756e-06, sramWriteDriver_height, 2.16e-07, precharger_height, 2.16e-07, senseAmp_height, 5.86286e-07, addertree_delay, 5.52709e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 8.16524e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 5.56617e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 0, 0, subarrayheight, 3.89006e-05, subarraywidth, 0.000280872, subarray_area, 1.09261e-08, addertree_area, 9.35958e-11, addertree_width, 5.0779e-06, wlSwitchMatrix_width, 2.736e-06, InputDFF_width, 0, DFF_width, 9.12e-07, wlDecoder_width , 1.472e-06, shiftAddInput_height, 1.15009e-06, sramWriteDriver_height, 2.16e-07, precharger_height, 2.16e-07, senseAmp_height, 5.86286e-07, addertree_delay, 5.52709e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 9.24023e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 7.32597e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 0, 0, subarrayheight, 3.89006e-05, subarraywidth, 0.000280872, subarray_area, 1.09261e-08, addertree_area, 9.35958e-11, addertree_width, 5.0779e-06, wlSwitchMatrix_width, 2.736e-06, InputDFF_width, 0, DFF_width, 9.12e-07, wlDecoder_width , 1.472e-06, shiftAddInput_height, 1.15009e-06, sramWriteDriver_height, 2.16e-07, precharger_height, 2.16e-07, senseAmp_height, 5.86286e-07, addertree_delay, 5.52709e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 9.24023e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 7.32597e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
technode, 0, 0, subarrayheight, 4.09486e-05, subarraywidth, 0.000259615, subarray_area, 1.06308e-08, addertree_area, 9.35958e-11, addertree_width, 4.81064e-06, wlSwitchMatrix_width, 3.04e-06, InputDFF_width, 0, DFF_width, 9.12e-07, wlDecoder_width , 1.472e-06, shiftAddInput_height, 1.14756e-06, sramWriteDriver_height, 2.16e-07, precharger_height, 2.16e-07, senseAmp_height, 5.86286e-07, addertree_delay, 5.52709e-10, precharge_delay, 0, col_delay, 0, ADC_delay, 0, multisense_delay, 0, WL_delay, 8.16524e-12, encoder_delay, 0, mux_delay, 0, NOR_delay, 5.56617e-12, row_delay, 0, mux_res, 0, capcell_SRAM, 0, capcell_row_SRAM, 0, rescell_SRAM, 0, 
