###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 21:52:30 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (207.518 ps) Setup Check with Pin mem/dcache/STATE_reg[1]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (R) mem/dcache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-    5.282
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.718
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  407.200
              Slack:=  207.518
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc              Edge  Cell                      Fanout    Trans     Delay   Arrival  
#                                                                                                          (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  mem_resp_tag[1]                       -      mem_resp_tag[1]  F     (arrival)                      1    4.000     0.100   180.100  
  mem_resp_tag[1]                       -      -                F     (net)                          1        -         -         -  
  mem/arbiter/g295/Y                    -      D->Y             R     NOR4xp25_ASAP7_75t_SL          2    4.000    28.500   208.600  
  mem/arbiter/n_2                       -      -                R     (net)                          2        -         -         -  
  mem/arbiter/g293/Y                    -      A->Y             R     AND3x1_ASAP7_75t_SL            8   56.600    45.100   253.700  
  mem/ic_mem_resp_valid                 -      -                R     (net)                          8        -         -         -  
  mem/icache/g8840/Y                    -      A1->Y            R     AO21x1_ASAP7_75t_SL           31   60.300   104.600   358.300  
  mem/ic_mem_req_valid                  -      -                R     (net)                         31        -         -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y       -      A->Y             F     INVx1_ASAP7_75t_SL            12  227.500    55.200   413.500  
  FE_OFN1444_mem_req_tag_0              -      -                F     (net)                         12        -         -         -  
  mem/arbiter/FE_OFC98_mem_req_tag_0/Y  -      A->Y             F     HB1xp67_ASAP7_75t_SL          19  107.500    79.600   493.100  
  mem/arbiter/FE_OFN98_mem_req_tag_0    -      -                F     (net)                         19        -         -         -  
  mem/arbiter/g539/Y                    -      A->Y             F     AND2x2_ASAP7_75t_SL            3  113.700    36.400   529.500  
  mem/dc_mem_req_ready                  -      -                F     (net)                          3        -         -         -  
  mem/dcache/g13751/Y                   -      C->Y             R     NAND3x1_ASAP7_75t_SL           4   17.300    28.400   557.900  
  mem/dc_mem_req_rw                     -      -                R     (net)                          4        -         -         -  
  mem/dcache/g13730/Y                   -      B->Y             F     NAND2xp5_ASAP7_75t_SL          2   59.100    14.300   572.200  
  mem/dcache/n_314                      -      -                F     (net)                          2        -         -         -  
  mem/dcache/g11166/Y                   -      B->Y             R     A2O1A1Ixp33_ASAP7_75t_SL       1   29.900    15.000   587.200  
  mem/dcache/n_81                       -      -                R     (net)                          1        -         -         -  
  mem/dcache/STATE_reg[1]/D             -      D                R     DFFHQNx1_ASAP7_75t_SL          1   40.200     0.100   587.200  
#----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                 (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                     -      -          R     (net)                      47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3  4.000   0.000   900.000  
  mem/dcache/CLKGATE_rc_gclk                              -      -          R     (net)                       3      -       -         -  
  mem/dcache/STATE_reg[1]/CLK                             -      CLK        R     DFFHQNx1_ASAP7_75t_SL       3  0.100   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (215.154 ps) Clock Gating Setup Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   36.646
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  763.354
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  368.200
              Slack:=  215.154
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc              Edge  Cell                      Fanout    Trans     Delay   Arrival  
#                                                                                                                           (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem_resp_tag[1]                                        -      mem_resp_tag[1]  F     (arrival)                      1    4.000     0.100   180.100  
  mem_resp_tag[1]                                        -      -                F     (net)                          1        -         -         -  
  mem/arbiter/g295/Y                                     -      D->Y             R     NOR4xp25_ASAP7_75t_SL          2    4.000    28.500   208.600  
  mem/arbiter/n_2                                        -      -                R     (net)                          2        -         -         -  
  mem/arbiter/g293/Y                                     -      A->Y             R     AND3x1_ASAP7_75t_SL            8   56.600    45.100   253.700  
  mem/ic_mem_resp_valid                                  -      -                R     (net)                          8        -         -         -  
  mem/icache/g8840/Y                                     -      A1->Y            R     AO21x1_ASAP7_75t_SL           31   60.300   104.600   358.300  
  mem/ic_mem_req_valid                                   -      -                R     (net)                         31        -         -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y                        -      A->Y             F     INVx1_ASAP7_75t_SL            12  227.500    55.200   413.500  
  FE_OFN1444_mem_req_tag_0                               -      -                F     (net)                         12        -         -         -  
  mem/arbiter/FE_OFC98_mem_req_tag_0/Y                   -      A->Y             F     HB1xp67_ASAP7_75t_SL          19  107.500    79.600   493.100  
  mem/arbiter/FE_OFN98_mem_req_tag_0                     -      -                F     (net)                         19        -         -         -  
  mem/arbiter/g539/Y                                     -      A->Y             F     AND2x2_ASAP7_75t_SL            3  113.700    36.400   529.500  
  mem/dc_mem_req_ready                                   -      -                F     (net)                          3        -         -         -  
  mem/dcache/g13992/Y                                    -      B->Y             R     OAI21xp5_ASAP7_75t_SL          1   17.300     8.800   538.300  
  mem/dcache/n_101                                       -      -                R     (net)                          1        -         -         -  
  mem/dcache/g13600/Y                                    -      A2->Y            F     A2O1A1Ixp33_ASAP7_75t_SL       1   28.100     9.900   548.200  
  mem/dcache/n_323                                       -      -                F     (net)                          1        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA  -      ENA              F     ICGx1_ASAP7_75t_R              1   22.200     0.000   548.200  
#---------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 3: MET (218.245 ps) Setup Check with Pin mem/dcache/STATE_reg[2]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (R) mem/dcache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-    5.354
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  794.646
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  396.400
              Slack:=  218.245
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc              Edge  Cell                      Fanout    Trans     Delay   Arrival  
#                                                                                                          (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  mem_resp_tag[1]                       -      mem_resp_tag[1]  F     (arrival)                      1    4.000     0.100   180.100  
  mem_resp_tag[1]                       -      -                F     (net)                          1        -         -         -  
  mem/arbiter/g295/Y                    -      D->Y             R     NOR4xp25_ASAP7_75t_SL          2    4.000    28.500   208.600  
  mem/arbiter/n_2                       -      -                R     (net)                          2        -         -         -  
  mem/arbiter/g293/Y                    -      A->Y             R     AND3x1_ASAP7_75t_SL            8   56.600    45.100   253.700  
  mem/ic_mem_resp_valid                 -      -                R     (net)                          8        -         -         -  
  mem/icache/g8840/Y                    -      A1->Y            R     AO21x1_ASAP7_75t_SL           31   60.300   104.600   358.300  
  mem/ic_mem_req_valid                  -      -                R     (net)                         31        -         -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y       -      A->Y             F     INVx1_ASAP7_75t_SL            12  227.500    55.200   413.500  
  FE_OFN1444_mem_req_tag_0              -      -                F     (net)                         12        -         -         -  
  mem/arbiter/FE_OFC98_mem_req_tag_0/Y  -      A->Y             F     HB1xp67_ASAP7_75t_SL          19  107.500    79.600   493.100  
  mem/arbiter/FE_OFN98_mem_req_tag_0    -      -                F     (net)                         19        -         -         -  
  mem/arbiter/g539/Y                    -      A->Y             F     AND2x2_ASAP7_75t_SL            3  113.700    36.400   529.500  
  mem/dc_mem_req_ready                  -      -                F     (net)                          3        -         -         -  
  mem/dcache/g13751/Y                   -      C->Y             R     NAND3x1_ASAP7_75t_SL           4   17.300    28.400   557.900  
  mem/dc_mem_req_rw                     -      -                R     (net)                          4        -         -         -  
  mem/dcache/FE_OFC439_dc_mem_req_rw/Y  -      A->Y             F     INVx1_ASAP7_75t_SL             1   59.100     6.300   564.200  
  mem/dcache/n_2                        -      -                F     (net)                          1        -         -         -  
  mem/dcache/g11190/Y                   -      B->Y             R     A2O1A1Ixp33_ASAP7_75t_SL       1   19.100    12.200   576.400  
  mem/dcache/n_57                       -      -                R     (net)                          1        -         -         -  
  mem/dcache/STATE_reg[2]/D             -      D                R     DFFHQNx1_ASAP7_75t_SL          1   38.700     0.000   576.400  
#----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                 (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                     -      -          R     (net)                      47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3  4.000   0.000   900.000  
  mem/dcache/CLKGATE_rc_gclk                              -      -          R     (net)                       3      -       -         -  
  mem/dcache/STATE_reg[2]/CLK                             -      CLK        R     DFFHQNx1_ASAP7_75t_SL       3  0.100   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (339.161 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.439
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.561
       Launch Clock:=    0.000
          Data Path:+  441.400
              Slack:=  339.161
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    86.400   441.400  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[10][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.500     2.300   441.400  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10123                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[10][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (339.261 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.439
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.561
       Launch Clock:=    0.000
          Data Path:+  441.300
              Slack:=  339.261
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    86.300   441.300  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[19][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.500     2.200   441.300  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10150                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (339.375 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.424
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.576
       Launch Clock:=    0.000
          Data Path:+  441.200
              Slack:=  339.375
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    86.200   441.200  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[30][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.400     2.100   441.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10183                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[30][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (339.375 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[11][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[11][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.424
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.576
       Launch Clock:=    0.000
          Data Path:+  441.200
              Slack:=  339.375
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    86.200   441.200  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[11][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.400     2.100   441.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10126                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[11][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (339.475 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.424
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.576
       Launch Clock:=    0.000
          Data Path:+  441.100
              Slack:=  339.475
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    86.100   441.100  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[15][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.400     2.000   441.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10138                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (339.790 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.410
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.590
       Launch Clock:=    0.000
          Data Path:+  440.800
              Slack:=  339.790
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    85.800   440.800  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[25][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.300     1.700   440.800  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10168                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (339.890 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.410
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.590
       Launch Clock:=    0.000
          Data Path:+  440.700
              Slack:=  339.890
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    85.700   440.700  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[16][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.300     1.600   440.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10141                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (340.519 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.719
       Launch Clock:=    0.000
          Data Path:+  440.200
              Slack:=  340.519
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    85.500   440.200  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[30][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.400     2.000   440.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10183                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[30][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (340.519 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.719
       Launch Clock:=    0.000
          Data Path:+  440.200
              Slack:=  340.519
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    85.500   440.200  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[15][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.400     2.000   440.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10138                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (340.619 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[31][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[31][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.719
       Launch Clock:=    0.000
          Data Path:+  440.100
              Slack:=  340.619
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    85.400   440.100  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[31][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.400     1.900   440.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10186                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[31][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (340.619 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.719
       Launch Clock:=    0.000
          Data Path:+  440.100
              Slack:=  340.619
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    85.400   440.100  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[21][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.400     1.900   440.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10156                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (340.819 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[13][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[13][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.381
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.619
       Launch Clock:=    0.000
          Data Path:+  439.800
              Slack:=  340.819
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    84.800   439.800  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[13][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.100     0.700   439.800  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10132                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[13][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (340.834 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.266
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.734
       Launch Clock:=    0.000
          Data Path:+  439.900
              Slack:=  340.834
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    85.200   439.900  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[28][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.300     1.700   439.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10177                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[28][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (341.043 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[27][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[27][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.957
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.043
       Launch Clock:=    0.000
          Data Path:+  439.000
              Slack:=  341.043
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.500   439.000  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[27][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.100     1.100   439.000  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10174                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[27][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (341.058 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  439.000
              Slack:=  341.058
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.500   439.000  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[22][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.100   439.000  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10159                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[22][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (341.058 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  439.000
              Slack:=  341.058
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.500   439.000  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[2][14]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.100   439.000  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10099                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[2][14]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (341.058 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  439.000
              Slack:=  341.058
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.500   439.000  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[10][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.100   439.000  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10123                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[10][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (341.158 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  438.900
              Slack:=  341.158
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.400   438.900  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[15][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.000   438.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10138                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (341.158 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  438.900
              Slack:=  341.158
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.400   438.900  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[23][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.000   438.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10162                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[23][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (341.158 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[11][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[11][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  438.900
              Slack:=  341.158
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.400   438.900  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[11][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     1.000   438.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10126                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[11][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (341.233 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.367
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.633
       Launch Clock:=    0.000
          Data Path:+  439.400
              Slack:=  341.233
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    84.400   439.400  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[14][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  131.000     0.300   439.400  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10135                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[14][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (341.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  438.700
              Slack:=  341.358
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.200   438.700  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[9][14]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     0.800   438.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10120                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[9][14]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (341.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.058
       Launch Clock:=    0.000
          Data Path:+  438.700
              Slack:=  341.358
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    87.200   438.700  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[25][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  135.000     0.800   438.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10168                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (341.447 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][27]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.353
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.647
       Launch Clock:=    0.000
          Data Path:+  439.200
              Slack:=  341.447
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.800   355.000  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81787/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.900    84.200   439.200  
  cpu/stage1/regfile/n_42                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[21][27]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  130.900     0.100   439.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10156                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][27]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (341.588 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.712
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.288
       Launch Clock:=    0.000
          Data Path:+  438.700
              Slack:=  341.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.800   438.700  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[14][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.400     1.400   438.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10135                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[14][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (341.588 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.712
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.288
       Launch Clock:=    0.000
          Data Path:+  438.700
              Slack:=  341.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.800   438.700  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[21][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.400     1.400   438.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10156                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (341.662 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.238
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.762
       Launch Clock:=    0.000
          Data Path:+  439.100
              Slack:=  341.662
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    84.400   439.100  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[7][8]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.100     0.900   439.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10114                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[7][8]/CLK                            -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (341.662 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[20][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[20][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.238
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.762
       Launch Clock:=    0.000
          Data Path:+  439.100
              Slack:=  341.662
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    84.400   439.100  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[20][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.100     0.900   439.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10153                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[20][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (341.688 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.712
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.288
       Launch Clock:=    0.000
          Data Path:+  438.600
              Slack:=  341.688
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.700   438.600  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[29][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.400     1.300   438.600  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10180                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[29][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (341.772 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.928
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.072
       Launch Clock:=    0.000
          Data Path:+  438.300
              Slack:=  341.772
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.300   351.500  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81268/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.500    86.800   438.300  
  cpu/stage1/regfile/n_124                       -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[7][14]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  134.900     0.400   438.300  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10114                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[7][14]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (341.802 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[13][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[13][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.698
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.302
       Launch Clock:=    0.000
          Data Path:+  438.500
              Slack:=  341.802
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.600   438.500  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[13][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.300     1.200   438.500  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10132                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[13][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (342.002 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.698
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.302
       Launch Clock:=    0.000
          Data Path:+  438.300
              Slack:=  342.002
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.400   438.300  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[18][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.300     1.000   438.300  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10147                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[18][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (342.002 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.698
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.302
       Launch Clock:=    0.000
          Data Path:+  438.300
              Slack:=  342.002
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.400   438.300  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[4][14]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.300     1.000   438.300  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10105                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][14]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (342.002 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.698
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.302
       Launch Clock:=    0.000
          Data Path:+  438.300
              Slack:=  342.002
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.400   438.300  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[19][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.300     1.000   438.300  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10150                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (342.102 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.698
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.302
       Launch Clock:=    0.000
          Data Path:+  438.200
              Slack:=  342.102
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.300   438.200  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[17][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.300     0.900   438.200  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10144                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[17][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (342.217 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[20][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[20][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.683
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.317
       Launch Clock:=    0.000
          Data Path:+  438.100
              Slack:=  342.217
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.200   438.100  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[20][14]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.200     0.800   438.100  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10153                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[20][14]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (342.277 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.223
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.777
       Launch Clock:=    0.000
          Data Path:+  438.500
              Slack:=  342.277
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    83.800   438.500  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[19][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  130.000     0.300   438.500  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10150                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (342.291 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[11][8]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[11][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.209
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.791
       Launch Clock:=    0.000
          Data Path:+  438.500
              Slack:=  342.291
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   117.500   354.700  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81668/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL       9  201.900    83.800   438.500  
  cpu/stage1/regfile/n_63                        -      -      R     (net)                       9        -         -         -  
  cpu/stage1/regfile/mem_reg[11][8]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       9  129.900     0.300   438.500  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10126                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[11][8]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (342.417 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][14]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   19.683
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.317
       Launch Clock:=    0.000
          Data Path:+  437.900
              Slack:=  342.417
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   114.700   351.900  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81512/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  201.600    86.000   437.900  
  cpu/stage1/regfile/n_85                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[8][14]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  133.200     0.600   437.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10117                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][14]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (343.957 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[12][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[12][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.143
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.857
       Launch Clock:=    0.000
          Data Path:+  435.900
              Slack:=  343.957
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.300   435.900  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[12][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.400     1.100   435.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10129                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[12][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (343.957 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[31][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.143
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.857
       Launch Clock:=    0.000
          Data Path:+  435.900
              Slack:=  343.957
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.300   435.900  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[31][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.400     1.100   435.900  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10186                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[31][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (344.057 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.143
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.857
       Launch Clock:=    0.000
          Data Path:+  435.800
              Slack:=  344.057
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.200   435.800  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[25][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.400     1.000   435.800  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10168                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (344.057 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.143
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.857
       Launch Clock:=    0.000
          Data Path:+  435.800
              Slack:=  344.057
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.200   435.800  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[6][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.400     1.000   435.800  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10111                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[6][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (344.057 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.143
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.857
       Launch Clock:=    0.000
          Data Path:+  435.800
              Slack:=  344.057
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.200   435.800  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[5][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.400     1.000   435.800  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10108                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[5][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (344.171 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  435.700
              Slack:=  344.171
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.100   435.700  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[26][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.300     0.900   435.700  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10171                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[26][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (344.271 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  435.600
              Slack:=  344.271
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.000   435.600  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[17][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.300     0.800   435.600  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10144                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[17][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (344.271 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[11][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[11][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  435.600
              Slack:=  344.271
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                      (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                          -      reset  R     (arrival)                   6    4.100    12.900    12.900  
  reset                                          -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                -      A->Y   R     BUFx2_ASAP7_75t_SL         48   34.000    91.000   103.900  
  FE_OFN0_reset                                  -      -      R     (net)                      48        -         -         -  
  cpu/stage1/FE_DBTC77_reset/Y                   -      A->Y   F     INVx2_ASAP7_75t_L          46  198.500    76.800   180.700  
  cpu/stage1/FE_DBTN77_reset                     -      -      F     (net)                      46        -         -         -  
  cpu/stage1/regfile/FE_OFC91_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         48  143.700    56.500   237.200  
  cpu/stage1/regfile/FE_OFN91_FE_DBTN77_reset    -      -      F     (net)                      48        -         -         -  
  cpu/stage1/regfile/FE_OFC92_FE_DBTN77_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         58  129.500   110.400   347.600  
  cpu/stage1/regfile/FE_OFN92_FE_DBTN77_reset    -      -      F     (net)                      58        -         -         -  
  cpu/stage1/regfile/g81625/Y                    -      A->Y   R     NAND2xp5_ASAP7_75t_SL      10  200.900    88.000   435.600  
  cpu/stage1/regfile/n_70                        -      -      R     (net)                      10        -         -         -  
  cpu/stage1/regfile/mem_reg[11][26]/D           -      D      R     DFFHQNx1_ASAP7_75t_SL      10  136.300     0.800   435.600  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_10126                        -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[11][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------

