module problem1_18301033 (clk, rst, w, z);

input clk, rst, w;
output reg z;
reg [1:0] present;
parameter [1:0] A=0, B=1, C=2, D=3;

always @(posedge clk, negedge rst)

	if (rst == 0)
		begin
			z <= 0;
			present <= A;
		end
		
	else
		case(present)
			
			A:
				if (w) begin
					present <= B;
					z <= 0;
				end
				else begin
					present <= A;
					z <= 0;
				end
				
			B:
				if (w) begin
					present <= B;
					z <= 0;
				end
				else begin
					present <= C;
					z <= 0;
				end
				
			C:
				if (w) begin
					present <= D;
					z <= 0;
				end
				else begin
					present <= A;
					z <= 0;
				end
				
			D: 
				if (w) begin
					present <= B;
					z <= 0;
				end
				else begin
					present <= C;
					z <= 1;
				end
		endcase
endmodule
		