FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 8698.1.0 bfa086fcea23 */
/* bench 8698.1.1 c9fa89ccfca7 */
/* bench 8698.1.2 4005fcfed4d4 */
/* bench 8698.1.3 e4a059206acb */
/* bench 8698.1.4 c4d4a9de82bb */
/* bench 8698.1.5 8573dba6a903 */
/* bench 8698.1.6 099a31f92eae */
/* bench 8698.1.7 a009b0ba7127 */
/* bench 8698.1.8 7819a05cdf3c */
/* bench 8698.1.9 05c15941bfb9 */
/* bench 8698.1.10 48b3a7080406 */
/* bench 8698.1.11 729790b10411 */
/* bench 8698.1.12 0b23ee066ca2 */
/* bench 8698.1.13 70af4ac916b0 */
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_IA64_PCI_H
#define _ASM_IA64_PCI_H

#include <linux/mm.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/string.h>
#include <linux/types.h>
#include <linux/scatterlist.h>

#include <asm/io.h>
#include <asm/hw_irq.h>

struct pci_vector_struct {
	__u16 segment;	/* PCI Segment number */
	__u16 bus;	/* PCI Bus number */
	__u32 pci_id;	/* ACPI split 16 bits device, 16 bits function (see section 6.1.1) */
	__u8 pin;	/* PCI PIN (0 = A, 1 = B, 2 = C, 3 = D) */
	__u32 irq;	/* IRQ assigned */
};

/* bench 1988.1.0 36142f2bb570 */
/* bench 1988.1.1 51444797a8ff */
/* bench 1988.1.2 c59dda996aa2 */
/* bench 1988.1.3 7d5409ee7a9b */
/* bench 1988.1.4 e81163d31ae0 */
/* bench 1988.1.5 199db0a8429c */
 * Can be used to override the logic in pci_scan_bus for skipping already-configured bus
 * numbers - to be used for buggy BIOSes or architectures with incomplete PCI setup by the
 * loader.
 */
#define pcibios_assign_all_busses()     0
/* bench 10196.1.0 2148440350d5 */
/* bench 10196.1.1 938366626eae */
/* bench 10196.1.2 350e622f947f */
/* bench 22408.1.0 842b75e2f471 */
/* bench 22408.1.1 29f4bd315533 */
/* bench 22408.1.2 871a3b7e8876 */
/* bench 10196.1.3 bad517abbe02 */
/* bench 10196.1.4 389792665d1c */
/* bench 10196.1.5 2f0d65b55fd6 */
/* bench 10196.1.6 2827ed67236e */

#define PCIBIOS_MIN_IO		0x1000
#define PCIBIOS_MIN_MEM		0x10000000

#define HAVE_PCI_MMAP
#define ARCH_GENERIC_PCI_MMAP_RESOURCE
#define arch_can_pci_mmap_wc()	1

#define HAVE_PCI_LEGACY
extern int pci_mmap_legacy_page_range(struct pci_bus *bus,
				      struct vm_area_struct *vma,
				      enum pci_mmap_state mmap_state);

char *pci_get_legacy_mem(struct pci_bus *bus);
int pci_legacy_read(struct pci_bus *bus, u16 port, u32 *val, u8 size);
int pci_legacy_write(struct pci_bus *bus, u16 port, u32 val, u8 size);

struct pci_controller {
	struct acpi_device *companion;
	void *iommu;
	int segment;
	int node;		/* nearest node with memory or NUMA_NO_NODE for global allocation */

	void *platform_data;
};


#define PCI_CONTROLLER(busdev) ((struct pci_controller *) busdev->sysdata)
#define pci_domain_nr(busdev)    (PCI_CONTROLLER(busdev)->segment)

extern struct pci_ops pci_root_ops;

static inline int pci_proc_domain(struct pci_bus *bus)
{
	return (pci_domain_nr(bus) != 0);
}

#define HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ
static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
{
	return channel ? isa_irq_to_vector(15) : isa_irq_to_vector(14);
}

#endif /* _ASM_IA64_PCI_H */
