--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml parkingLotSystem.twx parkingLotSystem.ncd -o
parkingLotSystem.twr parkingLotSystem.pcf -ucf netlist.ucf

Design file:              parkingLotSystem.ncd
Physical constraint file: parkingLotSystem.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |    4.437(R)|   -1.716(R)|clk_BUFGP         |   0.000|
            |    7.828(F)|   -1.538(F)|clk_BUFGP         |   0.000|
input<1>    |    4.171(R)|   -1.503(R)|clk_BUFGP         |   0.000|
            |    7.641(F)|   -1.325(F)|clk_BUFGP         |   0.000|
input<2>    |    4.037(R)|   -1.396(R)|clk_BUFGP         |   0.000|
            |    7.494(F)|   -1.218(F)|clk_BUFGP         |   0.000|
input<3>    |    4.541(R)|   -1.799(R)|clk_BUFGP         |   0.000|
            |    7.937(F)|   -1.621(F)|clk_BUFGP         |   0.000|
ready       |    1.592(R)|    0.355(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
counter<0>   |    8.529(F)|clk_BUFGP         |   0.000|
counter<1>   |    9.732(F)|clk_BUFGP         |   0.000|
counter<2>   |    8.246(F)|clk_BUFGP         |   0.000|
counter<3>   |    9.462(F)|clk_BUFGP         |   0.000|
counter<4>   |    8.567(F)|clk_BUFGP         |   0.000|
counter<5>   |    8.923(F)|clk_BUFGP         |   0.000|
counter<6>   |    9.272(F)|clk_BUFGP         |   0.000|
counter<7>   |   11.002(F)|clk_BUFGP         |   0.000|
digit1port<0>|   21.320(F)|clk_BUFGP         |   0.000|
digit1port<1>|   22.640(F)|clk_BUFGP         |   0.000|
digit1port<2>|   22.164(F)|clk_BUFGP         |   0.000|
digit1port<3>|   22.850(F)|clk_BUFGP         |   0.000|
digit1port<4>|   22.352(F)|clk_BUFGP         |   0.000|
digit1port<5>|   22.590(F)|clk_BUFGP         |   0.000|
digit1port<6>|   22.838(F)|clk_BUFGP         |   0.000|
digit2port<0>|   21.574(F)|clk_BUFGP         |   0.000|
digit2port<1>|   21.895(F)|clk_BUFGP         |   0.000|
digit2port<2>|   21.846(F)|clk_BUFGP         |   0.000|
digit2port<3>|   22.507(F)|clk_BUFGP         |   0.000|
digit2port<4>|   22.107(F)|clk_BUFGP         |   0.000|
digit2port<5>|   21.720(F)|clk_BUFGP         |   0.000|
digit2port<6>|   21.968(F)|clk_BUFGP         |   0.000|
digit3port<0>|   15.202(F)|clk_BUFGP         |   0.000|
digit3port<1>|   19.979(F)|clk_BUFGP         |   0.000|
digit3port<2>|   19.926(F)|clk_BUFGP         |   0.000|
digit3port<3>|   20.338(F)|clk_BUFGP         |   0.000|
digit3port<4>|   19.609(F)|clk_BUFGP         |   0.000|
digit3port<6>|   20.644(F)|clk_BUFGP         |   0.000|
gate_close   |    9.424(R)|clk_BUFGP         |   0.000|
gate_open    |    9.724(R)|clk_BUFGP         |   0.000|
led_green    |    8.797(R)|clk_BUFGP         |   0.000|
led_red      |    9.453(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.418|    3.627|    4.664|    6.341|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 18 13:46:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



