# Compressor_4-2_Verification_SystemVerilog
This project verifies a 4:2 compressor design implemented using two full adders in SystemVerilog. The verification checks correct sum and carry generation for all possible input combinations, ensuring accurate arithmetic operation and reliable performance of the digital circuit.
