/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_top_cfg.h
//[Revision time]   : Mon Oct 30 23:13:37 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __WF_TOP_CFG_REGS_H__
#define __WF_TOP_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_TOP_CFG CR Definitions                     
//
//****************************************************************************

#define WF_TOP_CFG_BASE                                        0x80020000u

#define WF_TOP_CFG_RESV_CID_ADDR                               (WF_TOP_CFG_BASE + 0x0u) // 0000
#define WF_TOP_CFG_IP_VERSION_ADDR                             (WF_TOP_CFG_BASE + 0x10u) // 0010
#define WF_TOP_CFG_FREQ_DET_CTL_ADDR                           (WF_TOP_CFG_BASE + 0x100u) // 0100
#define WF_TOP_CFG_DBG_SEL_ADDR                                (WF_TOP_CFG_BASE + 0x608u) // 0608
#define WF_TOP_CFG_DBG_STATUS_ADDR                             (WF_TOP_CFG_BASE + 0x60cu) // 060C
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR                     (WF_TOP_CFG_BASE + 0x610u) // 0610
#define WF_TOP_CFG_RESERVED_0_ADDR                             (WF_TOP_CFG_BASE + 0x700u) // 0700
#define WF_TOP_CFG_RESERVED_1_ADDR                             (WF_TOP_CFG_BASE + 0x704u) // 0704
#define WF_TOP_CFG_DBG_FLAG_0_ADDR                             (WF_TOP_CFG_BASE + 0x800u) // 0800
#define WF_TOP_CFG_DBG_FLAG_1_ADDR                             (WF_TOP_CFG_BASE + 0x804u) // 0804
#define WF_TOP_CFG_DBG_FLAG_2_ADDR                             (WF_TOP_CFG_BASE + 0x808u) // 0808
#define WF_TOP_CFG_DBG_FLAG_3_ADDR                             (WF_TOP_CFG_BASE + 0x80Cu) // 080C
#define WF_TOP_CFG_DBG_FLAG_4_ADDR                             (WF_TOP_CFG_BASE + 0x810u) // 0810
#define WF_TOP_CFG_DBG_FLAG_5_ADDR                             (WF_TOP_CFG_BASE + 0x814u) // 0814
#define WF_TOP_CFG_DBG_FLAG_6_ADDR                             (WF_TOP_CFG_BASE + 0x818u) // 0818
#define WF_TOP_CFG_DBG_FLAG_7_ADDR                             (WF_TOP_CFG_BASE + 0x81Cu) // 081C
#define WF_TOP_CFG_DBG_FLAG_8_ADDR                             (WF_TOP_CFG_BASE + 0x820u) // 0820
#define WF_TOP_CFG_DBG_FLAG_9_ADDR                             (WF_TOP_CFG_BASE + 0x824u) // 0824
#define WF_TOP_CFG_DBG_FLAG_10_ADDR                            (WF_TOP_CFG_BASE + 0x828u) // 0828
#define WF_TOP_CFG_DBG_FLAG_11_ADDR                            (WF_TOP_CFG_BASE + 0x82Cu) // 082C
#define WF_TOP_CFG_DBG_FLAG_12_ADDR                            (WF_TOP_CFG_BASE + 0x830u) // 0830
#define WF_TOP_CFG_DBG_FLAG_13_ADDR                            (WF_TOP_CFG_BASE + 0x834u) // 0834
#define WF_TOP_CFG_DBG_FLAG_14_ADDR                            (WF_TOP_CFG_BASE + 0x838u) // 0838
#define WF_TOP_CFG_DBG_FLAG_15_ADDR                            (WF_TOP_CFG_BASE + 0x83Cu) // 083C
#define WF_TOP_CFG_DBG_FLAG_16_ADDR                            (WF_TOP_CFG_BASE + 0x840u) // 0840
#define WF_TOP_CFG_DBG_FLAG_17_ADDR                            (WF_TOP_CFG_BASE + 0x844u) // 0844
#define WF_TOP_CFG_DBG_FLAG_18_ADDR                            (WF_TOP_CFG_BASE + 0x848u) // 0848
#define WF_TOP_CFG_DBG_FLAG_19_ADDR                            (WF_TOP_CFG_BASE + 0x84Cu) // 084C
#define WF_TOP_CFG_DBG_FLAG_20_ADDR                            (WF_TOP_CFG_BASE + 0x850u) // 0850
#define WF_TOP_CFG_DBG_FLAG_21_ADDR                            (WF_TOP_CFG_BASE + 0x854u) // 0854
#define WF_TOP_CFG_DBG_FLAG_22_ADDR                            (WF_TOP_CFG_BASE + 0x858u) // 0858
#define WF_TOP_CFG_DBG_FLAG_23_ADDR                            (WF_TOP_CFG_BASE + 0x85Cu) // 085C
#define WF_TOP_CFG_DBG_FLAG_24_ADDR                            (WF_TOP_CFG_BASE + 0x860u) // 0860
#define WF_TOP_CFG_DBG_FLAG_25_ADDR                            (WF_TOP_CFG_BASE + 0x864u) // 0864
#define WF_TOP_CFG_DBG_FLAG_26_ADDR                            (WF_TOP_CFG_BASE + 0x868u) // 0868
#define WF_TOP_CFG_DBG_FLAG_27_ADDR                            (WF_TOP_CFG_BASE + 0x86Cu) // 086C
#define WF_TOP_CFG_DBG_FLAG_28_ADDR                            (WF_TOP_CFG_BASE + 0x870u) // 0870
#define WF_TOP_CFG_DBG_FLAG_29_ADDR                            (WF_TOP_CFG_BASE + 0x874u) // 0874
#define WF_TOP_CFG_DBG_FLAG_30_ADDR                            (WF_TOP_CFG_BASE + 0x878u) // 0878
#define WF_TOP_CFG_DBG_FLAG_31_ADDR                            (WF_TOP_CFG_BASE + 0x87Cu) // 087C
#define WF_TOP_CFG_GALS_BUS_CTL_ADDR                           (WF_TOP_CFG_BASE + 0x900u) // 0900
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR                      (WF_TOP_CFG_BASE + 0x904u) // 0904
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_ADDR                      (WF_TOP_CFG_BASE + 0x908u) // 0908
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_ADDR                      (WF_TOP_CFG_BASE + 0x90Cu) // 090C
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR                   (WF_TOP_CFG_BASE + 0x950u) // 0950
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR                   (WF_TOP_CFG_BASE + 0x954u) // 0954
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR                 (WF_TOP_CFG_BASE + 0x958u) // 0958
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR                 (WF_TOP_CFG_BASE + 0x95Cu) // 095C
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR                      (WF_TOP_CFG_BASE + 0x960u) // 0960
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR                      (WF_TOP_CFG_BASE + 0x964u) // 0964
#define WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR                        (WF_TOP_CFG_BASE + 0x968u) // 0968
#define WF_TOP_CFG_WF2AP_GALS_DBG_ADDR                         (WF_TOP_CFG_BASE + 0x96Cu) // 096C
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR                 (WF_TOP_CFG_BASE + 0x970u) // 0970
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_ADDR                 (WF_TOP_CFG_BASE + 0x974u) // 0974
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR               (WF_TOP_CFG_BASE + 0x978u) // 0978
#define WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR                         (WF_TOP_CFG_BASE + 0x97Cu) // 097C
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR              (WF_TOP_CFG_BASE + 0x980u) // 0980
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR              (WF_TOP_CFG_BASE + 0x984u) // 0984
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_ADDR              (WF_TOP_CFG_BASE + 0x988u) // 0988
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_ADDR              (WF_TOP_CFG_BASE + 0x98Cu) // 098C
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_ADDR              (WF_TOP_CFG_BASE + 0x990u) // 0990
#define WF_TOP_CFG_APB_DECODER_CTL_0_ADDR                      (WF_TOP_CFG_BASE + 0xF00u) // 0F00
#define WF_TOP_CFG_APB_DECODER_STAT_0_ADDR                     (WF_TOP_CFG_BASE + 0xF04u) // 0F04




/* =====================================================================================

  ---RESV_CID (0x80020000 + 0x0u)---

    RESERVED0[27..0]             - (RO) Reserved bits
    RESV_CID[31..28]             - (RO) RESV_CID

 =====================================================================================*/
#define WF_TOP_CFG_RESV_CID_RESV_CID_ADDR                      WF_TOP_CFG_RESV_CID_ADDR
#define WF_TOP_CFG_RESV_CID_RESV_CID_MASK                      0xF0000000u                // RESV_CID[31..28]
#define WF_TOP_CFG_RESV_CID_RESV_CID_SHFT                      28u

/* =====================================================================================

  ---IP_VERSION (0x80020000 + 0x10u)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_ADDR                  WF_TOP_CFG_IP_VERSION_ADDR
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_MASK                  0xFFFFFFFFu                // IP_VERSION[31..0]
#define WF_TOP_CFG_IP_VERSION_IP_VERSION_SHFT                  0u

/* =====================================================================================

  ---FREQ_DET_CTL (0x80020000 + 0x100u)---

    DET_CAL_COUNTER[15..0]       - (RO) calculation cycle count  by calculation clock
    DET_VLD[16]                  - (RO) calculation clock detection done indicator
                                     1'h0 = detection is not completed
                                     1'h1 = detection is completed
    RESERVED17[19..17]           - (RO) Reserved bits
    DET_CNT_CYCLE[22..20]        - (RW) reference cycle count  by 32KHz, count range = 1 ~ 6
    DET_EN[23]                   - (RW) detection enable
                                     1'h0: disable
                                     1'h1: enable
    CAL_CKEN[24]                 - (RW) No loading, No use
    CAL_CKSEL[26..25]            - (RW) No loading, No use
    WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27] - (RW) clock gating of freq meter target clock
    WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28] - (RW) To select freq meter target clock:
                                     2'h0: osc_ck
                                     2'h1: mcu_cal_ck
                                     2'h2: hclk_ck
                                     2'h3: conn_aon_clkgen_cal_ck
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_MASK 0x30000000u                // WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT 28u
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_ADDR WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_MASK 0x08000000u                // WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27]
#define WF_TOP_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_SHFT 27u
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_ADDR                 WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_MASK                 0x06000000u                // CAL_CKSEL[26..25]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKSEL_SHFT                 25u
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_ADDR                  WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_MASK                  0x01000000u                // CAL_CKEN[24]
#define WF_TOP_CFG_FREQ_DET_CTL_CAL_CKEN_SHFT                  24u
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_ADDR                    WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_MASK                    0x00800000u                // DET_EN[23]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_EN_SHFT                    23u
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_ADDR             WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_MASK             0x00700000u                // DET_CNT_CYCLE[22..20]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_SHFT             20u
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_ADDR                   WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_MASK                   0x00010000u                // DET_VLD[16]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_VLD_SHFT                   16u
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_ADDR           WF_TOP_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_MASK           0x0000FFFFu                // DET_CAL_COUNTER[15..0]
#define WF_TOP_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_SHFT           0u

/* =====================================================================================

  ---DBG_SEL (0x80020000 + 0x608u)---

    DBG_SEL[1..0]                - (RW) debug flag select signal of wf_top_cfg
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_ADDR                        WF_TOP_CFG_DBG_SEL_ADDR
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_MASK                        0x00000003u                // DBG_SEL[1..0]
#define WF_TOP_CFG_DBG_SEL_DBG_SEL_SHFT                        0u

/* =====================================================================================

  ---DBG_STATUS (0x80020000 + 0x60cu)---

    WF_TOP_CFG_DBG[15..0]        - (RO) debug flag signal of wf_top_cfg_on (only wf_top_cfg's debug flag mux out)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_ADDR              WF_TOP_CFG_DBG_STATUS_ADDR
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_MASK              0x0000FFFFu                // WF_TOP_CFG_DBG[15..0]
#define WF_TOP_CFG_DBG_STATUS_WF_TOP_CFG_DBG_SHFT              0u

/* =====================================================================================

  ---SDIO_BUSY_MASK_DCM (0x80020000 + 0x610u)---

    CR_WF_SDIO_WRAP_BUSY_MASK_DCM[0] - (RW)  xxx 
    CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_ADDR WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_MASK 0x00000002u                // CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED[1]
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_FORCE_DCM_ISHIGH_SPEED_SHFT 1u
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_ADDR WF_TOP_CFG_SDIO_BUSY_MASK_DCM_ADDR
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_MASK 0x00000001u                // CR_WF_SDIO_WRAP_BUSY_MASK_DCM[0]
#define WF_TOP_CFG_SDIO_BUSY_MASK_DCM_CR_WF_SDIO_WRAP_BUSY_MASK_DCM_SHFT 0u

/* =====================================================================================

  ---RESERVED_0 (0x80020000 + 0x700u)---

    RESERVED_0[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_ADDR                  WF_TOP_CFG_RESERVED_0_ADDR
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_MASK                  0xFFFFFFFFu                // RESERVED_0[31..0]
#define WF_TOP_CFG_RESERVED_0_RESERVED_0_SHFT                  0u

/* =====================================================================================

  ---RESERVED_1 (0x80020000 + 0x704u)---

    RESERVED_1[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_ADDR                  WF_TOP_CFG_RESERVED_1_ADDR
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_MASK                  0xFFFFFFFFu                // RESERVED_1[31..0]
#define WF_TOP_CFG_RESERVED_1_RESERVED_1_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_0 (0x80020000 + 0x800u)---

    DBG_FLAG_0[31..0]            - (RO) DBG_FLAG_0

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_ADDR                  WF_TOP_CFG_DBG_FLAG_0_ADDR
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_MASK                  0xFFFFFFFFu                // DBG_FLAG_0[31..0]
#define WF_TOP_CFG_DBG_FLAG_0_DBG_FLAG_0_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_1 (0x80020000 + 0x804u)---

    DBG_FLAG_1[31..0]            - (RO) DBG_FLAG_1

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_ADDR                  WF_TOP_CFG_DBG_FLAG_1_ADDR
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_MASK                  0xFFFFFFFFu                // DBG_FLAG_1[31..0]
#define WF_TOP_CFG_DBG_FLAG_1_DBG_FLAG_1_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_2 (0x80020000 + 0x808u)---

    DBG_FLAG_2[31..0]            - (RO) DBG_FLAG_2

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_ADDR                  WF_TOP_CFG_DBG_FLAG_2_ADDR
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_MASK                  0xFFFFFFFFu                // DBG_FLAG_2[31..0]
#define WF_TOP_CFG_DBG_FLAG_2_DBG_FLAG_2_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_3 (0x80020000 + 0x80Cu)---

    DBG_FLAG_3[31..0]            - (RO) DBG_FLAG_3

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_ADDR                  WF_TOP_CFG_DBG_FLAG_3_ADDR
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_MASK                  0xFFFFFFFFu                // DBG_FLAG_3[31..0]
#define WF_TOP_CFG_DBG_FLAG_3_DBG_FLAG_3_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_4 (0x80020000 + 0x810u)---

    DBG_FLAG_4[31..0]            - (RO) DBG_FLAG_4

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_ADDR                  WF_TOP_CFG_DBG_FLAG_4_ADDR
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_MASK                  0xFFFFFFFFu                // DBG_FLAG_4[31..0]
#define WF_TOP_CFG_DBG_FLAG_4_DBG_FLAG_4_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_5 (0x80020000 + 0x814u)---

    DBG_FLAG_5[31..0]            - (RO) DBG_FLAG_5

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_ADDR                  WF_TOP_CFG_DBG_FLAG_5_ADDR
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_MASK                  0xFFFFFFFFu                // DBG_FLAG_5[31..0]
#define WF_TOP_CFG_DBG_FLAG_5_DBG_FLAG_5_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_6 (0x80020000 + 0x818u)---

    DBG_FLAG_6[31..0]            - (RO) DBG_FLAG_6

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_ADDR                  WF_TOP_CFG_DBG_FLAG_6_ADDR
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_MASK                  0xFFFFFFFFu                // DBG_FLAG_6[31..0]
#define WF_TOP_CFG_DBG_FLAG_6_DBG_FLAG_6_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_7 (0x80020000 + 0x81Cu)---

    DBG_FLAG_7[31..0]            - (RO) DBG_FLAG_7

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_ADDR                  WF_TOP_CFG_DBG_FLAG_7_ADDR
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_MASK                  0xFFFFFFFFu                // DBG_FLAG_7[31..0]
#define WF_TOP_CFG_DBG_FLAG_7_DBG_FLAG_7_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_8 (0x80020000 + 0x820u)---

    DBG_FLAG_8[31..0]            - (RO) DBG_FLAG_8

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_ADDR                  WF_TOP_CFG_DBG_FLAG_8_ADDR
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_MASK                  0xFFFFFFFFu                // DBG_FLAG_8[31..0]
#define WF_TOP_CFG_DBG_FLAG_8_DBG_FLAG_8_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_9 (0x80020000 + 0x824u)---

    DBG_FLAG_9[31..0]            - (RO) DBG_FLAG_9

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_ADDR                  WF_TOP_CFG_DBG_FLAG_9_ADDR
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_MASK                  0xFFFFFFFFu                // DBG_FLAG_9[31..0]
#define WF_TOP_CFG_DBG_FLAG_9_DBG_FLAG_9_SHFT                  0u

/* =====================================================================================

  ---DBG_FLAG_10 (0x80020000 + 0x828u)---

    DBG_FLAG_10[31..0]           - (RO) DBG_FLAG_10

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_ADDR                WF_TOP_CFG_DBG_FLAG_10_ADDR
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_MASK                0xFFFFFFFFu                // DBG_FLAG_10[31..0]
#define WF_TOP_CFG_DBG_FLAG_10_DBG_FLAG_10_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_11 (0x80020000 + 0x82Cu)---

    DBG_FLAG_11[31..0]           - (RO) DBG_FLAG_11

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_ADDR                WF_TOP_CFG_DBG_FLAG_11_ADDR
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_MASK                0xFFFFFFFFu                // DBG_FLAG_11[31..0]
#define WF_TOP_CFG_DBG_FLAG_11_DBG_FLAG_11_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_12 (0x80020000 + 0x830u)---

    DBG_FLAG_12[31..0]           - (RO) DBG_FLAG_12

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_ADDR                WF_TOP_CFG_DBG_FLAG_12_ADDR
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_MASK                0xFFFFFFFFu                // DBG_FLAG_12[31..0]
#define WF_TOP_CFG_DBG_FLAG_12_DBG_FLAG_12_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_13 (0x80020000 + 0x834u)---

    DBG_FLAG_13[31..0]           - (RO) DBG_FLAG_13

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_ADDR                WF_TOP_CFG_DBG_FLAG_13_ADDR
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_MASK                0xFFFFFFFFu                // DBG_FLAG_13[31..0]
#define WF_TOP_CFG_DBG_FLAG_13_DBG_FLAG_13_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_14 (0x80020000 + 0x838u)---

    DBG_FLAG_14[31..0]           - (RO) DBG_FLAG_14

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_ADDR                WF_TOP_CFG_DBG_FLAG_14_ADDR
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_MASK                0xFFFFFFFFu                // DBG_FLAG_14[31..0]
#define WF_TOP_CFG_DBG_FLAG_14_DBG_FLAG_14_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_15 (0x80020000 + 0x83Cu)---

    DBG_FLAG_15[31..0]           - (RO) DBG_FLAG_15

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_ADDR                WF_TOP_CFG_DBG_FLAG_15_ADDR
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_MASK                0xFFFFFFFFu                // DBG_FLAG_15[31..0]
#define WF_TOP_CFG_DBG_FLAG_15_DBG_FLAG_15_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_16 (0x80020000 + 0x840u)---

    DBG_FLAG_16[31..0]           - (RO) DBG_FLAG_16

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_ADDR                WF_TOP_CFG_DBG_FLAG_16_ADDR
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_MASK                0xFFFFFFFFu                // DBG_FLAG_16[31..0]
#define WF_TOP_CFG_DBG_FLAG_16_DBG_FLAG_16_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_17 (0x80020000 + 0x844u)---

    DBG_FLAG_17[31..0]           - (RO) DBG_FLAG_17

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_ADDR                WF_TOP_CFG_DBG_FLAG_17_ADDR
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_MASK                0xFFFFFFFFu                // DBG_FLAG_17[31..0]
#define WF_TOP_CFG_DBG_FLAG_17_DBG_FLAG_17_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_18 (0x80020000 + 0x848u)---

    DBG_FLAG_18[31..0]           - (RO) DBG_FLAG_18

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_ADDR                WF_TOP_CFG_DBG_FLAG_18_ADDR
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_MASK                0xFFFFFFFFu                // DBG_FLAG_18[31..0]
#define WF_TOP_CFG_DBG_FLAG_18_DBG_FLAG_18_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_19 (0x80020000 + 0x84Cu)---

    DBG_FLAG_19[31..0]           - (RO) DBG_FLAG_19

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_ADDR                WF_TOP_CFG_DBG_FLAG_19_ADDR
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_MASK                0xFFFFFFFFu                // DBG_FLAG_19[31..0]
#define WF_TOP_CFG_DBG_FLAG_19_DBG_FLAG_19_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_20 (0x80020000 + 0x850u)---

    DBG_FLAG_20[31..0]           - (RO) DBG_FLAG_20

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_ADDR                WF_TOP_CFG_DBG_FLAG_20_ADDR
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_MASK                0xFFFFFFFFu                // DBG_FLAG_20[31..0]
#define WF_TOP_CFG_DBG_FLAG_20_DBG_FLAG_20_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_21 (0x80020000 + 0x854u)---

    DBG_FLAG_21[31..0]           - (RO) DBG_FLAG_21

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_ADDR                WF_TOP_CFG_DBG_FLAG_21_ADDR
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_MASK                0xFFFFFFFFu                // DBG_FLAG_21[31..0]
#define WF_TOP_CFG_DBG_FLAG_21_DBG_FLAG_21_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_22 (0x80020000 + 0x858u)---

    DBG_FLAG_22[31..0]           - (RO) DBG_FLAG_22

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_ADDR                WF_TOP_CFG_DBG_FLAG_22_ADDR
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_MASK                0xFFFFFFFFu                // DBG_FLAG_22[31..0]
#define WF_TOP_CFG_DBG_FLAG_22_DBG_FLAG_22_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_23 (0x80020000 + 0x85Cu)---

    DBG_FLAG_23[31..0]           - (RO) DBG_FLAG_23

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_ADDR                WF_TOP_CFG_DBG_FLAG_23_ADDR
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_MASK                0xFFFFFFFFu                // DBG_FLAG_23[31..0]
#define WF_TOP_CFG_DBG_FLAG_23_DBG_FLAG_23_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_24 (0x80020000 + 0x860u)---

    DBG_FLAG_24[31..0]           - (RO) DBG_FLAG_24

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_ADDR                WF_TOP_CFG_DBG_FLAG_24_ADDR
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_MASK                0xFFFFFFFFu                // DBG_FLAG_24[31..0]
#define WF_TOP_CFG_DBG_FLAG_24_DBG_FLAG_24_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_25 (0x80020000 + 0x864u)---

    DBG_FLAG_25[31..0]           - (RO) DBG_FLAG_25

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_ADDR                WF_TOP_CFG_DBG_FLAG_25_ADDR
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_MASK                0xFFFFFFFFu                // DBG_FLAG_25[31..0]
#define WF_TOP_CFG_DBG_FLAG_25_DBG_FLAG_25_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_26 (0x80020000 + 0x868u)---

    DBG_FLAG_26[31..0]           - (RO) DBG_FLAG_26

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_ADDR                WF_TOP_CFG_DBG_FLAG_26_ADDR
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_MASK                0xFFFFFFFFu                // DBG_FLAG_26[31..0]
#define WF_TOP_CFG_DBG_FLAG_26_DBG_FLAG_26_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_27 (0x80020000 + 0x86Cu)---

    DBG_FLAG_27[31..0]           - (RO) DBG_FLAG_27

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_ADDR                WF_TOP_CFG_DBG_FLAG_27_ADDR
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_MASK                0xFFFFFFFFu                // DBG_FLAG_27[31..0]
#define WF_TOP_CFG_DBG_FLAG_27_DBG_FLAG_27_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_28 (0x80020000 + 0x870u)---

    DBG_FLAG_28[31..0]           - (RO) DBG_FLAG_28

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_ADDR                WF_TOP_CFG_DBG_FLAG_28_ADDR
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_MASK                0xFFFFFFFFu                // DBG_FLAG_28[31..0]
#define WF_TOP_CFG_DBG_FLAG_28_DBG_FLAG_28_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_29 (0x80020000 + 0x874u)---

    DBG_FLAG_29[31..0]           - (RO) DBG_FLAG_29

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_ADDR                WF_TOP_CFG_DBG_FLAG_29_ADDR
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_MASK                0xFFFFFFFFu                // DBG_FLAG_29[31..0]
#define WF_TOP_CFG_DBG_FLAG_29_DBG_FLAG_29_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_30 (0x80020000 + 0x878u)---

    DBG_FLAG_30[31..0]           - (RO) DBG_FLAG_30

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_ADDR                WF_TOP_CFG_DBG_FLAG_30_ADDR
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_MASK                0xFFFFFFFFu                // DBG_FLAG_30[31..0]
#define WF_TOP_CFG_DBG_FLAG_30_DBG_FLAG_30_SHFT                0u

/* =====================================================================================

  ---DBG_FLAG_31 (0x80020000 + 0x87Cu)---

    DBG_FLAG_31[31..0]           - (RO) DBG_FLAG_31

 =====================================================================================*/
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_ADDR                WF_TOP_CFG_DBG_FLAG_31_ADDR
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_MASK                0xFFFFFFFFu                // DBG_FLAG_31[31..0]
#define WF_TOP_CFG_DBG_FLAG_31_DBG_FLAG_31_SHFT                0u

/* =====================================================================================

  ---GALS_BUS_CTL (0x80020000 + 0x900u)---

    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7] - (RW)  xxx 
    WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9] - (RW)  xxx 
    RESERVED10[27..10]           - (RO) Reserved bits
    WFDMA2AP_GALS_ADDR_35TO32[31..28] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_MASK 0xF0000000u                // WFDMA2AP_GALS_ADDR_35TO32[31..28]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_ADDR_35TO32_SHFT 28u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_MASK 0x00000200u                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_SHFT 9u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_MASK 0x00000180u                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_SHFT 7u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_MASK 0x00000060u                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_SHFT 5u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_MASK 0x00000010u                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_SHFT 4u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_MASK 0x0000000Cu                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_SHFT 2u
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_ADDR WF_TOP_CFG_GALS_BUS_CTL_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_MASK 0x00000003u                // WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_GALS_BUS_CTL_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_RO_0 (0x80020000 + 0x904u)---

    RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0] - (RO)  xxx 
    RESERVED1[8..1]              - (RO) Reserved bits
    RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[9] - (RO)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_MASK 0x00000200u                // RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[9]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_SHFT 9u
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_0_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_MASK 0x00000001u                // RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_0_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_RO_1 (0x80020000 + 0x908u)---

    RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_1_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_1_RO_WF_TOP_MISC_OFF_WFDMA2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_RO_2 (0x80020000 + 0x90Cu)---

    RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_GALS_BUS_CTL_RO_2_ADDR
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_GALS_BUS_CTL_RO_2_RO_WF_TOP_MISC_OFF_WFDMA1_2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---WFDMA2AP_BIST_CTRL_0 (0x80020000 + 0x950u)---

    CR_WFDMA2AP_TX_BIST_EN[0]    - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WFDMA2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000u                // CR_WFDMA2AP_TX_BIST_ARBURST_EN[31..30]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARBURST_EN_SHFT 30u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000u                // CR_WFDMA2AP_TX_BIST_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARSIZE_EN_SHFT 28u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000u                // CR_WFDMA2AP_TX_BIST_ARADDR_EN[27..26]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARADDR_EN_SHFT 26u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_MASK 0x03000000u                // CR_WFDMA2AP_TX_BIST_ARLEN_EN[25..24]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARLEN_EN_SHFT 24u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_MASK 0x00C00000u                // CR_WFDMA2AP_TX_BIST_ARID_EN[23..22]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_ARID_EN_SHFT 22u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_MASK 0x00300000u                // CR_WFDMA2AP_TX_BIST_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWULTRA_EN_SHFT 20u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000u                // CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_MASK 0x00030000u                // CR_WFDMA2AP_TX_BIST_AWUSER_EN[17..16]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWUSER_EN_SHFT 16u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000u                // CR_WFDMA2AP_TX_BIST_AWPROT_EN[15..14]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWPROT_EN_SHFT 14u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000u                // CR_WFDMA2AP_TX_BIST_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWCACHE_EN_SHFT 12u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00u                // CR_WFDMA2AP_TX_BIST_AWBURST_EN[11..10]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWBURST_EN_SHFT 10u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300u                // CR_WFDMA2AP_TX_BIST_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWSIZE_EN_SHFT 8u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0u                // CR_WFDMA2AP_TX_BIST_AWADDR_EN[7..6]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWADDR_EN_SHFT 6u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_MASK 0x00000030u                // CR_WFDMA2AP_TX_BIST_AWLEN_EN[5..4]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWLEN_EN_SHFT 4u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_MASK 0x0000000Cu                // CR_WFDMA2AP_TX_BIST_AWID_EN[3..2]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_AWID_EN_SHFT 2u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_MASK 0x00000001u                // CR_WFDMA2AP_TX_BIST_EN[0]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_0_CR_WFDMA2AP_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---WFDMA2AP_BIST_CTRL_1 (0x80020000 + 0x954u)---

    CR_WFDMA2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    CR_WFDMA2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WFDMA2AP_BIST_FAIL[20]       - (RO)  xxx 
    WFDMA2AP_BIST_DONE[21]       - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_MASK 0x00200000u                // WFDMA2AP_BIST_DONE[21]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_DONE_SHFT 21u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_MASK 0x00100000u                // WFDMA2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_WFDMA2AP_BIST_FAIL_SHFT 20u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_MASK 0x000C0000u                // CR_WFDMA2AP_TX_BIST_RRESP_EN[19..18]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RRESP_EN_SHFT 18u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_MASK 0x00030000u                // CR_WFDMA2AP_TX_BIST_RDATA_EN[17..16]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_RDATA_EN_SHFT 16u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_MASK 0x0000C000u                // CR_WFDMA2AP_TX_BIST_BRESP_EN[15..14]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_BRESP_EN_SHFT 14u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_MASK 0x00003000u                // CR_WFDMA2AP_TX_BIST_WSTRB_EN[13..12]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WSTRB_EN_SHFT 12u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_MASK 0x00000C00u                // CR_WFDMA2AP_TX_BIST_WDATA_EN[11..10]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_WDATA_EN_SHFT 10u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300u                // CR_WFDMA2AP_TX_BIST_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARULTRA_EN_SHFT 8u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0u                // CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_MASK 0x00000030u                // CR_WFDMA2AP_TX_BIST_ARUSER_EN[5..4]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARUSER_EN_SHFT 4u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_MASK 0x0000000Cu                // CR_WFDMA2AP_TX_BIST_ARPROT_EN[3..2]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARPROT_EN_SHFT 2u
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_ADDR WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003u                // CR_WFDMA2AP_TX_BIST_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WFDMA2AP_BIST_CTRL_1_CR_WFDMA2AP_TX_BIST_ARCACHE_EN_SHFT 0u

/* =====================================================================================

  ---WFDMA1_2AP_BIST_CTRL_0 (0x80020000 + 0x958u)---

    CR_WFDMA1_2AP_TX_BIST_EN[0]  - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WFDMA1_2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000u                // CR_WFDMA1_2AP_TX_BIST_ARBURST_EN[31..30]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARBURST_EN_SHFT 30u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000u                // CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARSIZE_EN_SHFT 28u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000u                // CR_WFDMA1_2AP_TX_BIST_ARADDR_EN[27..26]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARADDR_EN_SHFT 26u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_MASK 0x03000000u                // CR_WFDMA1_2AP_TX_BIST_ARLEN_EN[25..24]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARLEN_EN_SHFT 24u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_MASK 0x00C00000u                // CR_WFDMA1_2AP_TX_BIST_ARID_EN[23..22]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_ARID_EN_SHFT 22u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_MASK 0x00300000u                // CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWULTRA_EN_SHFT 20u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000u                // CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_MASK 0x00030000u                // CR_WFDMA1_2AP_TX_BIST_AWUSER_EN[17..16]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWUSER_EN_SHFT 16u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000u                // CR_WFDMA1_2AP_TX_BIST_AWPROT_EN[15..14]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWPROT_EN_SHFT 14u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000u                // CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWCACHE_EN_SHFT 12u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00u                // CR_WFDMA1_2AP_TX_BIST_AWBURST_EN[11..10]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWBURST_EN_SHFT 10u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300u                // CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWSIZE_EN_SHFT 8u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0u                // CR_WFDMA1_2AP_TX_BIST_AWADDR_EN[7..6]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWADDR_EN_SHFT 6u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_MASK 0x00000030u                // CR_WFDMA1_2AP_TX_BIST_AWLEN_EN[5..4]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWLEN_EN_SHFT 4u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_MASK 0x0000000Cu                // CR_WFDMA1_2AP_TX_BIST_AWID_EN[3..2]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_AWID_EN_SHFT 2u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_MASK 0x00000001u                // CR_WFDMA1_2AP_TX_BIST_EN[0]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_0_CR_WFDMA1_2AP_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---WFDMA1_2AP_BIST_CTRL_1 (0x80020000 + 0x95Cu)---

    CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    CR_WFDMA1_2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WFDMA1_2AP_BIST_FAIL[20]     - (RO)  xxx 
    WFDMA1_2AP_BIST_DONE[21]     - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_MASK 0x00200000u                // WFDMA1_2AP_BIST_DONE[21]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_DONE_SHFT 21u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_MASK 0x00100000u                // WFDMA1_2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_WFDMA1_2AP_BIST_FAIL_SHFT 20u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_MASK 0x000C0000u                // CR_WFDMA1_2AP_TX_BIST_RRESP_EN[19..18]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RRESP_EN_SHFT 18u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_MASK 0x00030000u                // CR_WFDMA1_2AP_TX_BIST_RDATA_EN[17..16]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_RDATA_EN_SHFT 16u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_MASK 0x0000C000u                // CR_WFDMA1_2AP_TX_BIST_BRESP_EN[15..14]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_BRESP_EN_SHFT 14u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_MASK 0x00003000u                // CR_WFDMA1_2AP_TX_BIST_WSTRB_EN[13..12]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WSTRB_EN_SHFT 12u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_MASK 0x00000C00u                // CR_WFDMA1_2AP_TX_BIST_WDATA_EN[11..10]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_WDATA_EN_SHFT 10u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300u                // CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARULTRA_EN_SHFT 8u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0u                // CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_MASK 0x00000030u                // CR_WFDMA1_2AP_TX_BIST_ARUSER_EN[5..4]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARUSER_EN_SHFT 4u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_MASK 0x0000000Cu                // CR_WFDMA1_2AP_TX_BIST_ARPROT_EN[3..2]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARPROT_EN_SHFT 2u
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_ADDR WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003u                // CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WFDMA1_2AP_BIST_CTRL_1_CR_WFDMA1_2AP_TX_BIST_ARCACHE_EN_SHFT 0u

/* =====================================================================================

  ---WF2AP_BIST_CTRL_0 (0x80020000 + 0x960u)---

    CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN[0] - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN[5..4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN[7..6] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN[11..10] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN[15..14] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN[17..16] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN[23..22] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN[25..24] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN[27..26] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_MASK 0xC0000000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN[31..30]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARBURST_EN_SHFT 30u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_MASK 0x30000000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN[29..28]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARSIZE_EN_SHFT 28u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_MASK 0x0C000000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN[27..26]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARADDR_EN_SHFT 26u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_MASK 0x03000000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN[25..24]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARLEN_EN_SHFT 24u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_MASK 0x00C00000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN[23..22]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARID_EN_SHFT 22u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_MASK 0x00300000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN[21..20]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWULTRA_EN_SHFT 20u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_MASK 0x000C0000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWDOMAIN_APC_EN_SHFT 18u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_MASK 0x00030000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN[17..16]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWUSER_EN_SHFT 16u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_MASK 0x0000C000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN[15..14]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWPROT_EN_SHFT 14u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_MASK 0x00003000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN[13..12]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWCACHE_EN_SHFT 12u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_MASK 0x00000C00u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN[11..10]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWBURST_EN_SHFT 10u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_MASK 0x00000300u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN[9..8]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWSIZE_EN_SHFT 8u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_MASK 0x000000C0u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN[7..6]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWADDR_EN_SHFT 6u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_MASK 0x00000030u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN[5..4]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWLEN_EN_SHFT 4u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_MASK 0x0000000Cu                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN[3..2]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_AWID_EN_SHFT 2u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_0_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_MASK 0x00000001u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN[0]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_0_CR_WF_TOP_MISC_OFF_WF2AP_BIST_EN_SHFT 0u

/* =====================================================================================

  ---WF2AP_BIST_CTRL_1 (0x80020000 + 0x964u)---

    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN[5..4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN[11..10] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN[13..12] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN[15..14] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN[17..16] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN[19..18] - (RW)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL[20] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE[21] - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_MASK 0x00200000u                // RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE[21]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_DONE_SHFT 21u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_MASK 0x00100000u                // RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL[20]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_RO_WF_TOP_MISC_OFF_WF2AP_BIST_FAIL_SHFT 20u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_MASK 0x000C0000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN[19..18]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RRESP_EN_SHFT 18u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_MASK 0x00030000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN[17..16]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_RDATA_EN_SHFT 16u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_MASK 0x0000C000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN[15..14]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_BRESP_EN_SHFT 14u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_MASK 0x00003000u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN[13..12]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WSTRB_EN_SHFT 12u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_MASK 0x00000C00u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN[11..10]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_WDATA_EN_SHFT 10u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_MASK 0x00000300u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN[9..8]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARULTRA_EN_SHFT 8u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_MASK 0x000000C0u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARDOMAIN_APC_EN_SHFT 6u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_MASK 0x00000030u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN[5..4]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARUSER_EN_SHFT 4u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_MASK 0x0000000Cu                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN[3..2]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARPROT_EN_SHFT 2u
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_ADDR WF_TOP_CFG_WF2AP_BIST_CTRL_1_ADDR
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_MASK 0x00000003u                // CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN[1..0]
#define WF_TOP_CFG_WF2AP_BIST_CTRL_1_CR_WF_TOP_MISC_OFF_WF2AP_BIST_REG_ARCACHE_EN_SHFT 0u

/* =====================================================================================

  ---WF2AP_GALS_CTRL (0x80020000 + 0x968u)---

    CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE[1..0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE[3..2] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL[4] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_MASK 0x00000180u                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_MST_SYNC_SEL_SHFT 7u
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_MASK 0x00000060u                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SLV_SYNC_SEL_SHFT 5u
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_MASK 0x00000010u                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL[4]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_SAMPLE_SEL_SHFT 4u
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_MASK 0x0000000Cu                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_AWFLUSH_THRE_SHFT 2u
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_GALS_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_MASK 0x00000003u                // CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_WF2AP_GALS_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_GALS_IN_ARFLUSH_THRE_SHFT 0u

/* =====================================================================================

  ---WF2AP_GALS_DBG (0x80020000 + 0x96Cu)---

    RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_ADDR WF_TOP_CFG_WF2AP_GALS_DBG_ADDR
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_CFG_WF2AP_GALS_DBG_RO_WF_TOP_MISC_OFF_WF2AP_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---WF_MCUSYS2AP_SLPPROT_0 (0x80020000 + 0x970u)---

    CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN[0] - (RW)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID[10..1] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN[14..11] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD[15] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR[16] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT[17] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC[18] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE[19] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED[20] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE[21] - (RO)  xxx 
    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1[25..22] - (RO)  xxx 
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_MASK 0x03C00000u                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1[25..22]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_1_SHFT 22u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_MASK 0x00200000u                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE[21]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_SHFT 21u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_MASK 0x00100000u                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED[20]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_CLOCK_GATED_SHFT 20u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_MASK 0x00080000u                // RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE[19]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_PROTECT_IDLE_SHFT 19u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_MASK 0x00040000u                // RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC[18]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_AXI_IDLE_ASYNC_SHFT 18u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_MASK 0x00020000u                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT[17]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_SLPPROT_SHFT 17u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_MASK 0x00010000u                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR[16]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_WR_SHFT 16u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_MASK 0x00008000u                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD[15]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_RD_SHFT 15u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN[14..11]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_DOMAIN_SHFT 11u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_MASK 0x000007FEu                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID[10..1]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ID_SHFT 1u
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_MASK 0x00000001u                // CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN[0]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_0_CR_WF_MCUSYS2AP_SLPPROTECT_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---WF_MCUSYS2AP_SLPPROT_1 (0x80020000 + 0x974u)---

    RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_ADDR WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0[31..0]
#define WF_TOP_CFG_WF_MCUSYS2AP_SLPPROT_1_RO_WF_MCUSYS2AP_SLPPROTECT_VIO_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WF_MCUSYS2AP_FREQ_BRIDGE (0x80020000 + 0x978u)---

    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE[1..0] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE[3..2] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL[4] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_MASK 0x00000180u                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL[8..7]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_MST_SYNC_SEL_SHFT 7u
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_MASK 0x00000060u                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL[6..5]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SLV_SYNC_SEL_SHFT 5u
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_MASK 0x00000010u                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL[4]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_SAMPLE_SEL_SHFT 4u
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_MASK 0x0000000Cu                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE[3..2]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_AWFLUSH_THRE_SHFT 2u
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_ADDR
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_MASK 0x00000003u                // CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE[1..0]
#define WF_TOP_CFG_WF_MCUSYS2AP_FREQ_BRIDGE_CR_WF_MCUSYS2AP_CBIP_AXI_FREQ_BRIDGE_ARFLUSH_THRE_SHFT 0u

/* =====================================================================================

  ---WF2AP_ARB_CTRL (0x80020000 + 0x97Cu)---

    CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN[0] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON[1] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE[2] - (RW)  xxx 
    RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE[3] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED[4] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY[5] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY[6] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG[7] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ[8] - (RO)  xxx 
    RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ[9] - (RO)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_MASK 0x00000200u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ[9]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_BIRQ_SHFT 9u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_MASK 0x00000100u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ[8]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_ERRMID_SET_RIRQ_SHFT 8u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_MASK 0x00000080u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG[7]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_LOCK_ERROR_FLAG_SHFT 7u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_MASK 0x00000040u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY[6]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_W_BUSY_SHFT 6u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_MASK 0x00000020u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY[5]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_R_BUSY_SHFT 5u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_MASK 0x00000010u                // RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED[4]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_CTRL_UPDATED_SHFT 4u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_MASK 0x00000008u                // RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE[3]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_RO_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_IDLE_SHFT 3u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_MASK 0x00000004u                // CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE[2]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_WF2AP_AXI_ARBITER_CG_DISABLE_SHFT 2u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_MASK 0x00000002u                // CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON[1]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_QOS_ON_SHFT 1u
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_ADDR WF_TOP_CFG_WF2AP_ARB_CTRL_ADDR
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_MASK 0x00000001u                // CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN[0]
#define WF_TOP_CFG_WF2AP_ARB_CTRL_CR_WF_TOP_MISC_OFF_U_WF2AP_MI_CABGEN_OUTSTANDING_EXTEND_EN_SHFT 0u

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_0 (0x80020000 + 0x980u)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_CLEAR[20] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[21] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[22] - (RW)  xxx 
    CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[23] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE[25..24] - (RW)  xxx 
    CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE[27..26] - (RW)  xxx 
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_MASK 0x0C000000u                // CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE[27..26]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_AWFLUSH_THRE_SHFT 26u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_MASK 0x03000000u                // CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE[25..24]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF_TOP_MISC_OFF_WF2AP_ARFLUSH_THRE_SHFT 24u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MASK 0x00800000u                // CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[23]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_SHFT 23u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_MASK 0x00400000u                // CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[22]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_SHFT 22u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_MASK 0x00200000u                // CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[21]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_SHFT 21u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_MASK 0x00100000u                // CR_WF2AP_BUS_ACCESS_DETECT_CLEAR[20]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CLEAR_SHFT 20u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_MASK 0x000FFFFFu                // CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_0_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_SHFT 0u

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_1 (0x80020000 + 0x984u)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0] - (RW)  xxx 
    RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT[20] - (RO)  xxx 
    RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG[21] - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_MASK 0x00200000u                // RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG[21]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_BRIDGE_IDLE_M_REG_SHFT 21u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_MASK 0x00100000u                // RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT[20]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_RO_WF2AP_BUS_ACCESS_DETECT_TIME_OUT_SHFT 20u
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_MASK 0x000FFFFFu                // CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_1_CR_WF2AP_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_2 (0x80020000 + 0x988u)---

    RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_MASK 0xFFFFFFFFu                // RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0[31..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_2_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_0_SHFT 0u

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_3 (0x80020000 + 0x98Cu)---

    RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1[3..0] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_MASK 0x0000000Fu                // RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1[3..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_3_RO_WF2AP_BUS_ACCESS_DETECT_RO_DEBUG_MON_1_SHFT 0u

/* =====================================================================================

  ---WF2AP_BUS_ACCESS_DETECT_4 (0x80020000 + 0x990u)---

    CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL[7..0] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_ADDR WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_ADDR
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_MASK 0x000000FFu                // CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL[7..0]
#define WF_TOP_CFG_WF2AP_BUS_ACCESS_DETECT_4_CR_WF2AP_BUS_ACCESS_DETECT_CR_DEBUG_SEL_SHFT 0u

/* =====================================================================================

  ---APB_DECODER_CTL_0 (0x80020000 + 0xF00u)---

    cr_apb_decoder_way_en[15..0] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_ADDR WF_TOP_CFG_APB_DECODER_CTL_0_ADDR
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_MASK 0x0000FFFFu                // cr_apb_decoder_way_en[15..0]
#define WF_TOP_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_SHFT 0u

/* =====================================================================================

  ---APB_DECODER_STAT_0 (0x80020000 + 0xF04u)---

    ro_apb_decoder_err_paddr[15..0] - (RO)  xxx 
    ro_apb_decoder_ctrl_update[16] - (RO)  xxx 
    ro_apb_decoder_dec_err[17]   - (RO)  xxx 
    ro_apb_decoder_err_psecure_b[18] - (RO)  xxx 
    ro_apb_decoder_err_pwrite[19] - (RO)  xxx 
    ro_apb_decoder_idle[20]      - (RO)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_MASK 0x00100000u                // ro_apb_decoder_idle[20]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_SHFT 20u
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_MASK 0x00080000u                // ro_apb_decoder_err_pwrite[19]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_SHFT 19u
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_MASK 0x00040000u                // ro_apb_decoder_err_psecure_b[18]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_SHFT 18u
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_MASK 0x00020000u                // ro_apb_decoder_dec_err[17]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_SHFT 17u
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_MASK 0x00010000u                // ro_apb_decoder_ctrl_update[16]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_SHFT 16u
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_ADDR WF_TOP_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_MASK 0x0000FFFFu                // ro_apb_decoder_err_paddr[15..0]
#define WF_TOP_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_TOP_CFG_REGS_H__
