
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3563532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.230 ; gain = 241.801 ; free physical = 91620 ; free virtual = 202019
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.480; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.312; parent = 3039.234; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3113.199 ; gain = 315.770 ; free physical = 91563 ; free virtual = 201964
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.480; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.281; parent = 3113.203; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.012 ; gain = 333.582 ; free physical = 91566 ; free virtual = 201966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.480; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.094; parent = 3131.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.012 ; gain = 333.582 ; free physical = 91566 ; free virtual = 201966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.480; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.094; parent = 3131.016; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.012 ; gain = 0.000 ; free physical = 91566 ; free virtual = 201966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.730 ; gain = 0.000 ; free physical = 91618 ; free virtual = 202018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3300.730 ; gain = 0.000 ; free physical = 91618 ; free virtual = 202018
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 91667 ; free virtual = 202068
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.786; parent = 2384.629; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 91665 ; free virtual = 202065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.786; parent = 2384.629; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 91672 ; free virtual = 202073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.786; parent = 2384.629; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 91682 ; free virtual = 202083
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.786; parent = 2384.629; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 74    
+---Registers : 
	               20 Bit    Registers := 77    
	               13 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3301.754 ; gain = 504.324 ; free physical = 91959 ; free virtual = 202368
Synthesis current peak Physical Memory [PSS] (MB): peak = 2829.481; parent = 2575.355; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4274.836; parent = 3301.758; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 3701.160 ; gain = 903.730 ; free physical = 91454 ; free virtual = 201864
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.780; parent = 2984.656; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.242; parent = 3701.164; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3716.160 ; gain = 918.730 ; free physical = 91440 ; free virtual = 201850
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.968; parent = 2998.844; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.242; parent = 3716.164; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91058 ; free virtual = 201468
Synthesis current peak Physical Memory [PSS] (MB): peak = 3264.978; parent = 3010.852; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91087 ; free virtual = 201497
Synthesis current peak Physical Memory [PSS] (MB): peak = 3265.747; parent = 3011.621; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91087 ; free virtual = 201497
Synthesis current peak Physical Memory [PSS] (MB): peak = 3265.778; parent = 3011.652; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91102 ; free virtual = 201511
Synthesis current peak Physical Memory [PSS] (MB): peak = 3266.274; parent = 3012.148; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91102 ; free virtual = 201511
Synthesis current peak Physical Memory [PSS] (MB): peak = 3266.337; parent = 3012.211; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91102 ; free virtual = 201511
Synthesis current peak Physical Memory [PSS] (MB): peak = 3266.981; parent = 3012.855; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91102 ; free virtual = 201511
Synthesis current peak Physical Memory [PSS] (MB): peak = 3266.997; parent = 3012.871; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   607|
|3     |LUT1   |   300|
|4     |LUT2   |  2904|
|5     |LUT3   |   450|
|6     |LUT4   |  1350|
|7     |LUT5   |  1875|
|8     |LUT6   |  3150|
|9     |FDRE   |  2152|
|10    |IBUF   |  1803|
|11    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4065.191 ; gain = 1267.762 ; free physical = 91103 ; free virtual = 201512
Synthesis current peak Physical Memory [PSS] (MB): peak = 3267.013; parent = 3012.887; children = 254.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5038.273; parent = 4065.195; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4065.191 ; gain = 1098.043 ; free physical = 91139 ; free virtual = 201549
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4065.199 ; gain = 1267.762 ; free physical = 91139 ; free virtual = 201548
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4065.199 ; gain = 0.000 ; free physical = 91264 ; free virtual = 201674
INFO: [Netlist 29-17] Analyzing 2411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4089.203 ; gain = 0.000 ; free physical = 91275 ; free virtual = 201685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1803 instances

Synth Design complete, checksum: f52d2749
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 4089.203 ; gain = 2384.594 ; free physical = 91440 ; free virtual = 201849
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4600.395 ; gain = 511.191 ; free physical = 90986 ; free virtual = 201396
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:14:41 2025...
