// Seed: 1714558888
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri1 id_13
);
endmodule
module module_1 #(
    parameter id_10 = 32'd25,
    parameter id_2  = 32'd33
) (
    output supply1 id_0,
    input wire id_1,
    input wor _id_2
    , id_13,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7#(.id_14(1)),
    input wire id_8,
    output logic id_9,
    input tri _id_10,
    input wire id_11
);
  parameter id_15 = "";
  parameter id_16 = id_15;
  always @(*) id_9 <= id_6;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_7,
      id_3,
      id_8,
      id_6,
      id_5,
      id_11,
      id_3,
      id_11,
      id_11,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire [id_2 : id_10] id_17;
endmodule
