\hypertarget{utils_2cmsis_2samd20_2include_2component_2tc_8h_source}{}\doxysection{tc.\+h}
\label{utils_2cmsis_2samd20_2include_2component_2tc_8h_source}\index{src/ASF/sam0/utils/cmsis/samd20/include/component/tc.h@{src/ASF/sam0/utils/cmsis/samd20/include/component/tc.h}}
\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2tc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{comment}{/*}}
\DoxyCodeLine{34 \textcolor{comment}{ * Support and FAQ: visit <a href="{}https://www.microchip.com/support/"{}>Microchip Support</a>}}
\DoxyCodeLine{35 \textcolor{comment}{ */}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifndef \_SAMD20\_TC\_COMPONENT\_}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define \_SAMD20\_TC\_COMPONENT\_}}
\DoxyCodeLine{39 }
\DoxyCodeLine{40 \textcolor{comment}{/* ========================================================================== */}}
\DoxyCodeLine{42 \textcolor{comment}{/* ========================================================================== */}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define TC\_U2212}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define REV\_TC                      0x112}}
\DoxyCodeLine{48 }
\DoxyCodeLine{49 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CTRLA : (TC Offset: 0x00) (R/W 16) Control A -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{51 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{52   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{53     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_adc290e93754735ae1582285fd4464982}{SWRST}}:1;          }
\DoxyCodeLine{54     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_a290b973f87eaf32412590382469c5e97}{ENABLE}}:1;         }
\DoxyCodeLine{55     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_a7f9a53777a67f6b52704608901bc04dc}{MODE}}:2;           }
\DoxyCodeLine{56     uint16\_t :1;               }
\DoxyCodeLine{57     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_affd74d319971b3ce2f4d2d9ac6e409f7}{WAVEGEN}}:2;        }
\DoxyCodeLine{58     uint16\_t :1;               }
\DoxyCodeLine{59     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_a2282f17f4bc4964452e20adcc9de68ea}{PRESCALER}}:3;      }
\DoxyCodeLine{60     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_a4d6c1415fb153521b92d277fb8dcf722}{RUNSTDBY}}:1;       }
\DoxyCodeLine{61     uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_ae93bb1dd908baa7932716f99b8c16b89}{PRESCSYNC}}:2;      }
\DoxyCodeLine{62     uint16\_t :2;               }
\DoxyCodeLine{63   \} bit;                       }
\DoxyCodeLine{64   uint16\_t \mbox{\hyperlink{union_t_c___c_t_r_l_a___type_ab219a42693250fba0ca835edb211ec6c}{reg}};                }
\DoxyCodeLine{65 \} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\_CTRLA\_Type}};}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{67 }
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define TC\_CTRLA\_OFFSET             0x00         }}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define TC\_CTRLA\_RESETVALUE         0x0000ul     }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define TC\_CTRLA\_SWRST\_Pos          0            }}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define TC\_CTRLA\_SWRST              (0x1ul << TC\_CTRLA\_SWRST\_Pos)}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define TC\_CTRLA\_ENABLE\_Pos         1            }}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define TC\_CTRLA\_ENABLE             (0x1ul << TC\_CTRLA\_ENABLE\_Pos)}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE\_Pos           2            }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE\_Msk           (0x3ul << TC\_CTRLA\_MODE\_Pos)}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE(value)        ((TC\_CTRLA\_MODE\_Msk \& ((value) << TC\_CTRLA\_MODE\_Pos)))}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define   TC\_CTRLA\_MODE\_COUNT16\_Val       0x0ul  }}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define   TC\_CTRLA\_MODE\_COUNT8\_Val        0x1ul  }}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define   TC\_CTRLA\_MODE\_COUNT32\_Val       0x2ul  }}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE\_COUNT16       (TC\_CTRLA\_MODE\_COUNT16\_Val     << TC\_CTRLA\_MODE\_Pos)}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE\_COUNT8        (TC\_CTRLA\_MODE\_COUNT8\_Val      << TC\_CTRLA\_MODE\_Pos)}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define TC\_CTRLA\_MODE\_COUNT32       (TC\_CTRLA\_MODE\_COUNT32\_Val     << TC\_CTRLA\_MODE\_Pos)}}
\DoxyCodeLine{84 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_Pos        5            }}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_Msk        (0x3ul << TC\_CTRLA\_WAVEGEN\_Pos)}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN(value)     ((TC\_CTRLA\_WAVEGEN\_Msk \& ((value) << TC\_CTRLA\_WAVEGEN\_Pos)))}}
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define   TC\_CTRLA\_WAVEGEN\_NFRQ\_Val       0x0ul  }}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define   TC\_CTRLA\_WAVEGEN\_MFRQ\_Val       0x1ul  }}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define   TC\_CTRLA\_WAVEGEN\_NPWM\_Val       0x2ul  }}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define   TC\_CTRLA\_WAVEGEN\_MPWM\_Val       0x3ul  }}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_NFRQ       (TC\_CTRLA\_WAVEGEN\_NFRQ\_Val     << TC\_CTRLA\_WAVEGEN\_Pos)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_MFRQ       (TC\_CTRLA\_WAVEGEN\_MFRQ\_Val     << TC\_CTRLA\_WAVEGEN\_Pos)}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_NPWM       (TC\_CTRLA\_WAVEGEN\_NPWM\_Val     << TC\_CTRLA\_WAVEGEN\_Pos)}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define TC\_CTRLA\_WAVEGEN\_MPWM       (TC\_CTRLA\_WAVEGEN\_MPWM\_Val     << TC\_CTRLA\_WAVEGEN\_Pos)}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_Pos      8            }}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_Msk      (0x7ul << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER(value)   ((TC\_CTRLA\_PRESCALER\_Msk \& ((value) << TC\_CTRLA\_PRESCALER\_Pos)))}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV1\_Val     0x0ul  }}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV2\_Val     0x1ul  }}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV4\_Val     0x2ul  }}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV8\_Val     0x3ul  }}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV16\_Val    0x4ul  }}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV64\_Val    0x5ul  }}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV256\_Val   0x6ul  }}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCALER\_DIV1024\_Val  0x7ul  }}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV1     (TC\_CTRLA\_PRESCALER\_DIV1\_Val   << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV2     (TC\_CTRLA\_PRESCALER\_DIV2\_Val   << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV4     (TC\_CTRLA\_PRESCALER\_DIV4\_Val   << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV8     (TC\_CTRLA\_PRESCALER\_DIV8\_Val   << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV16    (TC\_CTRLA\_PRESCALER\_DIV16\_Val  << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV64    (TC\_CTRLA\_PRESCALER\_DIV64\_Val  << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV256   (TC\_CTRLA\_PRESCALER\_DIV256\_Val << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCALER\_DIV1024  (TC\_CTRLA\_PRESCALER\_DIV1024\_Val << TC\_CTRLA\_PRESCALER\_Pos)}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define TC\_CTRLA\_RUNSTDBY\_Pos       11           }}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define TC\_CTRLA\_RUNSTDBY           (0x1ul << TC\_CTRLA\_RUNSTDBY\_Pos)}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC\_Pos      12           }}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC\_Msk      (0x3ul << TC\_CTRLA\_PRESCSYNC\_Pos)}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC(value)   ((TC\_CTRLA\_PRESCSYNC\_Msk \& ((value) << TC\_CTRLA\_PRESCSYNC\_Pos)))}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCSYNC\_GCLK\_Val     0x0ul  }}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCSYNC\_PRESC\_Val    0x1ul  }}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define   TC\_CTRLA\_PRESCSYNC\_RESYNC\_Val   0x2ul  }}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC\_GCLK     (TC\_CTRLA\_PRESCSYNC\_GCLK\_Val   << TC\_CTRLA\_PRESCSYNC\_Pos)}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC\_PRESC    (TC\_CTRLA\_PRESCSYNC\_PRESC\_Val  << TC\_CTRLA\_PRESCSYNC\_Pos)}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define TC\_CTRLA\_PRESCSYNC\_RESYNC   (TC\_CTRLA\_PRESCSYNC\_RESYNC\_Val << TC\_CTRLA\_PRESCSYNC\_Pos)}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define TC\_CTRLA\_MASK               0x3F6Ful     }}
\DoxyCodeLine{127 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_READREQ : (TC Offset: 0x02) (R/W 16) Read Request -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{129 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{130   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{131     uint16\_t \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type_a79a8c2243b7e39ea71f011b48839649e}{ADDR}}:5;           }
\DoxyCodeLine{132     uint16\_t :9;               }
\DoxyCodeLine{133     uint16\_t \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type_a313c71862f1aaeca0fb7fb9e50b891c8}{RCONT}}:1;          }
\DoxyCodeLine{134     uint16\_t \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type_a608133b0184d4d9765df0f1f3d73df25}{RREQ}}:1;           }
\DoxyCodeLine{135   \} bit;                       }
\DoxyCodeLine{136   uint16\_t \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type_a1f19592713c43b829c48c047183b6901}{reg}};                }
\DoxyCodeLine{137 \} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\_READREQ\_Type}};}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define TC\_READREQ\_OFFSET           0x02         }}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define TC\_READREQ\_RESETVALUE       0x0000ul     }}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define TC\_READREQ\_ADDR\_Pos         0            }}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define TC\_READREQ\_ADDR\_Msk         (0x1Ful << TC\_READREQ\_ADDR\_Pos)}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define TC\_READREQ\_ADDR(value)      ((TC\_READREQ\_ADDR\_Msk \& ((value) << TC\_READREQ\_ADDR\_Pos)))}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define TC\_READREQ\_RCONT\_Pos        14           }}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define TC\_READREQ\_RCONT            (0x1ul << TC\_READREQ\_RCONT\_Pos)}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define TC\_READREQ\_RREQ\_Pos         15           }}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define TC\_READREQ\_RREQ             (0x1ul << TC\_READREQ\_RREQ\_Pos)}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define TC\_READREQ\_MASK             0xC01Ful     }}
\DoxyCodeLine{152 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CTRLBCLR : (TC Offset: 0x04) (R/W  8) Control B Clear -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{154 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{155   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{156     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type_a8b116a4858a27e73478550fb9fcc14c7}{DIR}}:1;            }
\DoxyCodeLine{157     uint8\_t  :1;               }
\DoxyCodeLine{158     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type_a227a85331b3ed31175c79634af8a645c}{ONESHOT}}:1;        }
\DoxyCodeLine{159     uint8\_t  :3;               }
\DoxyCodeLine{160     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type_ac3b17554791f8515951ea3ab36f25acf}{CMD}}:2;            }
\DoxyCodeLine{161   \} bit;                       }
\DoxyCodeLine{162   uint8\_t \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type_a645674dc9832bb982044a5d99e5e3463}{reg}};                 }
\DoxyCodeLine{163 \} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\_CTRLBCLR\_Type}};}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{165 }
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_OFFSET          0x04         }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_RESETVALUE      0x02ul       }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_DIR\_Pos         0            }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_DIR             (0x1ul << TC\_CTRLBCLR\_DIR\_Pos)}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_ONESHOT\_Pos     2            }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_ONESHOT         (0x1ul << TC\_CTRLBCLR\_ONESHOT\_Pos)}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD\_Pos         6            }}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD\_Msk         (0x3ul << TC\_CTRLBCLR\_CMD\_Pos)}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD(value)      ((TC\_CTRLBCLR\_CMD\_Msk \& ((value) << TC\_CTRLBCLR\_CMD\_Pos)))}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define   TC\_CTRLBCLR\_CMD\_NONE\_Val        0x0ul  }}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define   TC\_CTRLBCLR\_CMD\_RETRIGGER\_Val   0x1ul  }}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define   TC\_CTRLBCLR\_CMD\_STOP\_Val        0x2ul  }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD\_NONE        (TC\_CTRLBCLR\_CMD\_NONE\_Val      << TC\_CTRLBCLR\_CMD\_Pos)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD\_RETRIGGER   (TC\_CTRLBCLR\_CMD\_RETRIGGER\_Val << TC\_CTRLBCLR\_CMD\_Pos)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_CMD\_STOP        (TC\_CTRLBCLR\_CMD\_STOP\_Val      << TC\_CTRLBCLR\_CMD\_Pos)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define TC\_CTRLBCLR\_MASK            0xC5ul       }}
\DoxyCodeLine{184 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CTRLBSET : (TC Offset: 0x05) (R/W  8) Control B Set -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{186 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{187   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{188     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type_ac1895f2b19f6424e3195706aed786127}{DIR}}:1;            }
\DoxyCodeLine{189     uint8\_t  :1;               }
\DoxyCodeLine{190     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type_afa8b0846594a1631caa23eea99e9ad58}{ONESHOT}}:1;        }
\DoxyCodeLine{191     uint8\_t  :3;               }
\DoxyCodeLine{192     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type_ab05ada8e1f0fe4954133e1e441d5971a}{CMD}}:2;            }
\DoxyCodeLine{193   \} bit;                       }
\DoxyCodeLine{194   uint8\_t \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type_a3c0feab4867aac3ce330c49384bec844}{reg}};                 }
\DoxyCodeLine{195 \} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\_CTRLBSET\_Type}};}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{197 }
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_OFFSET          0x05         }}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_RESETVALUE      0x00ul       }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_DIR\_Pos         0            }}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_DIR             (0x1ul << TC\_CTRLBSET\_DIR\_Pos)}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_ONESHOT\_Pos     2            }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_ONESHOT         (0x1ul << TC\_CTRLBSET\_ONESHOT\_Pos)}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD\_Pos         6            }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD\_Msk         (0x3ul << TC\_CTRLBSET\_CMD\_Pos)}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD(value)      ((TC\_CTRLBSET\_CMD\_Msk \& ((value) << TC\_CTRLBSET\_CMD\_Pos)))}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define   TC\_CTRLBSET\_CMD\_NONE\_Val        0x0ul  }}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define   TC\_CTRLBSET\_CMD\_RETRIGGER\_Val   0x1ul  }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define   TC\_CTRLBSET\_CMD\_STOP\_Val        0x2ul  }}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD\_NONE        (TC\_CTRLBSET\_CMD\_NONE\_Val      << TC\_CTRLBSET\_CMD\_Pos)}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD\_RETRIGGER   (TC\_CTRLBSET\_CMD\_RETRIGGER\_Val << TC\_CTRLBSET\_CMD\_Pos)}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_CMD\_STOP        (TC\_CTRLBSET\_CMD\_STOP\_Val      << TC\_CTRLBSET\_CMD\_Pos)}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define TC\_CTRLBSET\_MASK            0xC5ul       }}
\DoxyCodeLine{216 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CTRLC : (TC Offset: 0x06) (R/W  8) Control C -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{218 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{219   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{220     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_af9d6ef31fc99e0c7b6ec49d19904f6b1}{INVEN0}}:1;         }
\DoxyCodeLine{221     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_a154f48eb7fe512e6c78fcaf392c7ecfb}{INVEN1}}:1;         }
\DoxyCodeLine{222     uint8\_t  :2;               }
\DoxyCodeLine{223     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_a5dfd6b7dec074b7ee6e0fc70ede71597}{CPTEN0}}:1;         }
\DoxyCodeLine{224     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_a7d33cc81b8826e63db0efd0832804abb}{CPTEN1}}:1;         }
\DoxyCodeLine{225     uint8\_t  :2;               }
\DoxyCodeLine{226   \} bit;                       }
\DoxyCodeLine{227   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{228     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_a9f7d2a10cd4596fb4b137d1ff2190739}{INVEN}}:2;          }
\DoxyCodeLine{229     uint8\_t  :2;               }
\DoxyCodeLine{230     uint8\_t  \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_aa5db6cf8afe555bd547157e14393c3d1}{CPTEN}}:2;          }
\DoxyCodeLine{231     uint8\_t  :2;               }
\DoxyCodeLine{232   \} vec;                       }
\DoxyCodeLine{233   uint8\_t \mbox{\hyperlink{union_t_c___c_t_r_l_c___type_aead480b9edd3612fec71803d308e6b81}{reg}};                 }
\DoxyCodeLine{234 \} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\_CTRLC\_Type}};}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{236 }
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define TC\_CTRLC\_OFFSET             0x06         }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define TC\_CTRLC\_RESETVALUE         0x00ul       }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN0\_Pos         0            }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN0             (1 << TC\_CTRLC\_INVEN0\_Pos)}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN1\_Pos         1            }}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN1             (1 << TC\_CTRLC\_INVEN1\_Pos)}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN\_Pos          0            }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN\_Msk          (0x3ul << TC\_CTRLC\_INVEN\_Pos)}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define TC\_CTRLC\_INVEN(value)       ((TC\_CTRLC\_INVEN\_Msk \& ((value) << TC\_CTRLC\_INVEN\_Pos)))}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN0\_Pos         4            }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN0             (1 << TC\_CTRLC\_CPTEN0\_Pos)}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN1\_Pos         5            }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN1             (1 << TC\_CTRLC\_CPTEN1\_Pos)}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN\_Pos          4            }}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN\_Msk          (0x3ul << TC\_CTRLC\_CPTEN\_Pos)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define TC\_CTRLC\_CPTEN(value)       ((TC\_CTRLC\_CPTEN\_Msk \& ((value) << TC\_CTRLC\_CPTEN\_Pos)))}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define TC\_CTRLC\_MASK               0x33ul       }}
\DoxyCodeLine{256 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_DBGCTRL : (TC Offset: 0x08) (R/W  8) Debug Control -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{258 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{259   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{260     uint8\_t  \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type_a741a6e47a771855c19e8d111e10819e0}{DBGRUN}}:1;         }
\DoxyCodeLine{261     uint8\_t  :7;               }
\DoxyCodeLine{262   \} bit;                       }
\DoxyCodeLine{263   uint8\_t \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type_a33685118a13cbfa3bba515c0bfecd930}{reg}};                 }
\DoxyCodeLine{264 \} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\_DBGCTRL\_Type}};}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{266 }
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define TC\_DBGCTRL\_OFFSET           0x08         }}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define TC\_DBGCTRL\_RESETVALUE       0x00ul       }}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define TC\_DBGCTRL\_DBGRUN\_Pos       0            }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define TC\_DBGCTRL\_DBGRUN           (0x1ul << TC\_DBGCTRL\_DBGRUN\_Pos)}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define TC\_DBGCTRL\_MASK             0x01ul       }}
\DoxyCodeLine{274 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_EVCTRL : (TC Offset: 0x0A) (R/W 16) Event Control -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{276 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{277   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{278     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_aeedc52f1fe83f52454a2718e3137703c}{EVACT}}:3;          }
\DoxyCodeLine{279     uint16\_t :1;               }
\DoxyCodeLine{280     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_a5c6cc013a50cb7df2fa63e7d4d7abb93}{TCINV}}:1;          }
\DoxyCodeLine{281     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_ae660a52c531969ea3c68085c8657f6ba}{TCEI}}:1;           }
\DoxyCodeLine{282     uint16\_t :2;               }
\DoxyCodeLine{283     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_adc66c1bf5b5db84cf26f83f4d2ed0a9a}{OVFEO}}:1;          }
\DoxyCodeLine{284     uint16\_t :3;               }
\DoxyCodeLine{285     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_aa46366f771b15a087e965df07dd76a8c}{MCEO0}}:1;          }
\DoxyCodeLine{286     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_a8ec95d3e42528187b2b9da3f4db4857b}{MCEO1}}:1;          }
\DoxyCodeLine{287     uint16\_t :2;               }
\DoxyCodeLine{288   \} bit;                       }
\DoxyCodeLine{289   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{290     uint16\_t :12;              }
\DoxyCodeLine{291     uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_a8dcd433a01d6524d01444d6acfa50ebf}{MCEO}}:2;           }
\DoxyCodeLine{292     uint16\_t :2;               }
\DoxyCodeLine{293   \} vec;                       }
\DoxyCodeLine{294   uint16\_t \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type_a8e58d643205487e3a4cb8817a7ae269c}{reg}};                }
\DoxyCodeLine{295 \} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\_EVCTRL\_Type}};}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{297 }
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define TC\_EVCTRL\_OFFSET            0x0A         }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define TC\_EVCTRL\_RESETVALUE        0x0000ul     }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_Pos         0            }}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_Msk         (0x7ul << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT(value)      ((TC\_EVCTRL\_EVACT\_Msk \& ((value) << TC\_EVCTRL\_EVACT\_Pos)))}}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_OFF\_Val         0x0ul  }}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_RETRIGGER\_Val   0x1ul  }}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_COUNT\_Val       0x2ul  }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_START\_Val       0x3ul  }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_PPW\_Val         0x5ul  }}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define   TC\_EVCTRL\_EVACT\_PWP\_Val         0x6ul  }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_OFF         (TC\_EVCTRL\_EVACT\_OFF\_Val       << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_RETRIGGER   (TC\_EVCTRL\_EVACT\_RETRIGGER\_Val << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_COUNT       (TC\_EVCTRL\_EVACT\_COUNT\_Val     << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_START       (TC\_EVCTRL\_EVACT\_START\_Val     << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_PPW         (TC\_EVCTRL\_EVACT\_PPW\_Val       << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define TC\_EVCTRL\_EVACT\_PWP         (TC\_EVCTRL\_EVACT\_PWP\_Val       << TC\_EVCTRL\_EVACT\_Pos)}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define TC\_EVCTRL\_TCINV\_Pos         4            }}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define TC\_EVCTRL\_TCINV             (0x1ul << TC\_EVCTRL\_TCINV\_Pos)}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define TC\_EVCTRL\_TCEI\_Pos          5            }}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define TC\_EVCTRL\_TCEI              (0x1ul << TC\_EVCTRL\_TCEI\_Pos)}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define TC\_EVCTRL\_OVFEO\_Pos         8            }}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define TC\_EVCTRL\_OVFEO             (0x1ul << TC\_EVCTRL\_OVFEO\_Pos)}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO0\_Pos         12           }}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO0             (1 << TC\_EVCTRL\_MCEO0\_Pos)}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO1\_Pos         13           }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO1             (1 << TC\_EVCTRL\_MCEO1\_Pos)}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO\_Pos          12           }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO\_Msk          (0x3ul << TC\_EVCTRL\_MCEO\_Pos)}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MCEO(value)       ((TC\_EVCTRL\_MCEO\_Msk \& ((value) << TC\_EVCTRL\_MCEO\_Pos)))}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define TC\_EVCTRL\_MASK              0x3137ul     }}
\DoxyCodeLine{331 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_INTENCLR : (TC Offset: 0x0C) (R/W  8) Interrupt Enable Clear -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{333 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{334   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{335     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_a36ed1651a14e40fe5f59c1065376568f}{OVF}}:1;            }
\DoxyCodeLine{336     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_a148e8e22f910e7dd5eb79fad894b82fc}{ERR}}:1;            }
\DoxyCodeLine{337     uint8\_t  :1;               }
\DoxyCodeLine{338     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_a62da71919570cfd5ca1c83d369d0f4e3}{SYNCRDY}}:1;        }
\DoxyCodeLine{339     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_ac3bce0f18fdc48960b8cb9a59f43897d}{MC0}}:1;            }
\DoxyCodeLine{340     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_a4cef0975ae53be099c646b5cab414ce2}{MC1}}:1;            }
\DoxyCodeLine{341     uint8\_t  :2;               }
\DoxyCodeLine{342   \} bit;                       }
\DoxyCodeLine{343   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{344     uint8\_t  :4;               }
\DoxyCodeLine{345     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_a435e4cb22b1cfea875b81e1d060f9aeb}{MC}}:2;             }
\DoxyCodeLine{346     uint8\_t  :2;               }
\DoxyCodeLine{347   \} vec;                       }
\DoxyCodeLine{348   uint8\_t \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type_ac529ca8183247263a2855e1565b52c4a}{reg}};                 }
\DoxyCodeLine{349 \} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\_INTENCLR\_Type}};}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{351 }
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define TC\_INTENCLR\_OFFSET          0x0C         }}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define TC\_INTENCLR\_RESETVALUE      0x00ul       }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define TC\_INTENCLR\_OVF\_Pos         0            }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define TC\_INTENCLR\_OVF             (0x1ul << TC\_INTENCLR\_OVF\_Pos)}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define TC\_INTENCLR\_ERR\_Pos         1            }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define TC\_INTENCLR\_ERR             (0x1ul << TC\_INTENCLR\_ERR\_Pos)}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define TC\_INTENCLR\_SYNCRDY\_Pos     3            }}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define TC\_INTENCLR\_SYNCRDY         (0x1ul << TC\_INTENCLR\_SYNCRDY\_Pos)}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC0\_Pos         4            }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC0             (1 << TC\_INTENCLR\_MC0\_Pos)}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC1\_Pos         5            }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC1             (1 << TC\_INTENCLR\_MC1\_Pos)}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC\_Pos          4            }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC\_Msk          (0x3ul << TC\_INTENCLR\_MC\_Pos)}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MC(value)       ((TC\_INTENCLR\_MC\_Msk \& ((value) << TC\_INTENCLR\_MC\_Pos)))}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define TC\_INTENCLR\_MASK            0x3Bul       }}
\DoxyCodeLine{370 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_INTENSET : (TC Offset: 0x0D) (R/W  8) Interrupt Enable Set -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{372 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{373   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{374     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_a19793cb7c01e5346737b53a0de35c5e0}{OVF}}:1;            }
\DoxyCodeLine{375     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_a531329fa21263b19ec6bde128b402352}{ERR}}:1;            }
\DoxyCodeLine{376     uint8\_t  :1;               }
\DoxyCodeLine{377     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_a2f07e861c51a0ee7dead031c67cf4c7d}{SYNCRDY}}:1;        }
\DoxyCodeLine{378     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_a5d2f643da9ab8e4babbcf5b37e33d95e}{MC0}}:1;            }
\DoxyCodeLine{379     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_abdb3b3352fdac1174dd944a99c6faabe}{MC1}}:1;            }
\DoxyCodeLine{380     uint8\_t  :2;               }
\DoxyCodeLine{381   \} bit;                       }
\DoxyCodeLine{382   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{383     uint8\_t  :4;               }
\DoxyCodeLine{384     uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_a618f24b2152f836d265157facec84ce0}{MC}}:2;             }
\DoxyCodeLine{385     uint8\_t  :2;               }
\DoxyCodeLine{386   \} vec;                       }
\DoxyCodeLine{387   uint8\_t \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type_ac95eb830ca94729566ab7b5432e79618}{reg}};                 }
\DoxyCodeLine{388 \} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\_INTENSET\_Type}};}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{390 }
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define TC\_INTENSET\_OFFSET          0x0D         }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define TC\_INTENSET\_RESETVALUE      0x00ul       }}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define TC\_INTENSET\_OVF\_Pos         0            }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define TC\_INTENSET\_OVF             (0x1ul << TC\_INTENSET\_OVF\_Pos)}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define TC\_INTENSET\_ERR\_Pos         1            }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define TC\_INTENSET\_ERR             (0x1ul << TC\_INTENSET\_ERR\_Pos)}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define TC\_INTENSET\_SYNCRDY\_Pos     3            }}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define TC\_INTENSET\_SYNCRDY         (0x1ul << TC\_INTENSET\_SYNCRDY\_Pos)}}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC0\_Pos         4            }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC0             (1 << TC\_INTENSET\_MC0\_Pos)}}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC1\_Pos         5            }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC1             (1 << TC\_INTENSET\_MC1\_Pos)}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC\_Pos          4            }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC\_Msk          (0x3ul << TC\_INTENSET\_MC\_Pos)}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define TC\_INTENSET\_MC(value)       ((TC\_INTENSET\_MC\_Msk \& ((value) << TC\_INTENSET\_MC\_Pos)))}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define TC\_INTENSET\_MASK            0x3Bul       }}
\DoxyCodeLine{409 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_INTFLAG : (TC Offset: 0x0E) (R/W  8) Interrupt Flag Status and Clear -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{411 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{ \textcolor{comment}{// \_\_I to avoid read-\/modify-\/write on write-\/to-\/clear register}}
\DoxyCodeLine{412   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{413     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_a8bcae101b8827a92b11b396c36f7bddb}{OVF}}:1;        }
\DoxyCodeLine{414     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_acfd38365c9b3810eff73cde51e48ee0b}{ERR}}:1;        }
\DoxyCodeLine{415     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_aaa8daecb3de6c871dbd6dc3a86e1ccf2}{uint8\_t}}  :1;           }
\DoxyCodeLine{416     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_a2590fc5232867cc4127da91e3dc98ddc}{SYNCRDY}}:1;    }
\DoxyCodeLine{417     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_a3051c051d8c9a1841f93b398e15715de}{MC0}}:1;        }
\DoxyCodeLine{418     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_aa34d4b32afa47a0e539676998eeac8b2}{MC1}}:1;        }
\DoxyCodeLine{419     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  :2;           }
\DoxyCodeLine{420   \} bit;                       }
\DoxyCodeLine{421   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{422     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  :4;           }
\DoxyCodeLine{423     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_abcf0bb12daf3880c74765780d339fe1a}{MC}}:2;         }
\DoxyCodeLine{424     \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint8\_t  :2;           }
\DoxyCodeLine{425   \} vec;                       }
\DoxyCodeLine{426   uint8\_t \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type_a5c8c680f02f26116cec847c2d2cc4267}{reg}};                 }
\DoxyCodeLine{427 \} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\_INTFLAG\_Type}};}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{429 }
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define TC\_INTFLAG\_OFFSET           0x0E         }}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define TC\_INTFLAG\_RESETVALUE       0x00ul       }}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define TC\_INTFLAG\_OVF\_Pos          0            }}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define TC\_INTFLAG\_OVF              (0x1ul << TC\_INTFLAG\_OVF\_Pos)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define TC\_INTFLAG\_ERR\_Pos          1            }}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define TC\_INTFLAG\_ERR              (0x1ul << TC\_INTFLAG\_ERR\_Pos)}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define TC\_INTFLAG\_SYNCRDY\_Pos      3            }}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define TC\_INTFLAG\_SYNCRDY          (0x1ul << TC\_INTFLAG\_SYNCRDY\_Pos)}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC0\_Pos          4            }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC0              (1 << TC\_INTFLAG\_MC0\_Pos)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC1\_Pos          5            }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC1              (1 << TC\_INTFLAG\_MC1\_Pos)}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC\_Pos           4            }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC\_Msk           (0x3ul << TC\_INTFLAG\_MC\_Pos)}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MC(value)        ((TC\_INTFLAG\_MC\_Msk \& ((value) << TC\_INTFLAG\_MC\_Pos)))}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define TC\_INTFLAG\_MASK             0x3Bul       }}
\DoxyCodeLine{448 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_STATUS : (TC Offset: 0x0F) (R/   8) Status -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{450 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{451   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{452     uint8\_t  :3;               }
\DoxyCodeLine{453     uint8\_t  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type_a58e96b59811630a3c90645bb2d8cb27a}{STOP}}:1;           }
\DoxyCodeLine{454     uint8\_t  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type_ae933d752b0a91f2b2abb5f593b1e84ea}{SLAVE}}:1;          }
\DoxyCodeLine{455     uint8\_t  :2;               }
\DoxyCodeLine{456     uint8\_t  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type_a2aa7bda347af0c9ee32506738e9cf863}{SYNCBUSY}}:1;       }
\DoxyCodeLine{457   \} bit;                       }
\DoxyCodeLine{458   uint8\_t \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type_ae1436c1051f9ce4a9fd05d872f438366}{reg}};                 }
\DoxyCodeLine{459 \} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\_STATUS\_Type}};}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{461 }
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define TC\_STATUS\_OFFSET            0x0F         }}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define TC\_STATUS\_RESETVALUE        0x08ul       }}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define TC\_STATUS\_STOP\_Pos          3            }}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define TC\_STATUS\_STOP              (0x1ul << TC\_STATUS\_STOP\_Pos)}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define TC\_STATUS\_SLAVE\_Pos         4            }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define TC\_STATUS\_SLAVE             (0x1ul << TC\_STATUS\_SLAVE\_Pos)}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define TC\_STATUS\_SYNCBUSY\_Pos      7            }}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define TC\_STATUS\_SYNCBUSY          (0x1ul << TC\_STATUS\_SYNCBUSY\_Pos)}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define TC\_STATUS\_MASK              0x98ul       }}
\DoxyCodeLine{473 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT16\_COUNT : (TC Offset: 0x10) (R/W 16) COUNT16 COUNT16 Counter Value -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{475 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{476   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{477     uint16\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type_aaf8a9c8c8b3f8dbc70cdca21667ededc}{COUNT}}:16;         }
\DoxyCodeLine{478   \} bit;                       }
\DoxyCodeLine{479   uint16\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type_ac14f2ccbb1fb3a3bb58fdc02c52b6ec4}{reg}};                }
\DoxyCodeLine{480 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}{TC\_COUNT16\_COUNT\_Type}};}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{482 }
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_OFFSET     0x10         }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_RESETVALUE 0x0000ul     }}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_COUNT\_Pos  0            }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_COUNT\_Msk  (0xFFFFul << TC\_COUNT16\_COUNT\_COUNT\_Pos)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_COUNT(value) ((TC\_COUNT16\_COUNT\_COUNT\_Msk \& ((value) << TC\_COUNT16\_COUNT\_COUNT\_Pos)))}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define TC\_COUNT16\_COUNT\_MASK       0xFFFFul     }}
\DoxyCodeLine{491 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT32\_COUNT : (TC Offset: 0x10) (R/W 32) COUNT32 COUNT32 Counter Value -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{493 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{494   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{495     uint32\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type_a5ad01aaa47460a80d2a8c8f1fff87537}{COUNT}}:32;         }
\DoxyCodeLine{496   \} bit;                       }
\DoxyCodeLine{497   uint32\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type_a7941544fc02115ad89a4f0ef2b815ffb}{reg}};                }
\DoxyCodeLine{498 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{TC\_COUNT32\_COUNT\_Type}};}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{500 }
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_OFFSET     0x10         }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_RESETVALUE 0x00000000ul }}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_COUNT\_Pos  0            }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_COUNT\_Msk  (0xFFFFFFFFul << TC\_COUNT32\_COUNT\_COUNT\_Pos)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_COUNT(value) ((TC\_COUNT32\_COUNT\_COUNT\_Msk \& ((value) << TC\_COUNT32\_COUNT\_COUNT\_Pos)))}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define TC\_COUNT32\_COUNT\_MASK       0xFFFFFFFFul }}
\DoxyCodeLine{509 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT8\_COUNT : (TC Offset: 0x10) (R/W  8) COUNT8 COUNT8 Counter Value -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{511 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{512   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{513     uint8\_t  \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type_a9fea17761d4bb72c7282cb1eab77bfe7}{COUNT}}:8;          }
\DoxyCodeLine{514   \} bit;                       }
\DoxyCodeLine{515   uint8\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type_ace24ee80e11494af6244167a9218613a}{reg}};                 }
\DoxyCodeLine{516 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}{TC\_COUNT8\_COUNT\_Type}};}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{518 }
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_OFFSET      0x10         }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_RESETVALUE  0x00ul       }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_COUNT\_Pos   0            }}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_COUNT\_Msk   (0xFFul << TC\_COUNT8\_COUNT\_COUNT\_Pos)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_COUNT(value) ((TC\_COUNT8\_COUNT\_COUNT\_Msk \& ((value) << TC\_COUNT8\_COUNT\_COUNT\_Pos)))}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define TC\_COUNT8\_COUNT\_MASK        0xFFul       }}
\DoxyCodeLine{527 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT8\_PER : (TC Offset: 0x14) (R/W  8) COUNT8 COUNT8 Period Value -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{529 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{530   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{531     uint8\_t  \mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type_a62eeaff51e3970bd4ba7ccc4ef3388b7}{PER}}:8;            }
\DoxyCodeLine{532   \} bit;                       }
\DoxyCodeLine{533   uint8\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type_a85c2298bc176aa8dc33998e0779540f3}{reg}};                 }
\DoxyCodeLine{534 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type}{TC\_COUNT8\_PER\_Type}};}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{536 }
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_OFFSET        0x14         }}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_RESETVALUE    0xFFul       }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_PER\_Pos       0            }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_PER\_Msk       (0xFFul << TC\_COUNT8\_PER\_PER\_Pos)}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_PER(value)    ((TC\_COUNT8\_PER\_PER\_Msk \& ((value) << TC\_COUNT8\_PER\_PER\_Pos)))}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define TC\_COUNT8\_PER\_MASK          0xFFul       }}
\DoxyCodeLine{545 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT16\_CC : (TC Offset: 0x18) (R/W 16) COUNT16 COUNT16 Compare/Capture -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{547 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{548   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{549     uint16\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type_a81740de120e04a6b1e2a5b0bcc3c98a1}{CC}}:16;            }
\DoxyCodeLine{550   \} bit;                       }
\DoxyCodeLine{551   uint16\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type_af62e54b30b3938359787f85497147241}{reg}};                }
\DoxyCodeLine{552 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type}{TC\_COUNT16\_CC\_Type}};}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{554 }
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_OFFSET        0x18         }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_RESETVALUE    0x0000ul     }}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_CC\_Pos        0            }}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_CC\_Msk        (0xFFFFul << TC\_COUNT16\_CC\_CC\_Pos)}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_CC(value)     ((TC\_COUNT16\_CC\_CC\_Msk \& ((value) << TC\_COUNT16\_CC\_CC\_Pos)))}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define TC\_COUNT16\_CC\_MASK          0xFFFFul     }}
\DoxyCodeLine{563 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT32\_CC : (TC Offset: 0x18) (R/W 32) COUNT32 COUNT32 Compare/Capture -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{565 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{566   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{567     uint32\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type_a0ea7fc1f9395d7ced1ddb977a85d8949}{CC}}:32;            }
\DoxyCodeLine{568   \} bit;                       }
\DoxyCodeLine{569   uint32\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type_acdd7cc30c45cc2eafb98bafd96c9ddf8}{reg}};                }
\DoxyCodeLine{570 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{TC\_COUNT32\_CC\_Type}};}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{572 }
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_OFFSET        0x18         }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_RESETVALUE    0x00000000ul }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_CC\_Pos        0            }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_CC\_Msk        (0xFFFFFFFFul << TC\_COUNT32\_CC\_CC\_Pos)}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_CC(value)     ((TC\_COUNT32\_CC\_CC\_Msk \& ((value) << TC\_COUNT32\_CC\_CC\_Pos)))}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define TC\_COUNT32\_CC\_MASK          0xFFFFFFFFul }}
\DoxyCodeLine{581 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ TC\_COUNT8\_CC : (TC Offset: 0x18) (R/W  8) COUNT8 COUNT8 Compare/Capture -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{583 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{584   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{585     uint8\_t  \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type_a2356ae7aff675ac3c7272460a7b41fe8}{CC}}:8;             }
\DoxyCodeLine{586   \} bit;                       }
\DoxyCodeLine{587   uint8\_t \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type_a31abc511e214af7f2180f53fe7562075}{reg}};                 }
\DoxyCodeLine{588 \} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type}{TC\_COUNT8\_CC\_Type}};}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{590 }
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_OFFSET         0x18         }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_RESETVALUE     0x00ul       }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_CC\_Pos         0            }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_CC\_Msk         (0xFFul << TC\_COUNT8\_CC\_CC\_Pos)}}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_CC(value)      ((TC\_COUNT8\_CC\_CC\_Msk \& ((value) << TC\_COUNT8\_CC\_CC\_Pos)))}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define TC\_COUNT8\_CC\_MASK           0xFFul       }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{601 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{ \textcolor{comment}{/* 8-\/bit Counter Mode */}}
\DoxyCodeLine{602   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\_CTRLA\_Type}}             \mbox{\hyperlink{struct_tc_count8_a21e470a693ab9a740db77ae81a32a204}{CTRLA}};       }
\DoxyCodeLine{603   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\_READREQ\_Type}}           \mbox{\hyperlink{struct_tc_count8_aa060221ab4bc8ac508880c6be756590c}{READREQ}};     }
\DoxyCodeLine{604   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\_CTRLBCLR\_Type}}          \mbox{\hyperlink{struct_tc_count8_abaaa0d5d4c7229363bb86f848c833d44}{CTRLBCLR}};    }
\DoxyCodeLine{605   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\_CTRLBSET\_Type}}          \mbox{\hyperlink{struct_tc_count8_a73eb558d0c3044cda0b077a127ec310e}{CTRLBSET}};    }
\DoxyCodeLine{606   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\_CTRLC\_Type}}             \mbox{\hyperlink{struct_tc_count8_a22e0f8cd3e6daed7b8b515c9299eee85}{CTRLC}};       }
\DoxyCodeLine{607        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved1[0x1];}
\DoxyCodeLine{608   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\_DBGCTRL\_Type}}           \mbox{\hyperlink{struct_tc_count8_a7018e4fc53620e33ef25040c46a76ebf}{DBGCTRL}};     }
\DoxyCodeLine{609        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved2[0x1];}
\DoxyCodeLine{610   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\_EVCTRL\_Type}}            \mbox{\hyperlink{struct_tc_count8_aa480b79673b58b625051603406154192}{EVCTRL}};      }
\DoxyCodeLine{611   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\_INTENCLR\_Type}}          \mbox{\hyperlink{struct_tc_count8_a06374e1d0aeda26de80ba031b6f199e3}{INTENCLR}};    }
\DoxyCodeLine{612   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\_INTENSET\_Type}}          \mbox{\hyperlink{struct_tc_count8_acfb9d660f23d4eb039b9f9fe4cf05ae6}{INTENSET}};    }
\DoxyCodeLine{613   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\_INTFLAG\_Type}}           \mbox{\hyperlink{struct_tc_count8_a880de196c959459996c34fc09a3b0931}{INTFLAG}};     }
\DoxyCodeLine{614   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\_STATUS\_Type}}            \mbox{\hyperlink{struct_tc_count8_a95e327186149347e516e9050eac0b503}{STATUS}};      }
\DoxyCodeLine{615   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}{TC\_COUNT8\_COUNT\_Type}}      \mbox{\hyperlink{struct_tc_count8_a8eb17b36ee1d22d0fcc456fe1e997c27}{COUNT}};       }
\DoxyCodeLine{616        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved3[0x3];}
\DoxyCodeLine{617   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type}{TC\_COUNT8\_PER\_Type}}        \mbox{\hyperlink{struct_tc_count8_a65ca77877619f7224efe3bd897d60111}{PER}};         }
\DoxyCodeLine{618        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved4[0x3];}
\DoxyCodeLine{619   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type}{TC\_COUNT8\_CC\_Type}}         CC[2];       }
\DoxyCodeLine{620 \} \mbox{\hyperlink{struct_tc_count8}{TcCount8}};}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{622 }
\DoxyCodeLine{624 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{625 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{ \textcolor{comment}{/* 16-\/bit Counter Mode */}}
\DoxyCodeLine{626   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\_CTRLA\_Type}}             \mbox{\hyperlink{struct_tc_count16_a95d341d2612817272305505427408ed0}{CTRLA}};       }
\DoxyCodeLine{627   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\_READREQ\_Type}}           \mbox{\hyperlink{struct_tc_count16_a989333ce4dc9e42f449cd6f6c0ee517f}{READREQ}};     }
\DoxyCodeLine{628   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\_CTRLBCLR\_Type}}          \mbox{\hyperlink{struct_tc_count16_a9b86c67d0b2da1e57b3b79ef728cd8fb}{CTRLBCLR}};    }
\DoxyCodeLine{629   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\_CTRLBSET\_Type}}          \mbox{\hyperlink{struct_tc_count16_a88bbb63998950bc7726d01c9ea1a42c6}{CTRLBSET}};    }
\DoxyCodeLine{630   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\_CTRLC\_Type}}             \mbox{\hyperlink{struct_tc_count16_a6f19a03d33505707f1f384a920f1fd29}{CTRLC}};       }
\DoxyCodeLine{631        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved1[0x1];}
\DoxyCodeLine{632   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\_DBGCTRL\_Type}}           \mbox{\hyperlink{struct_tc_count16_a8ed8f485b991e76d4abcf63e1c12545b}{DBGCTRL}};     }
\DoxyCodeLine{633        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved2[0x1];}
\DoxyCodeLine{634   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\_EVCTRL\_Type}}            \mbox{\hyperlink{struct_tc_count16_a1e1467c54c95c2d5832ff38e39ad1a6a}{EVCTRL}};      }
\DoxyCodeLine{635   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\_INTENCLR\_Type}}          \mbox{\hyperlink{struct_tc_count16_ad1def93d6f20cbb31783a6a84bd4dffd}{INTENCLR}};    }
\DoxyCodeLine{636   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\_INTENSET\_Type}}          \mbox{\hyperlink{struct_tc_count16_a6e801d2cfa907ef718181d562516d25b}{INTENSET}};    }
\DoxyCodeLine{637   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\_INTFLAG\_Type}}           \mbox{\hyperlink{struct_tc_count16_a6d2ddddf3183bc1cedc965ee936b4f13}{INTFLAG}};     }
\DoxyCodeLine{638   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\_STATUS\_Type}}            \mbox{\hyperlink{struct_tc_count16_a40515223b693256dbe727a360ced6f27}{STATUS}};      }
\DoxyCodeLine{639   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}{TC\_COUNT16\_COUNT\_Type}}     \mbox{\hyperlink{struct_tc_count16_acb9a47b2d1577305b71748c3e6a0d418}{COUNT}};       }
\DoxyCodeLine{640        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved3[0x6];}
\DoxyCodeLine{641   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type}{TC\_COUNT16\_CC\_Type}}        CC[2];       }
\DoxyCodeLine{642 \} \mbox{\hyperlink{struct_tc_count16}{TcCount16}};}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{644 }
\DoxyCodeLine{646 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{647 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{ \textcolor{comment}{/* 32-\/bit Counter Mode */}}
\DoxyCodeLine{648   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\_CTRLA\_Type}}             \mbox{\hyperlink{struct_tc_count32_a61a55f6a4d2840eca59afee25ca7b410}{CTRLA}};       }
\DoxyCodeLine{649   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\_READREQ\_Type}}           \mbox{\hyperlink{struct_tc_count32_adc15201cba56132491ffbeb361051341}{READREQ}};     }
\DoxyCodeLine{650   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\_CTRLBCLR\_Type}}          \mbox{\hyperlink{struct_tc_count32_a757bc243ef27207e5a2f2a6ba46829ff}{CTRLBCLR}};    }
\DoxyCodeLine{651   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\_CTRLBSET\_Type}}          \mbox{\hyperlink{struct_tc_count32_af95274ac7cdedd0ba52b925fbf8c0a89}{CTRLBSET}};    }
\DoxyCodeLine{652   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\_CTRLC\_Type}}             \mbox{\hyperlink{struct_tc_count32_aff424e91f537e8cf557de6a00ef2f844}{CTRLC}};       }
\DoxyCodeLine{653        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved1[0x1];}
\DoxyCodeLine{654   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\_DBGCTRL\_Type}}           \mbox{\hyperlink{struct_tc_count32_a17dbd050d2660f89e828bcedced91dea}{DBGCTRL}};     }
\DoxyCodeLine{655        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved2[0x1];}
\DoxyCodeLine{656   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\_EVCTRL\_Type}}            \mbox{\hyperlink{struct_tc_count32_a0d8f9972396d794945edc76c89944d88}{EVCTRL}};      }
\DoxyCodeLine{657   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\_INTENCLR\_Type}}          \mbox{\hyperlink{struct_tc_count32_a560faa7e8989670e03c078573074fced}{INTENCLR}};    }
\DoxyCodeLine{658   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\_INTENSET\_Type}}          \mbox{\hyperlink{struct_tc_count32_a4ae24c9eb71be0ae92a249947757ac08}{INTENSET}};    }
\DoxyCodeLine{659   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\_INTFLAG\_Type}}           \mbox{\hyperlink{struct_tc_count32_a99b72f5ad94076184f44f42cfebe49bf}{INTFLAG}};     }
\DoxyCodeLine{660   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\_STATUS\_Type}}            \mbox{\hyperlink{struct_tc_count32_a001df9834e7f28d0e573f81ab2ebab7b}{STATUS}};      }
\DoxyCodeLine{661   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{TC\_COUNT32\_COUNT\_Type}}     \mbox{\hyperlink{struct_tc_count32_a03065901d7c4f3effcf6b4d3e24bb1ea}{COUNT}};       }
\DoxyCodeLine{662        \mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{RoReg8}}                    Reserved3[0x4];}
\DoxyCodeLine{663   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{TC\_COUNT32\_CC\_Type}}        CC[2];       }
\DoxyCodeLine{664 \} \mbox{\hyperlink{struct_tc_count32}{TcCount32}};}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{666 }
\DoxyCodeLine{667 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{668 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{669        \mbox{\hyperlink{struct_tc_count8}{TcCount8}}                  \mbox{\hyperlink{union_tc_ab10f40f06530569d88a9db8904ef5232}{COUNT8}};      }
\DoxyCodeLine{670        \mbox{\hyperlink{struct_tc_count16}{TcCount16}}                 \mbox{\hyperlink{union_tc_a412733fd8d10b718fdad06d012b2e083}{COUNT16}};     }
\DoxyCodeLine{671        \mbox{\hyperlink{struct_tc_count32}{TcCount32}}                 \mbox{\hyperlink{union_tc_a9d8e26c702141ac10b008be47152ac2c}{COUNT32}};     }
\DoxyCodeLine{672 \} \mbox{\hyperlink{union_tc}{Tc}};}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{674 }
\DoxyCodeLine{677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_SAMD20\_TC\_COMPONENT\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
