// Seed: 1737486839
module module_0 (
    input uwire id_0
    , id_8,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6
);
  assign id_1 = 1'b0;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    output supply0 id_6,
    input wand id_7,
    input wor id_8,
    output uwire id_9,
    output uwire id_10
);
  id_12(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1'h0), .id_4(id_7)
  );
  assign id_6 = 1'b0;
  wire id_13;
  assign id_1 = id_7;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_0,
      id_7,
      id_8,
      id_9,
      id_4
  );
endmodule
