// Seed: 1412836435
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  supply1 id_2;
  always_latch if (id_1) #1 assume #1  (1'b0 - id_2);
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  supply0 id_3;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_1, id_3, id_3, id_3
  );
  assign id_1 = id_3;
endmodule
