(declare-fun temp796_2 () (_ BitVec 64))
(declare-fun temp796_1 () (_ BitVec 64))
(declare-fun temp796_4 () (_ BitVec 64))
(declare-fun temp796_3 () (_ BitVec 64))
(declare-fun temp796_5 () (_ BitVec 64))
(declare-fun var335690 () (_ BitVec 64))
(declare-fun temp796_6 () (_ BitVec 64))
(declare-fun var3737398 () (_ BitVec 64))
(declare-fun var3936476 () (_ BitVec 64))
(declare-fun temp796_7 () (_ BitVec 64))
(declare-fun var4720619 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp796_9 () (_ BitVec 64))
(declare-fun temp796_8 () (_ BitVec 64))
(declare-fun var4787063 () (_ BitVec 64))
(declare-fun temp796_10 () (_ BitVec 64))
(declare-fun var4853512 () (_ BitVec 64))
(declare-fun var4919057 () (_ BitVec 64))
(declare-fun temp796_12 () (_ BitVec 64))
(declare-fun temp796_11 () (_ BitVec 64))
(declare-fun temp796_13 () (_ BitVec 64))
(declare-fun var5115639 () (_ BitVec 64))
(declare-fun temp796_14 () (_ BitVec 64))
(declare-fun var4720680 () (_ BitVec 64))
(declare-fun temp796_15 () (_ BitVec 64))
(declare-fun var4720722 () (_ BitVec 64))
(declare-fun temp796_17 () (_ BitVec 64))
(declare-fun temp796_16 () (_ BitVec 64))
(declare-fun temp796_18 () (_ BitVec 64))
(declare-fun var5704696 () (_ BitVec 64))
(declare-fun temp796_19 () (_ BitVec 64))
(declare-fun var5704746 () (_ BitVec 64))
(declare-fun temp796_20 () (_ BitVec 64))
(declare-fun var4720667 () (_ BitVec 64))
(declare-fun var4720666 () (_ BitVec 64))
(declare-fun temp796_21 () (_ BitVec 64))
(declare-fun var4720671 () (_ BitVec 64))
(declare-fun temp796_22 () (_ BitVec 64))
(declare-fun var4720673 () (_ BitVec 64))
(declare-fun temp796_23 () (_ BitVec 64))
(declare-fun temp796_24 () (_ BitVec 64))
(declare-fun var6818970 () (_ BitVec 64))
(declare-fun temp796_25 () (_ BitVec 64))
(declare-fun var7211214 () (_ BitVec 64))
(declare-fun temp796_26 () (_ BitVec 64))
(declare-fun temp796_27 () (_ BitVec 64))
(declare-fun var7211244 () (_ BitVec 64))
(declare-fun var7211291 () (_ BitVec 64))
(declare-fun var7211212 () (_ BitVec 64))
(declare-fun var270533 () (_ BitVec 64))
(declare-fun var270534 () (_ BitVec 64))
(declare-fun temp796_28 () (_ BitVec 64))
(declare-fun var7872868 () (_ BitVec 64))
(declare-fun var7872909 () (_ BitVec 64))
(declare-fun var8065752 () (_ BitVec 64))
(declare-fun temp796_29 () (_ BitVec 64))
(declare-fun var8065753 () (_ BitVec 64))
(declare-fun temp796_30 () (_ BitVec 64))
(declare-fun var8852807 () (_ BitVec 64))
(declare-fun var8852811 () (_ BitVec 64))
(assert (= temp796_2 #x0000000000000000))
(assert (= temp796_1 temp796_2))
(assert (= temp796_4 #x0000000000000000))
(assert (= temp796_3 temp796_4))
(assert (= temp796_5 #x0000000000000005))
(assert (= var335690 temp796_5))
(assert (= temp796_6 #x0000000000000001))
(assert (= var3737398 temp796_6))
(assert (= var3936476 var3737398))
(assert (= temp796_7 #x0000000000000001))
(assert (= var4720619 (bvshl ARGNAME_input_NAMEEND_DIM temp796_7)))
(assert (= temp796_9 #x0000000000000000))
(assert (= temp796_8 temp796_9))
(assert (= var4787063 var4720619))
(assert (= temp796_10 #x0000000000000005))
(assert (= var4853512 temp796_10))
(assert (= var4919057 var4787063))
(assert (= temp796_12 #x0000000000000000))
(assert (= temp796_11 temp796_12))
(assert (= temp796_13 #x0000000000000000))
(assert (= var5115639 temp796_13))
(assert (= temp796_14 #x0000000000000000))
(assert (= var4720680 temp796_14))
(assert (= temp796_15 #x0000000000000001))
(assert (= var4720722 temp796_15))
(assert (= temp796_17 #x0000000000000000))
(assert (= temp796_16 temp796_17))
(assert (= temp796_18 #x0000000000000001))
(assert (= var5704696 temp796_18))
(assert (= temp796_19 #x0000000000000000))
(assert (= var5704746 temp796_19))
(assert (= temp796_20 #x0000000000000000))
(assert (= var5704746 temp796_20))
(assert (= var4720667 var4720722))
(assert (= var4720666 var4720667))
(assert (= temp796_21 #x0000000000000001))
(assert (= var4720671 (bvand var4720666 temp796_21)))
(assert (= temp796_22 #x0000000000000000))
(assert (= var4720673
   (ite (= var4720671 temp796_22) #x0000000000000001 #x0000000000000000)))
(assert (= temp796_23 #x0000000000000000))
(assert (= var4720673 temp796_23))
(assert (= temp796_24 #x0000000000000000))
(assert (= var6818970 temp796_24))
(assert (= temp796_25 #x0000000000000001))
(assert (= var7211214 temp796_25))
(assert (= temp796_26 #x0000000000000000))
(assert (= temp796_27 #x0000000000000002))
(assert (= var7211244 (ite (= var7211214 #x0000000000000001) temp796_26 temp796_27)))
(assert (= var7211291 var7211244))
(assert (= var7211212 var7211291))
(assert (= var270533 var7211212))
(assert (= var270534 var270533))
(assert (= temp796_28 #x0000000000000000))
(assert (= var7872868 temp796_28))
(assert (= var7872909 var7872868))
(assert (= var8065752 var270534))
(assert (= temp796_29 #x0000000000000001))
(assert (= var8065753 temp796_29))
(assert (= temp796_30 #x0000000000000005))
(assert (= var8852807 temp796_30))
(assert (= var8852811 var270534))
(model-add temp796_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_1 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_3 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_5 () (_ BitVec 64) #x0000000000000005)
(model-add var335690 () (_ BitVec 64) #x0000000000000005)
(model-add temp796_6 () (_ BitVec 64) #x0000000000000001)
(model-add var3737398 () (_ BitVec 64) #x0000000000000001)
(model-add var3936476 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_7 () (_ BitVec 64) #x0000000000000001)
(model-add var4720619
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp796_9 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_8 () (_ BitVec 64) #x0000000000000000)
(model-add var4787063
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp796_10 () (_ BitVec 64) #x0000000000000005)
(model-add var4853512 () (_ BitVec 64) #x0000000000000005)
(model-add var4919057
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp796_12 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_11 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_13 () (_ BitVec 64) #x0000000000000000)
(model-add var5115639 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_14 () (_ BitVec 64) #x0000000000000000)
(model-add var4720680 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_15 () (_ BitVec 64) #x0000000000000001)
(model-add var4720722 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_17 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_16 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_18 () (_ BitVec 64) #x0000000000000001)
(model-add var5704696 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_19 () (_ BitVec 64) #x0000000000000000)
(model-add var5704746 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_20 () (_ BitVec 64) #x0000000000000000)




