SDRAM
=====

Register Listing for SDRAM
--------------------------

+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| Register                                                                                                   | Address                                                              |
+============================================================================================================+======================================================================+
| :ref:`SDRAM_DFII_CONTROL <SDRAM_DFII_CONTROL>`                                                             | :ref:`0xf0007000 <SDRAM_DFII_CONTROL>`                               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_FORCE_ISSUE <SDRAM_DFII_FORCE_ISSUE>`                                                     | :ref:`0xf0007004 <SDRAM_DFII_FORCE_ISSUE>`                           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE <SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE>`                 | :ref:`0xf0007008 <SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE>`         |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK <SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK>` | :ref:`0xf000700c <SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK>` |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR <SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR>`                           | :ref:`0xf0007010 <SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD <SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD>`       | :ref:`0xf0007014 <SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD>`    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD <SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD>`       | :ref:`0xf0007018 <SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD>`    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT <SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT>`                         | :ref:`0xf000701c <SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT>`             |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND <SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND>`                     | :ref:`0xf0007020 <SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT <SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT>`                     | :ref:`0xf0007024 <SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_WRDATA <SDRAM_DFII_A_CMDINJECTOR_WRDATA>`                                   | :ref:`0xf0007028 <SDRAM_DFII_A_CMDINJECTOR_WRDATA>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_WRDATA_S <SDRAM_DFII_A_CMDINJECTOR_WRDATA_S>`                               | :ref:`0xf000702c <SDRAM_DFII_A_CMDINJECTOR_WRDATA_S>`                |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE <SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE>`                       | :ref:`0xf0007030 <SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE>`            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_SETUP <SDRAM_DFII_A_CMDINJECTOR_SETUP>`                                     | :ref:`0xf0007034 <SDRAM_DFII_A_CMDINJECTOR_SETUP>`                   |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_SAMPLE <SDRAM_DFII_A_CMDINJECTOR_SAMPLE>`                                   | :ref:`0xf0007038 <SDRAM_DFII_A_CMDINJECTOR_SAMPLE>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY <SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY>`                       | :ref:`0xf000703c <SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY>`            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_RESET <SDRAM_DFII_A_CMDINJECTOR_RESET>`                                     | :ref:`0xf0007040 <SDRAM_DFII_A_CMDINJECTOR_RESET>`                   |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT <SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT>`                     | :ref:`0xf0007044 <SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT <SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT>`           | :ref:`0xf0007048 <SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT>`      |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_A_CMDINJECTOR_RDDATA <SDRAM_DFII_A_CMDINJECTOR_RDDATA>`                                   | :ref:`0xf000704c <SDRAM_DFII_A_CMDINJECTOR_RDDATA>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE <SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE>`                 | :ref:`0xf0007050 <SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE>`         |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK <SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK>` | :ref:`0xf0007054 <SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK>` |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR <SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR>`                           | :ref:`0xf0007058 <SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD <SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD>`       | :ref:`0xf000705c <SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD>`    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD <SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD>`       | :ref:`0xf0007060 <SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD>`    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT <SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT>`                         | :ref:`0xf0007064 <SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT>`             |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND <SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND>`                     | :ref:`0xf0007068 <SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT <SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT>`                     | :ref:`0xf000706c <SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_WRDATA <SDRAM_DFII_B_CMDINJECTOR_WRDATA>`                                   | :ref:`0xf0007070 <SDRAM_DFII_B_CMDINJECTOR_WRDATA>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_WRDATA_S <SDRAM_DFII_B_CMDINJECTOR_WRDATA_S>`                               | :ref:`0xf0007074 <SDRAM_DFII_B_CMDINJECTOR_WRDATA_S>`                |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE <SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE>`                       | :ref:`0xf0007078 <SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE>`            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_SETUP <SDRAM_DFII_B_CMDINJECTOR_SETUP>`                                     | :ref:`0xf000707c <SDRAM_DFII_B_CMDINJECTOR_SETUP>`                   |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_SAMPLE <SDRAM_DFII_B_CMDINJECTOR_SAMPLE>`                                   | :ref:`0xf0007080 <SDRAM_DFII_B_CMDINJECTOR_SAMPLE>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY <SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY>`                       | :ref:`0xf0007084 <SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY>`            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_RESET <SDRAM_DFII_B_CMDINJECTOR_RESET>`                                     | :ref:`0xf0007088 <SDRAM_DFII_B_CMDINJECTOR_RESET>`                   |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT <SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT>`                     | :ref:`0xf000708c <SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT>`           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT <SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT>`           | :ref:`0xf0007090 <SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT>`      |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_DFII_B_CMDINJECTOR_RDDATA <SDRAM_DFII_B_CMDINJECTOR_RDDATA>`                                   | :ref:`0xf0007094 <SDRAM_DFII_B_CMDINJECTOR_RDDATA>`                  |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRP <SDRAM_CONTROLLER_TRP>`                                                         | :ref:`0xf0007098 <SDRAM_CONTROLLER_TRP>`                             |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRCD <SDRAM_CONTROLLER_TRCD>`                                                       | :ref:`0xf000709c <SDRAM_CONTROLLER_TRCD>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TWR <SDRAM_CONTROLLER_TWR>`                                                         | :ref:`0xf00070a0 <SDRAM_CONTROLLER_TWR>`                             |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TWTR <SDRAM_CONTROLLER_TWTR>`                                                       | :ref:`0xf00070a4 <SDRAM_CONTROLLER_TWTR>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TREFI <SDRAM_CONTROLLER_TREFI>`                                                     | :ref:`0xf00070a8 <SDRAM_CONTROLLER_TREFI>`                           |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRFC <SDRAM_CONTROLLER_TRFC>`                                                       | :ref:`0xf00070ac <SDRAM_CONTROLLER_TRFC>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TFAW <SDRAM_CONTROLLER_TFAW>`                                                       | :ref:`0xf00070b0 <SDRAM_CONTROLLER_TFAW>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TCCD <SDRAM_CONTROLLER_TCCD>`                                                       | :ref:`0xf00070b4 <SDRAM_CONTROLLER_TCCD>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TCCD_WR <SDRAM_CONTROLLER_TCCD_WR>`                                                 | :ref:`0xf00070b8 <SDRAM_CONTROLLER_TCCD_WR>`                         |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRTP <SDRAM_CONTROLLER_TRTP>`                                                       | :ref:`0xf00070bc <SDRAM_CONTROLLER_TRTP>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRRD <SDRAM_CONTROLLER_TRRD>`                                                       | :ref:`0xf00070c0 <SDRAM_CONTROLLER_TRRD>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRC <SDRAM_CONTROLLER_TRC>`                                                         | :ref:`0xf00070c4 <SDRAM_CONTROLLER_TRC>`                             |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_TRAS <SDRAM_CONTROLLER_TRAS>`                                                       | :ref:`0xf00070c8 <SDRAM_CONTROLLER_TRAS>`                            |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_0 <SDRAM_CONTROLLER_LAST_ADDR_0>`                                         | :ref:`0xf00070cc <SDRAM_CONTROLLER_LAST_ADDR_0>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0>`                             | :ref:`0xf00070d0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_1 <SDRAM_CONTROLLER_LAST_ADDR_1>`                                         | :ref:`0xf00070d4 <SDRAM_CONTROLLER_LAST_ADDR_1>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1>`                             | :ref:`0xf00070d8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_2 <SDRAM_CONTROLLER_LAST_ADDR_2>`                                         | :ref:`0xf00070dc <SDRAM_CONTROLLER_LAST_ADDR_2>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2>`                             | :ref:`0xf00070e0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_3 <SDRAM_CONTROLLER_LAST_ADDR_3>`                                         | :ref:`0xf00070e4 <SDRAM_CONTROLLER_LAST_ADDR_3>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3>`                             | :ref:`0xf00070e8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_4 <SDRAM_CONTROLLER_LAST_ADDR_4>`                                         | :ref:`0xf00070ec <SDRAM_CONTROLLER_LAST_ADDR_4>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4>`                             | :ref:`0xf00070f0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_5 <SDRAM_CONTROLLER_LAST_ADDR_5>`                                         | :ref:`0xf00070f4 <SDRAM_CONTROLLER_LAST_ADDR_5>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5>`                             | :ref:`0xf00070f8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_6 <SDRAM_CONTROLLER_LAST_ADDR_6>`                                         | :ref:`0xf00070fc <SDRAM_CONTROLLER_LAST_ADDR_6>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6>`                             | :ref:`0xf0007100 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_7 <SDRAM_CONTROLLER_LAST_ADDR_7>`                                         | :ref:`0xf0007104 <SDRAM_CONTROLLER_LAST_ADDR_7>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7>`                             | :ref:`0xf0007108 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_8 <SDRAM_CONTROLLER_LAST_ADDR_8>`                                         | :ref:`0xf000710c <SDRAM_CONTROLLER_LAST_ADDR_8>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8>`                             | :ref:`0xf0007110 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_9 <SDRAM_CONTROLLER_LAST_ADDR_9>`                                         | :ref:`0xf0007114 <SDRAM_CONTROLLER_LAST_ADDR_9>`                     |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9>`                             | :ref:`0xf0007118 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9>`               |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_10 <SDRAM_CONTROLLER_LAST_ADDR_10>`                                       | :ref:`0xf000711c <SDRAM_CONTROLLER_LAST_ADDR_10>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10>`                           | :ref:`0xf0007120 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_11 <SDRAM_CONTROLLER_LAST_ADDR_11>`                                       | :ref:`0xf0007124 <SDRAM_CONTROLLER_LAST_ADDR_11>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11>`                           | :ref:`0xf0007128 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_12 <SDRAM_CONTROLLER_LAST_ADDR_12>`                                       | :ref:`0xf000712c <SDRAM_CONTROLLER_LAST_ADDR_12>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12>`                           | :ref:`0xf0007130 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_13 <SDRAM_CONTROLLER_LAST_ADDR_13>`                                       | :ref:`0xf0007134 <SDRAM_CONTROLLER_LAST_ADDR_13>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13>`                           | :ref:`0xf0007138 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_14 <SDRAM_CONTROLLER_LAST_ADDR_14>`                                       | :ref:`0xf000713c <SDRAM_CONTROLLER_LAST_ADDR_14>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14>`                           | :ref:`0xf0007140 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_15 <SDRAM_CONTROLLER_LAST_ADDR_15>`                                       | :ref:`0xf0007144 <SDRAM_CONTROLLER_LAST_ADDR_15>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15>`                           | :ref:`0xf0007148 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_16 <SDRAM_CONTROLLER_LAST_ADDR_16>`                                       | :ref:`0xf000714c <SDRAM_CONTROLLER_LAST_ADDR_16>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16>`                           | :ref:`0xf0007150 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_17 <SDRAM_CONTROLLER_LAST_ADDR_17>`                                       | :ref:`0xf0007154 <SDRAM_CONTROLLER_LAST_ADDR_17>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17>`                           | :ref:`0xf0007158 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_18 <SDRAM_CONTROLLER_LAST_ADDR_18>`                                       | :ref:`0xf000715c <SDRAM_CONTROLLER_LAST_ADDR_18>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18>`                           | :ref:`0xf0007160 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_19 <SDRAM_CONTROLLER_LAST_ADDR_19>`                                       | :ref:`0xf0007164 <SDRAM_CONTROLLER_LAST_ADDR_19>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19>`                           | :ref:`0xf0007168 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_20 <SDRAM_CONTROLLER_LAST_ADDR_20>`                                       | :ref:`0xf000716c <SDRAM_CONTROLLER_LAST_ADDR_20>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20>`                           | :ref:`0xf0007170 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_21 <SDRAM_CONTROLLER_LAST_ADDR_21>`                                       | :ref:`0xf0007174 <SDRAM_CONTROLLER_LAST_ADDR_21>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21>`                           | :ref:`0xf0007178 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_22 <SDRAM_CONTROLLER_LAST_ADDR_22>`                                       | :ref:`0xf000717c <SDRAM_CONTROLLER_LAST_ADDR_22>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22>`                           | :ref:`0xf0007180 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_23 <SDRAM_CONTROLLER_LAST_ADDR_23>`                                       | :ref:`0xf0007184 <SDRAM_CONTROLLER_LAST_ADDR_23>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23>`                           | :ref:`0xf0007188 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_24 <SDRAM_CONTROLLER_LAST_ADDR_24>`                                       | :ref:`0xf000718c <SDRAM_CONTROLLER_LAST_ADDR_24>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24>`                           | :ref:`0xf0007190 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_25 <SDRAM_CONTROLLER_LAST_ADDR_25>`                                       | :ref:`0xf0007194 <SDRAM_CONTROLLER_LAST_ADDR_25>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25>`                           | :ref:`0xf0007198 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_26 <SDRAM_CONTROLLER_LAST_ADDR_26>`                                       | :ref:`0xf000719c <SDRAM_CONTROLLER_LAST_ADDR_26>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26>`                           | :ref:`0xf00071a0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_27 <SDRAM_CONTROLLER_LAST_ADDR_27>`                                       | :ref:`0xf00071a4 <SDRAM_CONTROLLER_LAST_ADDR_27>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27>`                           | :ref:`0xf00071a8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_28 <SDRAM_CONTROLLER_LAST_ADDR_28>`                                       | :ref:`0xf00071ac <SDRAM_CONTROLLER_LAST_ADDR_28>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28>`                           | :ref:`0xf00071b0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_29 <SDRAM_CONTROLLER_LAST_ADDR_29>`                                       | :ref:`0xf00071b4 <SDRAM_CONTROLLER_LAST_ADDR_29>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29>`                           | :ref:`0xf00071b8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_30 <SDRAM_CONTROLLER_LAST_ADDR_30>`                                       | :ref:`0xf00071bc <SDRAM_CONTROLLER_LAST_ADDR_30>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30>`                           | :ref:`0xf00071c0 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ADDR_31 <SDRAM_CONTROLLER_LAST_ADDR_31>`                                       | :ref:`0xf00071c4 <SDRAM_CONTROLLER_LAST_ADDR_31>`                    |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| :ref:`SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31>`                           | :ref:`0xf00071c8 <SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31>`              |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+

SDRAM_DFII_CONTROL
^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x0 = 0xf0007000`

    Control DFI signals common to all phases

    .. wavedrom::
        :caption: SDRAM_DFII_CONTROL

        {
            "reg": [
                {"name": "sel",  "attr": '1', "bits": 1},
                {"name": "cke",  "bits": 1},
                {"name": "odt",  "bits": 1},
                {"name": "reset_n",  "bits": 1},
                {"name": "mode_2n",  "attr": '1', "bits": 1},
                {"name": "A_control",  "bits": 1},
                {"name": "B_control",  "bits": 1},
                {"bits": 25}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+-------------------------------------------+
| Field | Name      | Description                               |
+=======+===========+===========================================+
| [0]   | SEL       |                                           |
|       |           |                                           |
|       |           | +---------+-----------------------------+ |
|       |           | | Value   | Description                 | |
|       |           | +=========+=============================+ |
|       |           | | ``0b0`` | Software (CPU) control.     | |
|       |           | +---------+-----------------------------+ |
|       |           | | ``0b1`` | Hardware control (default). | |
|       |           | +---------+-----------------------------+ |
+-------+-----------+-------------------------------------------+
| [1]   | CKE       | DFI clock enable bus                      |
+-------+-----------+-------------------------------------------+
| [2]   | ODT       | DFI on-die termination bus                |
+-------+-----------+-------------------------------------------+
| [3]   | RESET_N   | DFI clock reset bus                       |
+-------+-----------+-------------------------------------------+
| [4]   | MODE_2N   |                                           |
|       |           |                                           |
|       |           | +---------+----------------------+        |
|       |           | | Value   | Description          |        |
|       |           | +=========+======================+        |
|       |           | | ``0b0`` | In 1N mode           |        |
|       |           | +---------+----------------------+        |
|       |           | | ``0b1`` | In 2N mode (Default) |        |
|       |           | +---------+----------------------+        |
+-------+-----------+-------------------------------------------+
| [5]   | A_CONTROL |                                           |
|       |           |                                           |
|       |           | +---------+----------------+              |
|       |           | | Value   | Description    |              |
|       |           | +=========+================+              |
|       |           | | ``0b1`` | A_Cmd Injector |              |
|       |           | +---------+----------------+              |
+-------+-----------+-------------------------------------------+
| [6]   | B_CONTROL |                                           |
|       |           |                                           |
|       |           | +---------+----------------+              |
|       |           | | Value   | Description    |              |
|       |           | +=========+================+              |
|       |           | | ``0b1`` | B_Cmd Injector |              |
|       |           | +---------+----------------+              |
+-------+-----------+-------------------------------------------+

SDRAM_DFII_FORCE_ISSUE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x4 = 0xf0007004`


    .. wavedrom::
        :caption: SDRAM_DFII_FORCE_ISSUE

        {
            "reg": [
                {"name": "dfii_force_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x8 = 0xf0007008`

    DDR5 command and control signals

    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE

        {
            "reg": [
                {"name": "ca",  "bits": 14},
                {"name": "cs",  "bits": 2},
                {"name": "wrdata_en",  "bits": 1},
                {"name": "rddata_en",  "bits": 1},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+---------------------+
| Field   | Name      | Description         |
+=========+===========+=====================+
| [13:0]  | CA        | Command/Address bus |
+---------+-----------+---------------------+
| [15:14] | CS        | DFI chip select bus |
+---------+-----------+---------------------+
+---------+-----------+---------------------+
+---------+-----------+---------------------+

SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xc = 0xf000700c`

    DDR5 wrdata mask control signals

    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK

        {
            "reg": [
                {"name": "wrdata_mask",  "bits": 4},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------+
| Field | Name        | Description |
+=======+=============+=============+
+-------+-------------+-------------+

SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x10 = 0xf0007010`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_phase_addr[7:0]", "bits": 8},
                {"bits": 24},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x14 = 0xf0007014`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_store_continuous_cmd", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x18 = 0xf0007018`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_store_singleshot_cmd", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1c = 0xf000701c`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_single_shot", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x20 = 0xf0007020`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_issue_command", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x24 = 0xf0007024`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_wrdata_select[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_WRDATA
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x28 = 0xf0007028`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_WRDATA

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_A_CMDINJECTOR_WRDATA_S
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x2c = 0xf000702c`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_WRDATA_S

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_wrdata_s[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x30 = 0xf0007030`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_wrdata_store", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_SETUP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x34 = 0xf0007034`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_SETUP

        {
            "reg": [
                {"name": "initial_state",  "bits": 1},
                {"name": "operation",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------+------------------------------+
| Field | Name          | Description                  |
+=======+===============+==============================+
| [0]   | INITIAL_STATE | Initial value of all bits    |
+-------+---------------+------------------------------+
| [1]   | OPERATION     | 0 - `or` (default), 1 -`and` |
+-------+---------------+------------------------------+

SDRAM_DFII_A_CMDINJECTOR_SAMPLE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x38 = 0xf0007038`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_SAMPLE

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_sample", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x3c = 0xf000703c`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_result_array[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_A_CMDINJECTOR_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x40 = 0xf0007040`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_RESET

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x44 = 0xf0007044`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_rddata_select[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x48 = 0xf0007048`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_rddata_capture_cnt[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_A_CMDINJECTOR_RDDATA
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x4c = 0xf000704c`


    .. wavedrom::
        :caption: SDRAM_DFII_A_CMDINJECTOR_RDDATA

        {
            "reg": [
                {"name": "dfii_a_cmdinjector_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x50 = 0xf0007050`

    DDR5 command and control signals

    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE

        {
            "reg": [
                {"name": "ca",  "bits": 14},
                {"name": "cs",  "bits": 2},
                {"name": "wrdata_en",  "bits": 1},
                {"name": "rddata_en",  "bits": 1},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+---------------------+
| Field   | Name      | Description         |
+=========+===========+=====================+
| [13:0]  | CA        | Command/Address bus |
+---------+-----------+---------------------+
| [15:14] | CS        | DFI chip select bus |
+---------+-----------+---------------------+
+---------+-----------+---------------------+
+---------+-----------+---------------------+

SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x54 = 0xf0007054`

    DDR5 wrdata mask control signals

    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK

        {
            "reg": [
                {"name": "wrdata_mask",  "bits": 4},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------+
| Field | Name        | Description |
+=======+=============+=============+
+-------+-------------+-------------+

SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x58 = 0xf0007058`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_phase_addr[7:0]", "bits": 8},
                {"bits": 24},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x5c = 0xf000705c`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_store_continuous_cmd", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x60 = 0xf0007060`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_store_singleshot_cmd", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x64 = 0xf0007064`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_single_shot", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x68 = 0xf0007068`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_issue_command", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x6c = 0xf000706c`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_wrdata_select[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_WRDATA
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x70 = 0xf0007070`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_WRDATA

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_B_CMDINJECTOR_WRDATA_S
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x74 = 0xf0007074`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_WRDATA_S

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_wrdata_s[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x78 = 0xf0007078`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_wrdata_store", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_SETUP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x7c = 0xf000707c`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_SETUP

        {
            "reg": [
                {"name": "initial_state",  "bits": 1},
                {"name": "operation",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------+------------------------------+
| Field | Name          | Description                  |
+=======+===============+==============================+
| [0]   | INITIAL_STATE | Initial value of all bits    |
+-------+---------------+------------------------------+
| [1]   | OPERATION     | 0 - `or` (default), 1 -`and` |
+-------+---------------+------------------------------+

SDRAM_DFII_B_CMDINJECTOR_SAMPLE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x80 = 0xf0007080`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_SAMPLE

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_sample", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x84 = 0xf0007084`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_result_array[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_B_CMDINJECTOR_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x88 = 0xf0007088`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_RESET

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x8c = 0xf000708c`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_rddata_select[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x90 = 0xf0007090`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_rddata_capture_cnt[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_B_CMDINJECTOR_RDDATA
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x94 = 0xf0007094`


    .. wavedrom::
        :caption: SDRAM_DFII_B_CMDINJECTOR_RDDATA

        {
            "reg": [
                {"name": "dfii_b_cmdinjector_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_TRP
^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x98 = 0xf0007098`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRP

        {
            "reg": [
                {"name": "controller_trp[2:0]", "attr": 'reset: 4', "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TRCD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x9c = 0xf000709c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRCD

        {
            "reg": [
                {"name": "controller_trcd[2:0]", "attr": 'reset: 4', "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TWR
^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xa0 = 0xf00070a0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TWR

        {
            "reg": [
                {"name": "controller_twr[3:0]", "attr": 'reset: 7', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TWTR
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xa4 = 0xf00070a4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TWTR

        {
            "reg": [
                {"name": "controller_twtr[4:0]", "attr": 'reset: 4', "bits": 5},
                {"bits": 27},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TREFI
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xa8 = 0xf00070a8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TREFI

        {
            "reg": [
                {"name": "controller_trefi[9:0]", "attr": 'reset: 779', "bits": 10},
                {"bits": 22},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_TRFC
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xac = 0xf00070ac`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRFC

        {
            "reg": [
                {"name": "controller_trfc[6:0]", "attr": 'reset: 60', "bits": 7},
                {"bits": 25},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TFAW
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xb0 = 0xf00070b0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TFAW

        {
            "reg": [
                {"name": "controller_tfaw[3:0]", "attr": 'reset: 8', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TCCD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xb4 = 0xf00070b4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TCCD

        {
            "reg": [
                {"name": "controller_tccd[1:0]", "attr": 'reset: 2', "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TCCD_WR
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xb8 = 0xf00070b8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TCCD_WR

        {
            "reg": [
                {"name": "controller_tccd_wr[3:0]", "attr": 'reset: 8', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TRTP
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xbc = 0xf00070bc`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRTP

        {
            "reg": [
                {"name": "controller_trtp[1:0]", "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TRRD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xc0 = 0xf00070c0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRRD

        {
            "reg": [
                {"name": "controller_trrd[1:0]", "attr": 'reset: 2', "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TRC
^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xc4 = 0xf00070c4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRC

        {
            "reg": [
                {"name": "controller_trc[3:0]", "attr": 'reset: 11', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_TRAS
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xc8 = 0xf00070c8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_TRAS

        {
            "reg": [
                {"name": "controller_tras[3:0]", "attr": 'reset: 8', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_CONTROLLER_LAST_ADDR_0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xcc = 0xf00070cc`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_0

        {
            "reg": [
                {"name": "controller_last_addr_0[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xd0 = 0xf00070d0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0

        {
            "reg": [
                {"name": "controller_last_active_row_0[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xd4 = 0xf00070d4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_1

        {
            "reg": [
                {"name": "controller_last_addr_1[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xd8 = 0xf00070d8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1

        {
            "reg": [
                {"name": "controller_last_active_row_1[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xdc = 0xf00070dc`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_2

        {
            "reg": [
                {"name": "controller_last_addr_2[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xe0 = 0xf00070e0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2

        {
            "reg": [
                {"name": "controller_last_active_row_2[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xe4 = 0xf00070e4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_3

        {
            "reg": [
                {"name": "controller_last_addr_3[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xe8 = 0xf00070e8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3

        {
            "reg": [
                {"name": "controller_last_active_row_3[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xec = 0xf00070ec`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_4

        {
            "reg": [
                {"name": "controller_last_addr_4[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xf0 = 0xf00070f0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4

        {
            "reg": [
                {"name": "controller_last_active_row_4[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xf4 = 0xf00070f4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_5

        {
            "reg": [
                {"name": "controller_last_addr_5[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xf8 = 0xf00070f8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5

        {
            "reg": [
                {"name": "controller_last_active_row_5[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0xfc = 0xf00070fc`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_6

        {
            "reg": [
                {"name": "controller_last_addr_6[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x100 = 0xf0007100`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6

        {
            "reg": [
                {"name": "controller_last_active_row_6[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x104 = 0xf0007104`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_7

        {
            "reg": [
                {"name": "controller_last_addr_7[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x108 = 0xf0007108`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7

        {
            "reg": [
                {"name": "controller_last_active_row_7[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_8
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x10c = 0xf000710c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_8

        {
            "reg": [
                {"name": "controller_last_addr_8[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x110 = 0xf0007110`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8

        {
            "reg": [
                {"name": "controller_last_active_row_8[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_9
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x114 = 0xf0007114`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_9

        {
            "reg": [
                {"name": "controller_last_addr_9[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x118 = 0xf0007118`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9

        {
            "reg": [
                {"name": "controller_last_active_row_9[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_10
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x11c = 0xf000711c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_10

        {
            "reg": [
                {"name": "controller_last_addr_10[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x120 = 0xf0007120`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10

        {
            "reg": [
                {"name": "controller_last_active_row_10[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_11
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x124 = 0xf0007124`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_11

        {
            "reg": [
                {"name": "controller_last_addr_11[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x128 = 0xf0007128`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11

        {
            "reg": [
                {"name": "controller_last_active_row_11[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_12
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x12c = 0xf000712c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_12

        {
            "reg": [
                {"name": "controller_last_addr_12[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x130 = 0xf0007130`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12

        {
            "reg": [
                {"name": "controller_last_active_row_12[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_13
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x134 = 0xf0007134`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_13

        {
            "reg": [
                {"name": "controller_last_addr_13[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x138 = 0xf0007138`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13

        {
            "reg": [
                {"name": "controller_last_active_row_13[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_14
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x13c = 0xf000713c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_14

        {
            "reg": [
                {"name": "controller_last_addr_14[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x140 = 0xf0007140`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14

        {
            "reg": [
                {"name": "controller_last_active_row_14[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_15
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x144 = 0xf0007144`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_15

        {
            "reg": [
                {"name": "controller_last_addr_15[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x148 = 0xf0007148`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15

        {
            "reg": [
                {"name": "controller_last_active_row_15[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_16
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x14c = 0xf000714c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_16

        {
            "reg": [
                {"name": "controller_last_addr_16[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x150 = 0xf0007150`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16

        {
            "reg": [
                {"name": "controller_last_active_row_16[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_17
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x154 = 0xf0007154`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_17

        {
            "reg": [
                {"name": "controller_last_addr_17[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x158 = 0xf0007158`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17

        {
            "reg": [
                {"name": "controller_last_active_row_17[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_18
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x15c = 0xf000715c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_18

        {
            "reg": [
                {"name": "controller_last_addr_18[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x160 = 0xf0007160`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18

        {
            "reg": [
                {"name": "controller_last_active_row_18[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_19
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x164 = 0xf0007164`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_19

        {
            "reg": [
                {"name": "controller_last_addr_19[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x168 = 0xf0007168`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19

        {
            "reg": [
                {"name": "controller_last_active_row_19[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_20
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x16c = 0xf000716c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_20

        {
            "reg": [
                {"name": "controller_last_addr_20[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x170 = 0xf0007170`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20

        {
            "reg": [
                {"name": "controller_last_active_row_20[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_21
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x174 = 0xf0007174`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_21

        {
            "reg": [
                {"name": "controller_last_addr_21[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x178 = 0xf0007178`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21

        {
            "reg": [
                {"name": "controller_last_active_row_21[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_22
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x17c = 0xf000717c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_22

        {
            "reg": [
                {"name": "controller_last_addr_22[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x180 = 0xf0007180`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22

        {
            "reg": [
                {"name": "controller_last_active_row_22[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_23
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x184 = 0xf0007184`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_23

        {
            "reg": [
                {"name": "controller_last_addr_23[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x188 = 0xf0007188`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23

        {
            "reg": [
                {"name": "controller_last_active_row_23[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_24
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x18c = 0xf000718c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_24

        {
            "reg": [
                {"name": "controller_last_addr_24[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x190 = 0xf0007190`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24

        {
            "reg": [
                {"name": "controller_last_active_row_24[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_25
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x194 = 0xf0007194`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_25

        {
            "reg": [
                {"name": "controller_last_addr_25[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x198 = 0xf0007198`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25

        {
            "reg": [
                {"name": "controller_last_active_row_25[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_26
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x19c = 0xf000719c`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_26

        {
            "reg": [
                {"name": "controller_last_addr_26[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1a0 = 0xf00071a0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26

        {
            "reg": [
                {"name": "controller_last_active_row_26[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_27
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1a4 = 0xf00071a4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_27

        {
            "reg": [
                {"name": "controller_last_addr_27[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1a8 = 0xf00071a8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27

        {
            "reg": [
                {"name": "controller_last_active_row_27[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_28
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1ac = 0xf00071ac`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_28

        {
            "reg": [
                {"name": "controller_last_addr_28[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1b0 = 0xf00071b0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28

        {
            "reg": [
                {"name": "controller_last_active_row_28[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_29
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1b4 = 0xf00071b4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_29

        {
            "reg": [
                {"name": "controller_last_addr_29[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1b8 = 0xf00071b8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29

        {
            "reg": [
                {"name": "controller_last_active_row_29[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_30
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1bc = 0xf00071bc`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_30

        {
            "reg": [
                {"name": "controller_last_addr_30[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1c0 = 0xf00071c0`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30

        {
            "reg": [
                {"name": "controller_last_active_row_30[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ADDR_31
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1c4 = 0xf00071c4`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ADDR_31

        {
            "reg": [
                {"name": "controller_last_addr_31[25:0]", "bits": 26},
                {"bits": 6},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0007000 + 0x1c8 = 0xf00071c8`


    .. wavedrom::
        :caption: SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31

        {
            "reg": [
                {"name": "controller_last_active_row_31[17:0]", "bits": 18},
                {"bits": 14},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


