#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Aug  7 20:27:25 2025
# Process ID: 14565
# Current directory: /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/vivado.log
# Journal file: /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/vivado.jou
# Running On: cadence25, OS: Linux, CPU Frequency: 3549.414 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
## }
## set sv_files {
##     ../rtl/vga_pkg.sv
##     ../rtl/vga_timing.sv
##     ../rtl/draw_bg.sv
##     ../rtl/top_vga.sv
##     ../rtl/draw_rect.sv
##     ../rtl/move_ctr_fsm.sv
##     ../rtl/vga_if.sv
##     ../rtl/keyboard/keyboard_ctl.sv
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     ../fpga/rtl/clk_wiz_0.v
##     ../fpga/rtl/clk_wiz_0_clk_wiz.v
## }
## set vhdl_files {
##     ../rtl/keyboard/Ps2Interface.vhd
## }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug  7 20:27:39 2025] Launched synth_1...
Run output will be captured here: /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/synth_1/runme.log
[Thu Aug  7 20:27:39 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15178
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1482 ; free virtual = 13628
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (7#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:15]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (7#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (7#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (7#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_timing.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (8#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_timing.sv:10]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_bg.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (9#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_bg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_rect.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (10#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_rect.sv:10]
WARNING: [Synth 8-3848] Net tim_bg\.rgb in module/entity top_vga does not have driver. [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_if.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (11#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (12#1) [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:15]
WARNING: [Synth 8-7129] Port in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_clk in module top_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_data in module top_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk100MHz in module top_vga is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1252 ; free virtual = 13399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 2182 ; free virtual = 14328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 2182 ; free virtual = 14328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 2174 ; free virtual = 14320
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk], [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk], [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 2089 ; free virtual = 14236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 2089 ; free virtual = 14236
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2158 ; free virtual = 14304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2158 ; free virtual = 14304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2158 ; free virtual = 14304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2150 ; free virtual = 14297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port PS2Clk in module top_vga_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2Data in module top_vga_basys3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2135 ; free virtual = 14286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2019 ; free virtual = 14170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2019 ; free virtual = 14170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2017 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_draw_rect/out\.hsync_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_draw_rect/out\.vsync_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    10|
|5     |LUT1       |    23|
|6     |LUT2       |    24|
|7     |LUT3       |    10|
|8     |LUT4       |     4|
|9     |LUT5       |    25|
|10    |LUT6       |    22|
|11    |MMCME2_ADV |     1|
|12    |ODDR       |     1|
|13    |SRL16E     |     2|
|14    |FDRE       |   145|
|15    |IBUF       |     2|
|16    |OBUF       |    15|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2016 ; free virtual = 14167
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 2067 ; free virtual = 14218
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 2067 ; free virtual = 14218
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 2061 ; free virtual = 14212
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 2096 ; free virtual = 14247
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Synth Design complete, checksum: e9a50cfb
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.727 ; gain = 64.031 ; free physical = 2296 ; free virtual = 14446
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 20:28:17 2025...
[Thu Aug  7 20:28:27 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 3102 ; free virtual = 15248
[Thu Aug  7 20:28:27 2025] Launched impl_1...
Run output will be captured here: /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/runme.log
[Thu Aug  7 20:28:27 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.820 ; gain = 0.000 ; free physical = 2535 ; free virtual = 14680
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk], [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk], [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/top_vga_basys3.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.695 ; gain = 71.969 ; free physical = 2055 ; free virtual = 14201
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0.xdc]
Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.699 ; gain = 0.000 ; free physical = 2055 ; free virtual = 14201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2845.699 ; gain = 127.996 ; free physical = 2055 ; free virtual = 14201
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2909.727 ; gain = 64.027 ; free physical = 2033 ; free virtual = 14179

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20b8e0c4c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.727 ; gain = 0.000 ; free physical = 2040 ; free virtual = 14184

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_vga_timing/vcount[10]_i_1 into driver instance u_top_vga/u_vga_timing/hcount[5]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 143fa4c82

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13962
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 143fa4c82

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13962
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12529862b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13961
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 10 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21db929cf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13962
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21db929cf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13962
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c36663da

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1816 ; free virtual = 13962
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |              10  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.633 ; gain = 0.000 ; free physical = 1815 ; free virtual = 13961
Ending Logic Optimization Task | Checksum: 12d244c9c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3122.633 ; gain = 0.004 ; free physical = 1815 ; free virtual = 13961

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12d244c9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.633 ; gain = 0.000 ; free physical = 1816 ; free virtual = 13962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d244c9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.633 ; gain = 0.000 ; free physical = 1816 ; free virtual = 13962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.633 ; gain = 0.000 ; free physical = 1816 ; free virtual = 13962
Ending Netlist Obfuscation Task | Checksum: 12d244c9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.633 ; gain = 0.000 ; free physical = 1816 ; free virtual = 13962
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3130.637 ; gain = 0.004 ; free physical = 1805 ; free virtual = 13952
INFO: [Common 17-1381] The checkpoint '/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1744 ; free virtual = 13889
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd90c7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1744 ; free virtual = 13889
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1744 ; free virtual = 13889

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106ab116b

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1773 ; free virtual = 13919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1eacbd1

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1788 ; free virtual = 13934

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1eacbd1

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1788 ; free virtual = 13934
Phase 1 Placer Initialization | Checksum: 1a1eacbd1

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1788 ; free virtual = 13934

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15cb3f73c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1787 ; free virtual = 13932

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9056feb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1787 ; free virtual = 13933

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c9056feb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1787 ; free virtual = 13933

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1771 ; free virtual = 13917

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18a2e3fab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1771 ; free virtual = 13917
Phase 2.4 Global Placement Core | Checksum: 142862f16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1770 ; free virtual = 13916
Phase 2 Global Placement | Checksum: 142862f16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1770 ; free virtual = 13916

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0cafaac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1770 ; free virtual = 13916

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a928bf59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd8a0dcf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13cbe57cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1863f9aab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 229d3c7bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2372f1258

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915
Phase 3 Detail Placement | Checksum: 2372f1258

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13915

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25ccde0fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=20.725 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c33d8649

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 223695119

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
Phase 4.1.1.1 BUFG Insertion | Checksum: 25ccde0fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=20.725. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2395252f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
Phase 4.1 Post Commit Optimization | Checksum: 2395252f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2395252f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2395252f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
Phase 4.3 Placer Reporting | Checksum: 2395252f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f1335ce1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
Ending Placer Task | Checksum: 18bb6d617

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1769 ; free virtual = 13914
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1783 ; free virtual = 13931
INFO: [Common 17-1381] The checkpoint '/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1775 ; free virtual = 13921
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1781 ; free virtual = 13927
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1748 ; free virtual = 13896
INFO: [Common 17-1381] The checkpoint '/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e923dfa1 ConstDB: 0 ShapeSum: a292f676 RouteDB: 0
Post Restoration Checksum: NetGraph: 381e3b88 NumContArr: 5d3a0866 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 955843ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1638 ; free virtual = 13785

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 955843ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3274.145 ; gain = 0.000 ; free physical = 1639 ; free virtual = 13786

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 955843ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3274.742 ; gain = 0.598 ; free physical = 1606 ; free virtual = 13753

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 955843ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3274.742 ; gain = 0.598 ; free physical = 1606 ; free virtual = 13753
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11fc94a4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.742 ; gain = 11.598 ; free physical = 1600 ; free virtual = 13747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.706 | TNS=0.000  | WHS=-0.131 | THS=-3.747 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 189
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 189
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 154c38eec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.742 ; gain = 14.598 ; free physical = 1600 ; free virtual = 13746

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 154c38eec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.742 ; gain = 14.598 ; free physical = 1600 ; free virtual = 13746
Phase 3 Initial Routing | Checksum: 132e0a56b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1601 ; free virtual = 13747

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.211 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ddcdbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748
Phase 4 Rip-up And Reroute | Checksum: 14ddcdbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14ddcdbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ddcdbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748
Phase 5 Delay and Skew Optimization | Checksum: 14ddcdbdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14f0656e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.290 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14f0656e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748
Phase 6 Post Hold Fix | Checksum: 14f0656e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0333254 %
  Global Horizontal Routing Utilization  = 0.033316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ed525e6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ed525e6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.758 ; gain = 46.613 ; free physical = 1602 ; free virtual = 13748

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174ad02d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.777 ; gain = 94.633 ; free physical = 1601 ; free virtual = 13748

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.290 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174ad02d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.777 ; gain = 94.633 ; free physical = 1601 ; free virtual = 13748
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.777 ; gain = 94.633 ; free physical = 1635 ; free virtual = 13781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3368.777 ; gain = 94.633 ; free physical = 1635 ; free virtual = 13781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3368.777 ; gain = 0.000 ; free physical = 1631 ; free virtual = 13778
INFO: [Common 17-1381] The checkpoint '/home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3635.766 ; gain = 230.215 ; free physical = 1609 ; free virtual = 13757
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 20:29:30 2025...
[Thu Aug  7 20:29:30 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2717.812 ; gain = 0.000 ; free physical = 3098 ; free virtual = 15248
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 20:29:30 2025...
