INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/div_gen_1/sim/div_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
