============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 09:18:47 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.321068s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (49.7%)

RUN-1004 : used memory is 268 MB, reserved memory is 245 MB, peak memory is 273 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84928683311104"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 70 trigger nets, 70 data nets.
KIT-1004 : Chipwatcher code = 0100111000001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=182) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=182) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=182)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=182)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=70,BUS_CTRL_NUM=160,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0100110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb01011100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13768/23 useful/useless nets, 11493/12 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-1032 : 13339/4 useful/useless nets, 12070/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13323/16 useful/useless nets, 12058/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 566 better
SYN-1014 : Optimize round 2
SYN-1032 : 12891/45 useful/useless nets, 11626/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.100725s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (65.3%)

RUN-1004 : used memory is 280 MB, reserved memory is 255 MB, peak memory is 282 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13527/2 useful/useless nets, 12269/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54932, tnet num: 13527, tinst num: 12268, tnode num: 67708, tedge num: 89033.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13527 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 317 (3.23), #lev = 7 (1.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 317 (3.23), #lev = 7 (1.58)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 674 instances into 317 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 531 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.986310s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (61.4%)

RUN-1004 : used memory is 303 MB, reserved memory is 291 MB, peak memory is 427 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.217028s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (62.7%)

RUN-1004 : used memory is 303 MB, reserved memory is 291 MB, peak memory is 427 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (383 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10942 instances
RUN-0007 : 6477 luts, 3480 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12233 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7108 nets have 2 pins
RUN-1001 : 3767 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 319 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1490     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     958     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     19     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 84
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10940 instances, 6477 luts, 3480 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52147, tnet num: 12231, tinst num: 10940, tnode num: 63890, tedge num: 85352.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.033355s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (48.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.88273e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10940.
PHY-3001 : Level 1 #clusters 1602.
PHY-3001 : End clustering;  0.083708s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 872037, overlap = 323.781
PHY-3002 : Step(2): len = 788364, overlap = 352.656
PHY-3002 : Step(3): len = 547595, overlap = 485.5
PHY-3002 : Step(4): len = 480501, overlap = 537.375
PHY-3002 : Step(5): len = 391691, overlap = 608.438
PHY-3002 : Step(6): len = 333384, overlap = 640.562
PHY-3002 : Step(7): len = 267338, overlap = 701.344
PHY-3002 : Step(8): len = 232447, overlap = 737.969
PHY-3002 : Step(9): len = 202909, overlap = 786.469
PHY-3002 : Step(10): len = 183094, overlap = 847.125
PHY-3002 : Step(11): len = 164153, overlap = 867.969
PHY-3002 : Step(12): len = 149628, overlap = 874.844
PHY-3002 : Step(13): len = 140183, overlap = 896.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12387e-06
PHY-3002 : Step(14): len = 154035, overlap = 876.219
PHY-3002 : Step(15): len = 198428, overlap = 775.312
PHY-3002 : Step(16): len = 211329, overlap = 698.906
PHY-3002 : Step(17): len = 213822, overlap = 656.562
PHY-3002 : Step(18): len = 207946, overlap = 632.5
PHY-3002 : Step(19): len = 205319, overlap = 630.562
PHY-3002 : Step(20): len = 197880, overlap = 609
PHY-3002 : Step(21): len = 194796, overlap = 610.188
PHY-3002 : Step(22): len = 192787, overlap = 605.656
PHY-3002 : Step(23): len = 191116, overlap = 625.094
PHY-3002 : Step(24): len = 189097, overlap = 653.438
PHY-3002 : Step(25): len = 187612, overlap = 648.906
PHY-3002 : Step(26): len = 186871, overlap = 642.406
PHY-3002 : Step(27): len = 185422, overlap = 662.344
PHY-3002 : Step(28): len = 184118, overlap = 659.625
PHY-3002 : Step(29): len = 183366, overlap = 646.188
PHY-3002 : Step(30): len = 182470, overlap = 653.625
PHY-3002 : Step(31): len = 181790, overlap = 658.406
PHY-3002 : Step(32): len = 179892, overlap = 657.938
PHY-3002 : Step(33): len = 178978, overlap = 664.781
PHY-3002 : Step(34): len = 177161, overlap = 661.438
PHY-3002 : Step(35): len = 176397, overlap = 670.719
PHY-3002 : Step(36): len = 176080, overlap = 694.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.24774e-06
PHY-3002 : Step(37): len = 182494, overlap = 670.719
PHY-3002 : Step(38): len = 195403, overlap = 638.438
PHY-3002 : Step(39): len = 202341, overlap = 624.688
PHY-3002 : Step(40): len = 207160, overlap = 619.438
PHY-3002 : Step(41): len = 208779, overlap = 606.594
PHY-3002 : Step(42): len = 209305, overlap = 607.031
PHY-3002 : Step(43): len = 207600, overlap = 619.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.49547e-06
PHY-3002 : Step(44): len = 217512, overlap = 585.062
PHY-3002 : Step(45): len = 232991, overlap = 538.094
PHY-3002 : Step(46): len = 242833, overlap = 519.156
PHY-3002 : Step(47): len = 248089, overlap = 481.469
PHY-3002 : Step(48): len = 249146, overlap = 445.781
PHY-3002 : Step(49): len = 250082, overlap = 435.469
PHY-3002 : Step(50): len = 249287, overlap = 434.5
PHY-3002 : Step(51): len = 248404, overlap = 450.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.69909e-05
PHY-3002 : Step(52): len = 263192, overlap = 397.031
PHY-3002 : Step(53): len = 284910, overlap = 343.625
PHY-3002 : Step(54): len = 295290, overlap = 335.562
PHY-3002 : Step(55): len = 297737, overlap = 325.938
PHY-3002 : Step(56): len = 295875, overlap = 328.625
PHY-3002 : Step(57): len = 293767, overlap = 344.062
PHY-3002 : Step(58): len = 292045, overlap = 338.156
PHY-3002 : Step(59): len = 291409, overlap = 349.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.39819e-05
PHY-3002 : Step(60): len = 308269, overlap = 338.188
PHY-3002 : Step(61): len = 323765, overlap = 308.156
PHY-3002 : Step(62): len = 332778, overlap = 280.281
PHY-3002 : Step(63): len = 337421, overlap = 272.188
PHY-3002 : Step(64): len = 339395, overlap = 266.125
PHY-3002 : Step(65): len = 340272, overlap = 262.375
PHY-3002 : Step(66): len = 337886, overlap = 261.188
PHY-3002 : Step(67): len = 336935, overlap = 265
PHY-3002 : Step(68): len = 337013, overlap = 268.719
PHY-3002 : Step(69): len = 337057, overlap = 270.844
PHY-3002 : Step(70): len = 335896, overlap = 266.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.79638e-05
PHY-3002 : Step(71): len = 350686, overlap = 247.312
PHY-3002 : Step(72): len = 362233, overlap = 238.469
PHY-3002 : Step(73): len = 365019, overlap = 241.375
PHY-3002 : Step(74): len = 368938, overlap = 218.938
PHY-3002 : Step(75): len = 373844, overlap = 207.438
PHY-3002 : Step(76): len = 376119, overlap = 201.156
PHY-3002 : Step(77): len = 373005, overlap = 210.844
PHY-3002 : Step(78): len = 372145, overlap = 206.375
PHY-3002 : Step(79): len = 373191, overlap = 200.344
PHY-3002 : Step(80): len = 373965, overlap = 192.562
PHY-3002 : Step(81): len = 372105, overlap = 191.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135177
PHY-3002 : Step(82): len = 386403, overlap = 167.188
PHY-3002 : Step(83): len = 395314, overlap = 152.469
PHY-3002 : Step(84): len = 394619, overlap = 167.094
PHY-3002 : Step(85): len = 395617, overlap = 161.312
PHY-3002 : Step(86): len = 400204, overlap = 136.812
PHY-3002 : Step(87): len = 402169, overlap = 130
PHY-3002 : Step(88): len = 400163, overlap = 138.938
PHY-3002 : Step(89): len = 399894, overlap = 131
PHY-3002 : Step(90): len = 401345, overlap = 122.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000270354
PHY-3002 : Step(91): len = 411903, overlap = 112.25
PHY-3002 : Step(92): len = 417715, overlap = 105.219
PHY-3002 : Step(93): len = 416806, overlap = 100.281
PHY-3002 : Step(94): len = 417491, overlap = 108.719
PHY-3002 : Step(95): len = 421138, overlap = 107.156
PHY-3002 : Step(96): len = 423087, overlap = 104.75
PHY-3002 : Step(97): len = 421519, overlap = 103.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000478017
PHY-3002 : Step(98): len = 427140, overlap = 87.9688
PHY-3002 : Step(99): len = 431887, overlap = 84.0312
PHY-3002 : Step(100): len = 431356, overlap = 86.4062
PHY-3002 : Step(101): len = 432050, overlap = 80.7812
PHY-3002 : Step(102): len = 435385, overlap = 78.0938
PHY-3002 : Step(103): len = 437574, overlap = 88
PHY-3002 : Step(104): len = 436589, overlap = 92.25
PHY-3002 : Step(105): len = 437123, overlap = 88.875
PHY-3002 : Step(106): len = 439958, overlap = 84.5
PHY-3002 : Step(107): len = 441462, overlap = 87.9062
PHY-3002 : Step(108): len = 439986, overlap = 92.1562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000871693
PHY-3002 : Step(109): len = 443648, overlap = 87.25
PHY-3002 : Step(110): len = 447829, overlap = 84.875
PHY-3002 : Step(111): len = 448757, overlap = 82.6562
PHY-3002 : Step(112): len = 450839, overlap = 75.625
PHY-3002 : Step(113): len = 454269, overlap = 70.3438
PHY-3002 : Step(114): len = 456469, overlap = 73.8438
PHY-3002 : Step(115): len = 455886, overlap = 74
PHY-3002 : Step(116): len = 456307, overlap = 62.7188
PHY-3002 : Step(117): len = 457575, overlap = 62.0312
PHY-3002 : Step(118): len = 458438, overlap = 55.375
PHY-3002 : Step(119): len = 458843, overlap = 66.3438
PHY-3002 : Step(120): len = 458415, overlap = 70.0625
PHY-3002 : Step(121): len = 458552, overlap = 66.2188
PHY-3002 : Step(122): len = 459374, overlap = 66.4062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00155998
PHY-3002 : Step(123): len = 461307, overlap = 64.6562
PHY-3002 : Step(124): len = 463595, overlap = 64.2812
PHY-3002 : Step(125): len = 464716, overlap = 59.875
PHY-3002 : Step(126): len = 466589, overlap = 55.125
PHY-3002 : Step(127): len = 468131, overlap = 56.4375
PHY-3002 : Step(128): len = 469285, overlap = 56.375
PHY-3002 : Step(129): len = 469478, overlap = 53.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021738s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (71.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617632, over cnt = 1428(4%), over = 8175, worst = 53
PHY-1001 : End global iterations;  0.314435s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (49.7%)

PHY-1001 : Congestion index: top1 = 83.60, top5 = 65.85, top10 = 55.45, top15 = 48.88.
PHY-3001 : End congestion estimation;  0.440424s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (53.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426896s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199618
PHY-3002 : Step(130): len = 509978, overlap = 18.5
PHY-3002 : Step(131): len = 513644, overlap = 15.0625
PHY-3002 : Step(132): len = 514033, overlap = 11.3438
PHY-3002 : Step(133): len = 511639, overlap = 10.7812
PHY-3002 : Step(134): len = 510900, overlap = 8.21875
PHY-3002 : Step(135): len = 511116, overlap = 5.53125
PHY-3002 : Step(136): len = 510051, overlap = 5.25
PHY-3002 : Step(137): len = 508380, overlap = 6.8125
PHY-3002 : Step(138): len = 505934, overlap = 6.96875
PHY-3002 : Step(139): len = 503107, overlap = 6.375
PHY-3002 : Step(140): len = 500485, overlap = 7.59375
PHY-3002 : Step(141): len = 498001, overlap = 7.34375
PHY-3002 : Step(142): len = 495088, overlap = 7.78125
PHY-3002 : Step(143): len = 492862, overlap = 6.84375
PHY-3002 : Step(144): len = 490400, overlap = 7.375
PHY-3002 : Step(145): len = 488047, overlap = 7.625
PHY-3002 : Step(146): len = 486872, overlap = 7.9375
PHY-3002 : Step(147): len = 485374, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000399235
PHY-3002 : Step(148): len = 486642, overlap = 8.8125
PHY-3002 : Step(149): len = 492584, overlap = 8.5
PHY-3002 : Step(150): len = 495313, overlap = 7.8125
PHY-3002 : Step(151): len = 496280, overlap = 8.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000798471
PHY-3002 : Step(152): len = 499312, overlap = 8.40625
PHY-3002 : Step(153): len = 506909, overlap = 8
PHY-3002 : Step(154): len = 512412, overlap = 8.90625
PHY-3002 : Step(155): len = 512285, overlap = 9.375
PHY-3002 : Step(156): len = 512933, overlap = 9.8125
PHY-3002 : Step(157): len = 513997, overlap = 9.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 105/12233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622128, over cnt = 1992(5%), over = 8463, worst = 43
PHY-1001 : End global iterations;  0.418305s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.2%)

PHY-1001 : Congestion index: top1 = 80.22, top5 = 59.67, top10 = 51.42, top15 = 46.61.
PHY-3001 : End congestion estimation;  0.546851s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (71.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439981s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (74.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182077
PHY-3002 : Step(158): len = 511815, overlap = 119.406
PHY-3002 : Step(159): len = 509354, overlap = 93.5
PHY-3002 : Step(160): len = 504368, overlap = 88.9062
PHY-3002 : Step(161): len = 498762, overlap = 91.5
PHY-3002 : Step(162): len = 494420, overlap = 87.0938
PHY-3002 : Step(163): len = 491767, overlap = 81.9688
PHY-3002 : Step(164): len = 487977, overlap = 81.3438
PHY-3002 : Step(165): len = 485161, overlap = 80.5
PHY-3002 : Step(166): len = 481807, overlap = 75.7188
PHY-3002 : Step(167): len = 478291, overlap = 68.4062
PHY-3002 : Step(168): len = 475332, overlap = 69.6562
PHY-3002 : Step(169): len = 472535, overlap = 64.9062
PHY-3002 : Step(170): len = 470372, overlap = 65.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000364154
PHY-3002 : Step(171): len = 471692, overlap = 66.3125
PHY-3002 : Step(172): len = 474067, overlap = 64.8125
PHY-3002 : Step(173): len = 475128, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000669331
PHY-3002 : Step(174): len = 478872, overlap = 61.5
PHY-3002 : Step(175): len = 485044, overlap = 56.875
PHY-3002 : Step(176): len = 489759, overlap = 52.5625
PHY-3002 : Step(177): len = 492919, overlap = 49.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52147, tnet num: 12231, tinst num: 10940, tnode num: 63890, tedge num: 85352.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 314.91 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 495/12233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610472, over cnt = 2047(5%), over = 7035, worst = 33
PHY-1001 : End global iterations;  0.449354s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (80.0%)

PHY-1001 : Congestion index: top1 = 63.30, top5 = 52.24, top10 = 46.46, top15 = 42.89.
PHY-1001 : End incremental global routing;  0.588507s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (77.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.435937s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (60.9%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10830 has valid locations, 65 needs to be replaced
PHY-3001 : design contains 10998 instances, 6512 luts, 3503 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 497646
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10123/12291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615584, over cnt = 2069(5%), over = 7085, worst = 33
PHY-1001 : End global iterations;  0.084743s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.8%)

PHY-1001 : Congestion index: top1 = 63.32, top5 = 52.30, top10 = 46.54, top15 = 43.01.
PHY-3001 : End congestion estimation;  0.231635s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (80.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52363, tnet num: 12289, tinst num: 10998, tnode num: 64175, tedge num: 85668.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.261642s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (74.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(178): len = 497236, overlap = 0
PHY-3002 : Step(179): len = 497149, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10143/12291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 614320, over cnt = 2071(5%), over = 7093, worst = 33
PHY-1001 : End global iterations;  0.076222s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.0%)

PHY-1001 : Congestion index: top1 = 63.38, top5 = 52.40, top10 = 46.62, top15 = 43.03.
PHY-3001 : End congestion estimation;  0.234562s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.474403s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0013767
PHY-3002 : Step(180): len = 497222, overlap = 49.7188
PHY-3002 : Step(181): len = 497284, overlap = 49.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0027534
PHY-3002 : Step(182): len = 497337, overlap = 49.3125
PHY-3002 : Step(183): len = 497371, overlap = 49.2188
PHY-3001 : Final: Len = 497371, Over = 49.2188
PHY-3001 : End incremental placement;  2.543037s wall, 1.609375s user + 0.062500s system = 1.671875s CPU (65.7%)

OPT-1001 : Total overflow 316.25 peak overflow 4.41
OPT-1001 : End high-fanout net optimization;  3.837358s wall, 2.546875s user + 0.078125s system = 2.625000s CPU (68.4%)

OPT-1001 : Current memory(MB): used = 538, reserve = 521, peak = 542.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10142/12291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615000, over cnt = 2061(5%), over = 6990, worst = 33
PHY-1002 : len = 646176, over cnt = 1311(3%), over = 3454, worst = 22
PHY-1002 : len = 669440, over cnt = 476(1%), over = 1285, worst = 22
PHY-1002 : len = 677952, over cnt = 162(0%), over = 396, worst = 15
PHY-1002 : len = 681840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809514s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 53.34, top5 = 46.47, top10 = 42.89, top15 = 40.41.
OPT-1001 : End congestion update;  0.961857s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (71.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383958s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (77.3%)

OPT-0007 : Start: WNS -3861 TNS -153902 NUM_FEPS 300
OPT-0007 : Iter 1: improved WNS -3861 TNS -126902 NUM_FEPS 300 with 40 cells processed and 2150 slack improved
OPT-0007 : Iter 2: improved WNS -3861 TNS -126552 NUM_FEPS 300 with 11 cells processed and 350 slack improved
OPT-0007 : Iter 3: improved WNS -3861 TNS -126402 NUM_FEPS 300 with 3 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.372911s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (71.7%)

OPT-1001 : Current memory(MB): used = 538, reserve = 521, peak = 542.
OPT-1001 : End physical optimization;  6.344828s wall, 4.296875s user + 0.078125s system = 4.375000s CPU (69.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6512 LUT to BLE ...
SYN-4008 : Packed 6512 LUT and 1250 SEQ to BLE.
SYN-4003 : Packing 2253 remaining SEQ's ...
SYN-4005 : Packed 1702 SEQ with LUT/SLICE
SYN-4006 : 3709 single LUT's are left
SYN-4006 : 551 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7063/8634 primitive instances ...
PHY-3001 : End packing;  0.469996s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4896 instances
RUN-1001 : 2378 mslices, 2378 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11233 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5828 nets have 2 pins
RUN-1001 : 3911 nets have [3 - 5] pins
RUN-1001 : 870 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4894 instances, 4756 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 509677, Over = 115
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5711/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669592, over cnt = 1310(3%), over = 2042, worst = 8
PHY-1002 : len = 676072, over cnt = 701(1%), over = 913, worst = 6
PHY-1002 : len = 682040, over cnt = 258(0%), over = 326, worst = 5
PHY-1002 : len = 684848, over cnt = 107(0%), over = 138, worst = 5
PHY-1002 : len = 686784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.803111s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 54.48, top5 = 46.90, top10 = 43.13, top15 = 40.61.
PHY-3001 : End congestion estimation;  1.021055s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (65.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49002, tnet num: 11231, tinst num: 4894, tnode num: 58161, tedge num: 82771.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.389422s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (58.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.00178e-05
PHY-3002 : Step(184): len = 499367, overlap = 116
PHY-3002 : Step(185): len = 492542, overlap = 121.5
PHY-3002 : Step(186): len = 489002, overlap = 125.25
PHY-3002 : Step(187): len = 486183, overlap = 134
PHY-3002 : Step(188): len = 484438, overlap = 140.5
PHY-3002 : Step(189): len = 483036, overlap = 144.5
PHY-3002 : Step(190): len = 482064, overlap = 143.75
PHY-3002 : Step(191): len = 481043, overlap = 148.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140036
PHY-3002 : Step(192): len = 487567, overlap = 137
PHY-3002 : Step(193): len = 494884, overlap = 122.75
PHY-3002 : Step(194): len = 494767, overlap = 120.5
PHY-3002 : Step(195): len = 494727, overlap = 120.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272969
PHY-3002 : Step(196): len = 502316, overlap = 103.75
PHY-3002 : Step(197): len = 511398, overlap = 94
PHY-3002 : Step(198): len = 517354, overlap = 87.75
PHY-3002 : Step(199): len = 516087, overlap = 91.25
PHY-3002 : Step(200): len = 514674, overlap = 92.5
PHY-3002 : Step(201): len = 514388, overlap = 91
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.859683s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (5.5%)

PHY-3001 : Trial Legalized: Len = 555388
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 674/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682832, over cnt = 1733(4%), over = 2890, worst = 9
PHY-1002 : len = 696912, over cnt = 872(2%), over = 1213, worst = 6
PHY-1002 : len = 702952, over cnt = 500(1%), over = 680, worst = 4
PHY-1002 : len = 707152, over cnt = 304(0%), over = 431, worst = 4
PHY-1002 : len = 711496, over cnt = 70(0%), over = 103, worst = 4
PHY-1001 : End global iterations;  1.032339s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 53.86, top5 = 47.63, top10 = 44.25, top15 = 41.82.
PHY-3001 : End congestion estimation;  1.256417s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (47.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.461683s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156706
PHY-3002 : Step(202): len = 540832, overlap = 13.5
PHY-3002 : Step(203): len = 532595, overlap = 22.5
PHY-3002 : Step(204): len = 525726, overlap = 31
PHY-3002 : Step(205): len = 519353, overlap = 42
PHY-3002 : Step(206): len = 516308, overlap = 48.25
PHY-3002 : Step(207): len = 514602, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313412
PHY-3002 : Step(208): len = 521072, overlap = 51.25
PHY-3002 : Step(209): len = 524780, overlap = 46.5
PHY-3002 : Step(210): len = 527607, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000626824
PHY-3002 : Step(211): len = 532891, overlap = 47
PHY-3002 : Step(212): len = 542811, overlap = 39.25
PHY-3002 : Step(213): len = 547203, overlap = 35.5
PHY-3002 : Step(214): len = 550129, overlap = 38.25
PHY-3002 : Step(215): len = 551741, overlap = 37.25
PHY-3002 : Step(216): len = 552734, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010820s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 566314, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031819s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 67 instances has been re-located, deltaX = 12, deltaY = 44, maxDist = 1.
PHY-3001 : Final: Len = 567324, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49002, tnet num: 11231, tinst num: 4894, tnode num: 58161, tedge num: 82771.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.043097s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (82.4%)

RUN-1004 : used memory is 504 MB, reserved memory is 497 MB, peak memory is 553 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2331/11233.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 705544, over cnt = 1641(4%), over = 2542, worst = 7
PHY-1002 : len = 714192, over cnt = 966(2%), over = 1371, worst = 7
PHY-1002 : len = 726912, over cnt = 230(0%), over = 319, worst = 4
PHY-1002 : len = 729784, over cnt = 81(0%), over = 118, worst = 4
PHY-1002 : len = 731464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.068579s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (64.3%)

PHY-1001 : Congestion index: top1 = 52.11, top5 = 45.68, top10 = 42.32, top15 = 40.15.
PHY-1001 : End incremental global routing;  1.281947s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (65.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.485092s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (54.8%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4788 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 4903 instances, 4765 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 569137
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10326/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733192, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 733272, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 733432, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 733480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.413957s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.8%)

PHY-1001 : Congestion index: top1 = 52.11, top5 = 45.78, top10 = 42.40, top15 = 40.24.
PHY-3001 : End congestion estimation;  0.637098s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (61.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49101, tnet num: 11243, tinst num: 4903, tnode num: 58287, tedge num: 82930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.045414s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (49.3%)

RUN-1004 : used memory is 531 MB, reserved memory is 520 MB, peak memory is 561 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.498313s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (56.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 568171, overlap = 0
PHY-3002 : Step(218): len = 567970, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10320/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 732040, over cnt = 23(0%), over = 33, worst = 4
PHY-1002 : len = 732160, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 732200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 732208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.387932s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.1%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 45.76, top10 = 42.37, top15 = 40.19.
PHY-3001 : End congestion estimation;  0.606583s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (28.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.468411s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71142e-05
PHY-3002 : Step(219): len = 568086, overlap = 0.75
PHY-3002 : Step(220): len = 568086, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 568106, Over = 0
PHY-3001 : End spreading;  0.027746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 568106, Over = 0
PHY-3001 : End incremental placement;  3.510629s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (47.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.578608s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 571, reserve = 557, peak = 573.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10327/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 732488, over cnt = 15(0%), over = 17, worst = 3
PHY-1002 : len = 732536, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 732624, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 732632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.380216s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (61.6%)

PHY-1001 : Congestion index: top1 = 52.11, top5 = 45.76, top10 = 42.38, top15 = 40.21.
OPT-1001 : End congestion update;  0.583495s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (66.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.371047s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (59.0%)

OPT-0007 : Start: WNS -3656 TNS -113629 NUM_FEPS 215
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4903 instances, 4765 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 584028, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 17 instances has been re-located, deltaX = 3, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 584140, Over = 0
PHY-3001 : End incremental legalization;  0.216547s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (43.3%)

OPT-0007 : Iter 1: improved WNS -3606 TNS -62699 NUM_FEPS 102 with 93 cells processed and 27955 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4903 instances, 4765 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 585886, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.7%)

PHY-3001 : 15 instances has been re-located, deltaX = 4, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 586056, Over = 0
PHY-3001 : End incremental legalization;  0.228959s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (54.6%)

OPT-0007 : Iter 2: improved WNS -3556 TNS -56505 NUM_FEPS 67 with 38 cells processed and 2617 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4903 instances, 4765 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 586410, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031172s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.1%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 586450, Over = 0
PHY-3001 : End incremental legalization;  0.230426s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (61.0%)

OPT-0007 : Iter 3: improved WNS -3556 TNS -56517 NUM_FEPS 66 with 10 cells processed and 1219 slack improved
OPT-1001 : End path based optimization;  1.980276s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 572, reserve = 558, peak = 574.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.378675s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9963/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751648, over cnt = 95(0%), over = 127, worst = 3
PHY-1002 : len = 752040, over cnt = 52(0%), over = 59, worst = 2
PHY-1002 : len = 752424, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 752504, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 752504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.590161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 46.00, top10 = 42.70, top15 = 40.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383656s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3556 TNS -58142 NUM_FEPS 72
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3556ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3499ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11245 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11245 nets
OPT-1001 : End physical optimization;  10.376572s wall, 5.593750s user + 0.031250s system = 5.625000s CPU (54.2%)

RUN-1003 : finish command "place" in  31.057577s wall, 15.828125s user + 1.140625s system = 16.968750s CPU (54.6%)

RUN-1004 : used memory is 504 MB, reserved memory is 487 MB, peak memory is 574 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.157307s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (114.8%)

RUN-1004 : used memory is 505 MB, reserved memory is 488 MB, peak memory is 574 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4905 instances
RUN-1001 : 2378 mslices, 2387 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11245 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5826 nets have 2 pins
RUN-1001 : 3919 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 356 nets have [11 - 20] pins
RUN-1001 : 256 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49101, tnet num: 11243, tinst num: 4903, tnode num: 58287, tedge num: 82930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2378 mslices, 2387 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 711344, over cnt = 1651(4%), over = 2710, worst = 7
PHY-1002 : len = 722848, over cnt = 881(2%), over = 1294, worst = 6
PHY-1002 : len = 734312, over cnt = 268(0%), over = 388, worst = 5
PHY-1002 : len = 739224, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 739312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.947879s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 51.98, top5 = 45.41, top10 = 42.08, top15 = 39.94.
PHY-1001 : End global routing;  1.148176s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (51.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 572, reserve = 559, peak = 574.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 822, reserve = 809, peak = 822.
PHY-1001 : End build detailed router design. 2.770399s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (52.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 137416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.466563s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.9%)

PHY-1001 : Current memory(MB): used = 858, reserve = 845, peak = 858.
PHY-1001 : End phase 1; 1.472287s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9653e+06, over cnt = 1157(0%), over = 1188, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 862, reserve = 849, peak = 862.
PHY-1001 : End initial routed; 27.814576s wall, 20.578125s user + 0.187500s system = 20.765625s CPU (74.7%)

PHY-1001 : Update timing.....
PHY-1001 : 351/10499(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.756   |  -778.644  |  392  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.692855s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (91.4%)

PHY-1001 : Current memory(MB): used = 867, reserve = 855, peak = 867.
PHY-1001 : End phase 2; 29.507494s wall, 22.125000s user + 0.187500s system = 22.312500s CPU (75.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.724ns STNS -774.292ns FEP 391.
PHY-1001 : End OPT Iter 1; 0.233426s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (87.0%)

PHY-1022 : len = 1.96528e+06, over cnt = 1164(0%), over = 1195, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.371559s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92274e+06, over cnt = 282(0%), over = 282, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.401873s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (95.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9216e+06, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.479259s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (91.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.92158e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.202317s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (85.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.92166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.130303s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (83.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.92166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.152183s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.92166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.198689s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (86.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.92166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.268289s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (75.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.92166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.112988s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (69.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.92166e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.107664s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (72.6%)

PHY-1001 : Update timing.....
PHY-1001 : 343/10499(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.724   |  -774.361  |  392  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.706712s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (75.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 332 feed throughs used by 171 nets
PHY-1001 : End commit to database; 1.193017s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (95.6%)

PHY-1001 : Current memory(MB): used = 941, reserve = 931, peak = 941.
PHY-1001 : End phase 3; 7.537673s wall, 6.562500s user + 0.015625s system = 6.578125s CPU (87.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.612ns STNS -774.218ns FEP 392.
PHY-1001 : End OPT Iter 1; 0.248631s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (88.0%)

PHY-1022 : len = 1.92166e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.378816s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (90.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.612ns, -774.218ns, 392}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92166e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.099836s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.3%)

PHY-1001 : Update timing.....
PHY-1001 : 342/10499(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.612   |  -774.218  |  392  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.721332s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (80.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 333 feed throughs used by 172 nets
PHY-1001 : End commit to database; 1.300628s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (73.3%)

PHY-1001 : Current memory(MB): used = 946, reserve = 936, peak = 946.
PHY-1001 : End phase 4; 3.527698s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (78.8%)

PHY-1003 : Routed, final wirelength = 1.92166e+06
PHY-1001 : Current memory(MB): used = 948, reserve = 938, peak = 948.
PHY-1001 : End export database. 0.036368s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.9%)

PHY-1001 : End detail routing;  45.093048s wall, 33.609375s user + 0.234375s system = 33.843750s CPU (75.1%)

RUN-1003 : finish command "route" in  47.707007s wall, 35.109375s user + 0.250000s system = 35.359375s CPU (74.1%)

RUN-1004 : used memory is 892 MB, reserved memory is 882 MB, peak memory is 948 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8619   out of  19600   43.97%
#reg                     3641   out of  19600   18.58%
#le                      9165
  #lut only              5524   out of   9165   60.27%
  #reg only               546   out of   9165    5.96%
  #lut&reg               3095   out of   9165   33.77%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1721
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    246
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               220
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9165   |7774    |845     |3653    |32      |3       |
|  ISP                               |AHBISP                                        |1355   |768     |339     |776     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |578    |275     |145     |339     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |75     |37      |18      |50      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |65     |27      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |3       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |66     |35      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |32      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |133    |93      |40      |38      |0       |0       |
|    u_demosaic                      |demosaic                                      |420    |200     |142     |273     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |106    |37      |31      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |72     |34      |27      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |77     |35      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |86     |48      |33      |67      |0       |0       |
|    u_gamma                         |gamma                                         |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |6      |6       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |16     |12      |4       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |8      |8       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |22     |22      |0       |19      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |36     |36      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |5      |5       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |34     |23      |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |1      |1       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |5       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |144    |76      |18      |115     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |9       |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |17      |0       |33      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |29      |0       |38      |0       |0       |
|  kb                                |Keyboard                                      |104    |88      |16      |51      |0       |0       |
|  sd_reader                         |sd_reader                                     |696    |599     |94      |318     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |310    |273     |34      |150     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |785    |582     |121     |410     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |413    |260     |75      |276     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |150    |92      |21      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |12     |12      |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |29      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |170    |99      |30      |130     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |17      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |30      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |372    |322     |46      |134     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |50     |38      |12      |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |70     |70      |0       |20      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |44     |36      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |113    |95      |18      |35      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |95     |83      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4991   |4922    |51      |1358    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |156    |89      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |779    |516     |131     |500     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |779    |516     |131     |500     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |376    |252     |0       |359     |0       |0       |
|        reg_inst                    |register                                      |374    |250     |0       |357     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |403    |264     |131     |141     |0       |0       |
|        bus_inst                    |bus_top                                       |193    |119     |74      |54      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |17     |11      |6       |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |95     |61      |34      |28      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |81     |47      |34      |17      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |111    |82      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5781  
    #2          2       2351  
    #3          3       939   
    #4          4       629   
    #5        5-10      930   
    #6        11-50     529   
    #7       51-100      21   
    #8       101-500     4    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.426258s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (116.1%)

RUN-1004 : used memory is 893 MB, reserved memory is 882 MB, peak memory is 948 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49101, tnet num: 11243, tinst num: 4903, tnode num: 58287, tedge num: 82930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e019e8fd3ba3bfafd5252c6c42fdc554199292290d1308180b6fd2443d583aad -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4903
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11245, pip num: 127961
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 333
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3159 valid insts, and 346545 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111000100111000001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.883624s wall, 93.734375s user + 0.953125s system = 94.687500s CPU (529.5%)

RUN-1004 : used memory is 953 MB, reserved memory is 950 MB, peak memory is 1122 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_091847.log"
