
*** Running vivado
    with args -log COUPLER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source COUPLER.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source COUPLER.tcl -notrace
Command: synth_design -top COUPLER -part xcvu9p-fsgd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46538 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1457.840 ; gain = 70.000 ; free physical = 60243 ; free virtual = 60642
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'COUPLER' [/curr/dzonilakoni/research_helpers/verilog/COUPLER_64.v:3]
	Parameter P_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IFIFO16' [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:23]
	Parameter P_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_right_logical_16E' [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:3]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'shift_right_logical_16E' (1#1) [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IFIFO16' (2#1) [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIFO16__parameterized0' [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:23]
	Parameter P_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IFIFO16__parameterized0' (2#1) [/curr/dzonilakoni/research_helpers/verilog/FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'COUPLER' (3#1) [/curr/dzonilakoni/research_helpers/verilog/COUPLER_64.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.590 ; gain = 115.750 ; free physical = 60252 ; free virtual = 60652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.590 ; gain = 115.750 ; free physical = 60252 ; free virtual = 60652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.590 ; gain = 115.750 ; free physical = 60252 ; free virtual = 60652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/curr/dzonilakoni/constraints.xdc]
Finished Parsing XDC File [/curr/dzonilakoni/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2525.785 ; gain = 0.000 ; free physical = 59097 ; free virtual = 59497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.785 ; gain = 0.000 ; free physical = 59095 ; free virtual = 59494
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2527.785 ; gain = 2.000 ; free physical = 59094 ; free virtual = 59494
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2527.785 ; gain = 1139.945 ; free physical = 59079 ; free virtual = 59479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2527.785 ; gain = 1139.945 ; free physical = 59079 ; free virtual = 59479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2527.785 ; gain = 1139.945 ; free physical = 59081 ; free virtual = 59481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2527.785 ; gain = 1139.945 ; free physical = 59103 ; free virtual = 59503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module COUPLER 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module IFIFO16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module IFIFO16__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:30 . Memory (MB): peak = 2527.785 ; gain = 1139.945 ; free physical = 59084 ; free virtual = 59486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:28 . Memory (MB): peak = 2790.309 ; gain = 1402.469 ; free physical = 58613 ; free virtual = 59017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:02:28 . Memory (MB): peak = 2800.324 ; gain = 1412.484 ; free physical = 58611 ; free virtual = 59015
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:02:28 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58613 ; free virtual = 59017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | data_reg | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     9|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    70|
|5     |LUT4   |     5|
|6     |LUT5   |     8|
|7     |LUT6   |     4|
|8     |SRL16E |   192|
|9     |FDRE   |   146|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |   437|
|2     |  in_fifo              |IFIFO16                     |    85|
|3     |    \FIFO[0].fifo16    |shift_right_logical_16E_127 |     1|
|4     |    \FIFO[10].fifo16   |shift_right_logical_16E_128 |     1|
|5     |    \FIFO[11].fifo16   |shift_right_logical_16E_129 |     1|
|6     |    \FIFO[12].fifo16   |shift_right_logical_16E_130 |     1|
|7     |    \FIFO[13].fifo16   |shift_right_logical_16E_131 |     1|
|8     |    \FIFO[14].fifo16   |shift_right_logical_16E_132 |     1|
|9     |    \FIFO[15].fifo16   |shift_right_logical_16E_133 |     1|
|10    |    \FIFO[16].fifo16   |shift_right_logical_16E_134 |     1|
|11    |    \FIFO[17].fifo16   |shift_right_logical_16E_135 |     1|
|12    |    \FIFO[18].fifo16   |shift_right_logical_16E_136 |     1|
|13    |    \FIFO[19].fifo16   |shift_right_logical_16E_137 |     1|
|14    |    \FIFO[1].fifo16    |shift_right_logical_16E_138 |     1|
|15    |    \FIFO[20].fifo16   |shift_right_logical_16E_139 |     1|
|16    |    \FIFO[21].fifo16   |shift_right_logical_16E_140 |     1|
|17    |    \FIFO[22].fifo16   |shift_right_logical_16E_141 |     1|
|18    |    \FIFO[23].fifo16   |shift_right_logical_16E_142 |     1|
|19    |    \FIFO[24].fifo16   |shift_right_logical_16E_143 |     1|
|20    |    \FIFO[25].fifo16   |shift_right_logical_16E_144 |     1|
|21    |    \FIFO[26].fifo16   |shift_right_logical_16E_145 |     1|
|22    |    \FIFO[27].fifo16   |shift_right_logical_16E_146 |     1|
|23    |    \FIFO[28].fifo16   |shift_right_logical_16E_147 |     1|
|24    |    \FIFO[29].fifo16   |shift_right_logical_16E_148 |     1|
|25    |    \FIFO[2].fifo16    |shift_right_logical_16E_149 |     1|
|26    |    \FIFO[30].fifo16   |shift_right_logical_16E_150 |     1|
|27    |    \FIFO[31].fifo16   |shift_right_logical_16E_151 |     1|
|28    |    \FIFO[32].fifo16   |shift_right_logical_16E_152 |     1|
|29    |    \FIFO[33].fifo16   |shift_right_logical_16E_153 |     1|
|30    |    \FIFO[34].fifo16   |shift_right_logical_16E_154 |     1|
|31    |    \FIFO[35].fifo16   |shift_right_logical_16E_155 |     1|
|32    |    \FIFO[36].fifo16   |shift_right_logical_16E_156 |     1|
|33    |    \FIFO[37].fifo16   |shift_right_logical_16E_157 |     1|
|34    |    \FIFO[38].fifo16   |shift_right_logical_16E_158 |     1|
|35    |    \FIFO[39].fifo16   |shift_right_logical_16E_159 |     1|
|36    |    \FIFO[3].fifo16    |shift_right_logical_16E_160 |     1|
|37    |    \FIFO[40].fifo16   |shift_right_logical_16E_161 |     1|
|38    |    \FIFO[41].fifo16   |shift_right_logical_16E_162 |     1|
|39    |    \FIFO[42].fifo16   |shift_right_logical_16E_163 |     1|
|40    |    \FIFO[43].fifo16   |shift_right_logical_16E_164 |     1|
|41    |    \FIFO[44].fifo16   |shift_right_logical_16E_165 |     1|
|42    |    \FIFO[45].fifo16   |shift_right_logical_16E_166 |     1|
|43    |    \FIFO[46].fifo16   |shift_right_logical_16E_167 |     1|
|44    |    \FIFO[47].fifo16   |shift_right_logical_16E_168 |     1|
|45    |    \FIFO[48].fifo16   |shift_right_logical_16E_169 |     1|
|46    |    \FIFO[49].fifo16   |shift_right_logical_16E_170 |     1|
|47    |    \FIFO[4].fifo16    |shift_right_logical_16E_171 |     1|
|48    |    \FIFO[50].fifo16   |shift_right_logical_16E_172 |     1|
|49    |    \FIFO[51].fifo16   |shift_right_logical_16E_173 |     1|
|50    |    \FIFO[52].fifo16   |shift_right_logical_16E_174 |     1|
|51    |    \FIFO[53].fifo16   |shift_right_logical_16E_175 |     1|
|52    |    \FIFO[54].fifo16   |shift_right_logical_16E_176 |     1|
|53    |    \FIFO[55].fifo16   |shift_right_logical_16E_177 |     1|
|54    |    \FIFO[56].fifo16   |shift_right_logical_16E_178 |     1|
|55    |    \FIFO[57].fifo16   |shift_right_logical_16E_179 |     1|
|56    |    \FIFO[58].fifo16   |shift_right_logical_16E_180 |     1|
|57    |    \FIFO[59].fifo16   |shift_right_logical_16E_181 |     1|
|58    |    \FIFO[5].fifo16    |shift_right_logical_16E_182 |     1|
|59    |    \FIFO[60].fifo16   |shift_right_logical_16E_183 |     1|
|60    |    \FIFO[61].fifo16   |shift_right_logical_16E_184 |     1|
|61    |    \FIFO[62].fifo16   |shift_right_logical_16E_185 |     1|
|62    |    \FIFO[63].fifo16   |shift_right_logical_16E_186 |     1|
|63    |    \FIFO[6].fifo16    |shift_right_logical_16E_187 |     1|
|64    |    \FIFO[7].fifo16    |shift_right_logical_16E_188 |     1|
|65    |    \FIFO[8].fifo16    |shift_right_logical_16E_189 |     1|
|66    |    \FIFO[9].fifo16    |shift_right_logical_16E_190 |     1|
|67    |  out_fifo             |IFIFO16__parameterized0     |   147|
|68    |    \FIFO[0].fifo16    |shift_right_logical_16E     |     1|
|69    |    \FIFO[100].fifo16  |shift_right_logical_16E_0   |     1|
|70    |    \FIFO[101].fifo16  |shift_right_logical_16E_1   |     1|
|71    |    \FIFO[102].fifo16  |shift_right_logical_16E_2   |     1|
|72    |    \FIFO[103].fifo16  |shift_right_logical_16E_3   |     1|
|73    |    \FIFO[104].fifo16  |shift_right_logical_16E_4   |     1|
|74    |    \FIFO[105].fifo16  |shift_right_logical_16E_5   |     1|
|75    |    \FIFO[106].fifo16  |shift_right_logical_16E_6   |     1|
|76    |    \FIFO[107].fifo16  |shift_right_logical_16E_7   |     1|
|77    |    \FIFO[108].fifo16  |shift_right_logical_16E_8   |     1|
|78    |    \FIFO[109].fifo16  |shift_right_logical_16E_9   |     1|
|79    |    \FIFO[10].fifo16   |shift_right_logical_16E_10  |     1|
|80    |    \FIFO[110].fifo16  |shift_right_logical_16E_11  |     1|
|81    |    \FIFO[111].fifo16  |shift_right_logical_16E_12  |     1|
|82    |    \FIFO[112].fifo16  |shift_right_logical_16E_13  |     1|
|83    |    \FIFO[113].fifo16  |shift_right_logical_16E_14  |     1|
|84    |    \FIFO[114].fifo16  |shift_right_logical_16E_15  |     1|
|85    |    \FIFO[115].fifo16  |shift_right_logical_16E_16  |     1|
|86    |    \FIFO[116].fifo16  |shift_right_logical_16E_17  |     1|
|87    |    \FIFO[117].fifo16  |shift_right_logical_16E_18  |     1|
|88    |    \FIFO[118].fifo16  |shift_right_logical_16E_19  |     1|
|89    |    \FIFO[119].fifo16  |shift_right_logical_16E_20  |     1|
|90    |    \FIFO[11].fifo16   |shift_right_logical_16E_21  |     1|
|91    |    \FIFO[120].fifo16  |shift_right_logical_16E_22  |     1|
|92    |    \FIFO[121].fifo16  |shift_right_logical_16E_23  |     1|
|93    |    \FIFO[122].fifo16  |shift_right_logical_16E_24  |     1|
|94    |    \FIFO[123].fifo16  |shift_right_logical_16E_25  |     1|
|95    |    \FIFO[124].fifo16  |shift_right_logical_16E_26  |     1|
|96    |    \FIFO[125].fifo16  |shift_right_logical_16E_27  |     1|
|97    |    \FIFO[126].fifo16  |shift_right_logical_16E_28  |     1|
|98    |    \FIFO[127].fifo16  |shift_right_logical_16E_29  |     1|
|99    |    \FIFO[12].fifo16   |shift_right_logical_16E_30  |     1|
|100   |    \FIFO[13].fifo16   |shift_right_logical_16E_31  |     1|
|101   |    \FIFO[14].fifo16   |shift_right_logical_16E_32  |     1|
|102   |    \FIFO[15].fifo16   |shift_right_logical_16E_33  |     1|
|103   |    \FIFO[16].fifo16   |shift_right_logical_16E_34  |     1|
|104   |    \FIFO[17].fifo16   |shift_right_logical_16E_35  |     1|
|105   |    \FIFO[18].fifo16   |shift_right_logical_16E_36  |     1|
|106   |    \FIFO[19].fifo16   |shift_right_logical_16E_37  |     1|
|107   |    \FIFO[1].fifo16    |shift_right_logical_16E_38  |     1|
|108   |    \FIFO[20].fifo16   |shift_right_logical_16E_39  |     1|
|109   |    \FIFO[21].fifo16   |shift_right_logical_16E_40  |     1|
|110   |    \FIFO[22].fifo16   |shift_right_logical_16E_41  |     1|
|111   |    \FIFO[23].fifo16   |shift_right_logical_16E_42  |     1|
|112   |    \FIFO[24].fifo16   |shift_right_logical_16E_43  |     1|
|113   |    \FIFO[25].fifo16   |shift_right_logical_16E_44  |     1|
|114   |    \FIFO[26].fifo16   |shift_right_logical_16E_45  |     1|
|115   |    \FIFO[27].fifo16   |shift_right_logical_16E_46  |     1|
|116   |    \FIFO[28].fifo16   |shift_right_logical_16E_47  |     1|
|117   |    \FIFO[29].fifo16   |shift_right_logical_16E_48  |     1|
|118   |    \FIFO[2].fifo16    |shift_right_logical_16E_49  |     1|
|119   |    \FIFO[30].fifo16   |shift_right_logical_16E_50  |     1|
|120   |    \FIFO[31].fifo16   |shift_right_logical_16E_51  |     1|
|121   |    \FIFO[32].fifo16   |shift_right_logical_16E_52  |     1|
|122   |    \FIFO[33].fifo16   |shift_right_logical_16E_53  |     1|
|123   |    \FIFO[34].fifo16   |shift_right_logical_16E_54  |     1|
|124   |    \FIFO[35].fifo16   |shift_right_logical_16E_55  |     1|
|125   |    \FIFO[36].fifo16   |shift_right_logical_16E_56  |     1|
|126   |    \FIFO[37].fifo16   |shift_right_logical_16E_57  |     1|
|127   |    \FIFO[38].fifo16   |shift_right_logical_16E_58  |     1|
|128   |    \FIFO[39].fifo16   |shift_right_logical_16E_59  |     1|
|129   |    \FIFO[3].fifo16    |shift_right_logical_16E_60  |     1|
|130   |    \FIFO[40].fifo16   |shift_right_logical_16E_61  |     1|
|131   |    \FIFO[41].fifo16   |shift_right_logical_16E_62  |     1|
|132   |    \FIFO[42].fifo16   |shift_right_logical_16E_63  |     1|
|133   |    \FIFO[43].fifo16   |shift_right_logical_16E_64  |     1|
|134   |    \FIFO[44].fifo16   |shift_right_logical_16E_65  |     1|
|135   |    \FIFO[45].fifo16   |shift_right_logical_16E_66  |     1|
|136   |    \FIFO[46].fifo16   |shift_right_logical_16E_67  |     1|
|137   |    \FIFO[47].fifo16   |shift_right_logical_16E_68  |     1|
|138   |    \FIFO[48].fifo16   |shift_right_logical_16E_69  |     1|
|139   |    \FIFO[49].fifo16   |shift_right_logical_16E_70  |     1|
|140   |    \FIFO[4].fifo16    |shift_right_logical_16E_71  |     1|
|141   |    \FIFO[50].fifo16   |shift_right_logical_16E_72  |     1|
|142   |    \FIFO[51].fifo16   |shift_right_logical_16E_73  |     1|
|143   |    \FIFO[52].fifo16   |shift_right_logical_16E_74  |     1|
|144   |    \FIFO[53].fifo16   |shift_right_logical_16E_75  |     1|
|145   |    \FIFO[54].fifo16   |shift_right_logical_16E_76  |     1|
|146   |    \FIFO[55].fifo16   |shift_right_logical_16E_77  |     1|
|147   |    \FIFO[56].fifo16   |shift_right_logical_16E_78  |     1|
|148   |    \FIFO[57].fifo16   |shift_right_logical_16E_79  |     1|
|149   |    \FIFO[58].fifo16   |shift_right_logical_16E_80  |     1|
|150   |    \FIFO[59].fifo16   |shift_right_logical_16E_81  |     1|
|151   |    \FIFO[5].fifo16    |shift_right_logical_16E_82  |     1|
|152   |    \FIFO[60].fifo16   |shift_right_logical_16E_83  |     1|
|153   |    \FIFO[61].fifo16   |shift_right_logical_16E_84  |     1|
|154   |    \FIFO[62].fifo16   |shift_right_logical_16E_85  |     1|
|155   |    \FIFO[63].fifo16   |shift_right_logical_16E_86  |     1|
|156   |    \FIFO[64].fifo16   |shift_right_logical_16E_87  |     1|
|157   |    \FIFO[65].fifo16   |shift_right_logical_16E_88  |     1|
|158   |    \FIFO[66].fifo16   |shift_right_logical_16E_89  |     1|
|159   |    \FIFO[67].fifo16   |shift_right_logical_16E_90  |     1|
|160   |    \FIFO[68].fifo16   |shift_right_logical_16E_91  |     1|
|161   |    \FIFO[69].fifo16   |shift_right_logical_16E_92  |     1|
|162   |    \FIFO[6].fifo16    |shift_right_logical_16E_93  |     1|
|163   |    \FIFO[70].fifo16   |shift_right_logical_16E_94  |     1|
|164   |    \FIFO[71].fifo16   |shift_right_logical_16E_95  |     1|
|165   |    \FIFO[72].fifo16   |shift_right_logical_16E_96  |     1|
|166   |    \FIFO[73].fifo16   |shift_right_logical_16E_97  |     1|
|167   |    \FIFO[74].fifo16   |shift_right_logical_16E_98  |     1|
|168   |    \FIFO[75].fifo16   |shift_right_logical_16E_99  |     1|
|169   |    \FIFO[76].fifo16   |shift_right_logical_16E_100 |     1|
|170   |    \FIFO[77].fifo16   |shift_right_logical_16E_101 |     1|
|171   |    \FIFO[78].fifo16   |shift_right_logical_16E_102 |     1|
|172   |    \FIFO[79].fifo16   |shift_right_logical_16E_103 |     1|
|173   |    \FIFO[7].fifo16    |shift_right_logical_16E_104 |     1|
|174   |    \FIFO[80].fifo16   |shift_right_logical_16E_105 |     1|
|175   |    \FIFO[81].fifo16   |shift_right_logical_16E_106 |     1|
|176   |    \FIFO[82].fifo16   |shift_right_logical_16E_107 |     1|
|177   |    \FIFO[83].fifo16   |shift_right_logical_16E_108 |     1|
|178   |    \FIFO[84].fifo16   |shift_right_logical_16E_109 |     1|
|179   |    \FIFO[85].fifo16   |shift_right_logical_16E_110 |     1|
|180   |    \FIFO[86].fifo16   |shift_right_logical_16E_111 |     1|
|181   |    \FIFO[87].fifo16   |shift_right_logical_16E_112 |     1|
|182   |    \FIFO[88].fifo16   |shift_right_logical_16E_113 |     1|
|183   |    \FIFO[89].fifo16   |shift_right_logical_16E_114 |     1|
|184   |    \FIFO[8].fifo16    |shift_right_logical_16E_115 |     1|
|185   |    \FIFO[90].fifo16   |shift_right_logical_16E_116 |     1|
|186   |    \FIFO[91].fifo16   |shift_right_logical_16E_117 |     1|
|187   |    \FIFO[92].fifo16   |shift_right_logical_16E_118 |     1|
|188   |    \FIFO[93].fifo16   |shift_right_logical_16E_119 |     1|
|189   |    \FIFO[94].fifo16   |shift_right_logical_16E_120 |     1|
|190   |    \FIFO[95].fifo16   |shift_right_logical_16E_121 |     1|
|191   |    \FIFO[96].fifo16   |shift_right_logical_16E_122 |     1|
|192   |    \FIFO[97].fifo16   |shift_right_logical_16E_123 |     1|
|193   |    \FIFO[98].fifo16   |shift_right_logical_16E_124 |     1|
|194   |    \FIFO[99].fifo16   |shift_right_logical_16E_125 |     1|
|195   |    \FIFO[9].fifo16    |shift_right_logical_16E_126 |     1|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.340 ; gain = 1422.500 ; free physical = 58603 ; free virtual = 59007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2810.340 ; gain = 398.305 ; free physical = 58630 ; free virtual = 59034
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2810.348 ; gain = 1422.500 ; free physical = 58640 ; free virtual = 59044
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.996 ; gain = 0.000 ; free physical = 58525 ; free virtual = 58929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:03:13 . Memory (MB): peak = 2903.996 ; gain = 1560.117 ; free physical = 58586 ; free virtual = 58990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.996 ; gain = 0.000 ; free physical = 58586 ; free virtual = 58990
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/synth_1/COUPLER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file COUPLER_utilization_synth.rpt -pb COUPLER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 11:41:14 2019...
