{"vcs1":{"timestamp_begin":1768407319.655648368, "rt":3.24, "ut":2.42, "st":0.30}}
{"vcselab":{"timestamp_begin":1768407322.994304302, "rt":0.85, "ut":0.26, "st":0.23}}
{"link":{"timestamp_begin":1768407323.943295273, "rt":0.50, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768407319.032697032}
{"VCS_COMP_START_TIME": 1768407319.032697032}
{"VCS_COMP_END_TIME": 1768408617.092285591}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331728}}
{"stitch_vcselab": {"peak_mem": 231536}}
