# vsim -c tb_m -do "run -all;exit" -l run_log.log 
# Start time: 18:54:17 on Oct 28,2024
# Loading sv_std.std
# Loading work.tb_m
# Loading work.m_simple
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# run -all
# Time: 45 | clk: 0 | rst_n: 1 | in_signal: 0 | out_signal: 0
# ** Note: $finish    : test_3_tb.sv(40)
#    Time: 95 ps  Iteration: 0  Instance: /tb_m
# End time: 18:54:17 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
