/**
 * \file IfxDre.c
 * \brief DRE  basic functionality
 *
 * \version iLLD_2_0_1_2_19
 * \copyright Copyright (c) 2022 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxDre.h"

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxDre_resetModule(Ifx_DRE *dre)
{
    dre->RST.CTRLA.B.KRST = 1;          /* Only if both Kernel reset bits are set a reset is executed */
    dre->RST.CTRLB.B.KRST = 1;

    while (0 == dre->RST.STAT.B.KRST)   /* Wait until reset is executed */
    {}

    dre->RST.CTRLB.B.STATCLR = 1;       /* Clear Kernel reset status bit */

    while (dre->RST.STAT.B.KRST == 1)   /* Wait until KRST is cleared, only after this reset sequence is completed */
    {}
}


void IfxDre_disableModule(Ifx_DRE *dre)
{
    /*Disable module */
    dre->CLC.B.DISR = 1U;

    /*Wait until module is disabled*/
    while (IfxDre_isModuleEnabled(dre) == TRUE)
    {}
}


void IfxDre_enableModule(Ifx_DRE *dre)
{
    /*Enable module, disregard Sleep Mode request */
    dre->CLC.B.DISR = 0U;

    /*Wait until module is enabled*/
    while (IfxDre_isModuleEnabled(dre) == FALSE)
    {}
}


void IfxDre_getEibufStatusFlags(Ifx_DRE *dre, uint8 bufferIndex, IfxDre_EthernetInputBufStatus *status)
{
    if (bufferIndex < 2)
    {
        Ifx_DRE_EIBUF *eibuf = &(dre->EIBUF[bufferIndex]);
        status->bufferPendingRequest    = eibuf->STATUS.B.BPR;
        status->ethernetFrameError      = eibuf->STATUS.B.FE;
        status->invalidFrameType        = eibuf->STATUS.B.IFT;
        status->invalidStreamId         = eibuf->STATUS.B.ISID;
        status->avtpLengthMismatchError = eibuf->STATUS.B.LME;
        status->canFormatError          = eibuf->STATUS.B.CFE;
        status->remoteFrameError        = eibuf->STATUS.B.RFE;
        status->ethernetFrameComplete   = eibuf->STATUS.B.FC;
    }
}


void IfxDre_setEibufNewEthernetFrameRequest(Ifx_DRE *dre, uint8 bufferIndex)
{
    if (bufferIndex < 2)
    {
        dre->EIBUF[bufferIndex].STATUS.B.BPR = 1;
    }
}


void IfxDre_clearEibufNewEthernetFrameRequest(Ifx_DRE *dre, uint8 bufferIndex)
{
    if (bufferIndex < 2)
    {
        dre->EIBUF[bufferIndex].STATUS.B.BPRC = 1;
    }
}


boolean IfxDre_getEibufPendingRequest(Ifx_DRE *dre, uint8 bufferIndex)
{
    return (boolean)(dre->EIBUF[bufferIndex].STATUS.B.BPR);
}


#ifdef IFX_CFG_TC49A_DELTA
void IfxDre_initApConfig(IfxDre_ApConfig *config)
{
    IfxApProt_initConfig(&config->proteConfig);
    IfxApProt_initConfig(&config->protseConfig);
    IfxApApu_initConfig(&config->apuConfig);
}


void IfxDre_initAp(Ifx_DRE *dre, IfxDre_ApConfig *config)
{
    /* Initialize the PROTs */
    IfxApProt_init((Ifx_PROT_PROT *)&dre->PROTE, &config->proteConfig);
    IfxApProt_init((Ifx_PROT_PROT *)&dre->PROTSE, &config->protseConfig);

    /* Change the state to CONFIG, Configure APU and set PROT state back to RUN */
    /* Initialize the APU */
    IfxApProt_setState((Ifx_PROT_PROT *)&dre->PROTSE, IfxApProt_State_config);
    IfxApApu_init((Ifx_ACCEN_ACCEN *)&dre->ACCEN, &config->apuConfig);
    IfxApProt_setState((Ifx_PROT_PROT *)&dre->PROTSE, IfxApProt_State_run);
}


#endif

void IfxDre_setInterruptEnable(Ifx_DRE *dre, boolean enable, IfxDre_InterruptLine index)
{
    if (enable)
    {
        dre->IE.U = (dre->IE.U | (1 << index));
    }
    else
    {
        uint32 fixedMaskUpper16 = 0x0000FFFF; /*Only 16 lines*/
        uint32 maskvalue        = ~(1 << index);
        dre->IE.U = (dre->IE.U & (fixedMaskUpper16 & maskvalue));
    }
}


boolean IfxDre_getInterruptLineStatusFlag(Ifx_DRE *dre, IfxDre_InterruptLine index)
{
    if (dre->INTSIG.U & (1 << index))
    {
        return TRUE;
    }
    else
    {
        return FALSE;
    }
}


boolean IfxDre_getDMemWaterMarkFlag(Ifx_DRE *dre, uint8 index)
{
    return dre->DMEM[index].STATUS.B.WMF;
}


boolean IfxDre_getDMemWrapAroundFlag(Ifx_DRE *dre, uint8 index)
{
    return dre->DMEM[index].STATUS.B.WAF;
}


void IfxDre_clearDMemWaterMarkFlag(Ifx_DRE *dre, uint8 index)
{
    dre->DMEM[index].STATUS.U = 1 << IFX_DRE_DMEM_STATUS_WMF_OFF;
}


void IfxDre_clearDMemWrapAroundFlag(Ifx_DRE *dre, uint8 index)
{
    dre->DMEM[index].STATUS.U = 1 << IFX_DRE_DMEM_STATUS_WAF_OFF;
}


boolean IfxDre_get_CIBL_Status_BufferFullFlag(Ifx_DRE *dre)
{
    return dre->CIBL.STATUS.B.BF;
}


boolean IfxDre_get_COBL_Status_BufferFullFlag(Ifx_DRE *dre)
{
    return dre->COBL.STATUS.B.BF;
}


boolean IfxDre_get_EIBUF_Status_EthernetFrameErrorFlag(Ifx_DRE *dre, uint8 index)
{
    return dre->EIBUF[index].STATUS.B.FE;
}


void IfxDre_clear_EIBUF_Status_EthernetFrameErrorFlag(Ifx_DRE *dre, uint8 index)
{
    dre->EIBUF[index].STATUS.B.FE = 1;
}


boolean IfxDre_get_EOBUF_Status_TxRequestFlag(Ifx_DRE *dre, uint8 index)
{
    return dre->EOBUF[index].STATUS.B.TXREQ;
}


void IfxDre_clear_EOBUF_Status_TxRequestFlag(Ifx_DRE *dre, uint8 index)
{
    dre->EOBUF[index].STATUS.B.TXREQ = 1;
}


boolean IfxDre_get_EIBUF_Status_EthernetFrameCompleteFlag(Ifx_DRE *dre, uint8 index)
{
    return dre->EIBUF[index].STATUS.B.FC;
}


void IfxDre_clear_EIBUF_Status_EthernetFrameCompleteFlag(Ifx_DRE *dre, uint8 index)
{
    dre->EIBUF[index].STATUS.B.FC = 1;
}


void IfxDre_getAndClearInterruptLine11Status(Ifx_DRE *dre, IfxDre_Interrupt_Line11_Status *status)
{
    Ifx_DRE_EIBUF_STATUS status0, status1;
    status0.U               = dre->EIBUF[0].STATUS.U;
    status1.U               = dre->EIBUF[1].STATUS.U;

    status->EIBUF0_CFE      = status0.B.CFE;
    status->EIBUF0_RFE      = status0.B.RFE;
    status->EIBUF1_CFE      = status1.B.CFE;
    status->EIBUF1_RFE      = status1.B.RFE;

    dre->EIBUF[0].STATUS.U |= 0x6000;
    dre->EIBUF[1].STATUS.U |= 0x6000;
}


void IfxDre_getAndClearInterruptLine12Status(Ifx_DRE *dre, IfxDre_Interrupt_Line12_Status *status)
{
    Ifx_DRE_RS lRoutingStatus;
    lRoutingStatus.U = dre->RS.U;

    status->RS_IRT   = lRoutingStatus.B.IRT;
    status->RS_NMFE  = lRoutingStatus.B.NMFE;

    /*Write 1 to clear bits*/
    dre->RS.U |= 0x00030000;
}


void IfxDre_getAndClearInterruptLine13Status(Ifx_DRE *dre, IfxDre_Interrupt_Line13_Status *status)
{
    Ifx_DRE_ME_STATE lMoveEngineState;
    lMoveEngineState.U = dre->ME.STATE.U;

    status->SPBBE      = lMoveEngineState.B.SPBBE;
    status->SRIBE      = lMoveEngineState.B.SRIBE;
    status->DBOE       = lMoveEngineState.B.DBOE;
    status->IRDE       = lMoveEngineState.B.IRDE;

    /*Write 1 to clear bits*/
    dre->ME.STATE.U |= 0x000F0000;
}


volatile Ifx_SRC_SRCR *IfxDre_getSrcAddress(IfxDre_InterruptLine index)
{
    return (volatile Ifx_SRC_SRCR *)(&MODULE_SRC.DRE[index]);
}


void IfxDre_configureAccessToDre(IfxApApu_ApuConfig *apConfig)
{
    /* Loop through all the Resource Partitions */
    IfxApApu_init((Ifx_ACCEN_ACCEN *)&MODULE_DRE.ACCEN, apConfig);
}
