

================================================================
== Vitis HLS Report for 'udpRxEngine'
================================================================
* Date:           Fri Sep  8 14:09:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.150 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|     1260|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1260|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_213                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_215                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_95                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_142_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+------+-----------+
    |                    Name                    | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------------+----+-----------+------+-----------+
    |ap_done                                     |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_182  |  14|          3|     1|          3|
    |prevWord_data_1                             |   9|          2|   512|       1024|
    |prevWord_keep_1                             |   9|          2|    64|        128|
    |real_start                                  |   9|          2|     1|          2|
    |rxUdpDataIn_TDATA_blk_n                     |   9|          2|     1|          2|
    |ureDataPayload_blk_n                        |   9|          2|     1|          2|
    |ureDataPayload_din                          |  20|          4|  1024|       4096|
    |ureMetaData_blk_n                           |   9|          2|     1|          2|
    |ure_state                                   |  20|          4|     2|          8|
    +--------------------------------------------+----+-----------+------+-----------+
    |Total                                       | 117|         25|  1608|       5269|
    +--------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_182  |    1|   0|    1|          0|
    |currWord_last_3_reg_584                     |    1|   0|    1|          0|
    |prevWord_data_1                             |  512|   0|  512|          0|
    |prevWord_keep_1                             |   64|   0|   64|          0|
    |reg_230                                     |  288|   0|  288|          0|
    |reg_234                                     |   36|   0|   36|          0|
    |start_once_reg                              |    1|   0|    1|          0|
    |tmp_40_i_reg_588                            |    8|   0|    8|          0|
    |tmp_41_i_reg_593                            |    8|   0|    8|          0|
    |tmp_42_i_reg_598                            |    8|   0|    8|          0|
    |tmp_43_i_reg_603                            |    8|   0|    8|          0|
    |tmp_44_i_reg_608                            |    8|   0|    8|          0|
    |tmp_45_i_reg_613                            |    8|   0|    8|          0|
    |tmp_46_i_reg_618                            |    8|   0|    8|          0|
    |tmp_47_i_reg_623                            |    8|   0|    8|          0|
    |tmp_48_i_reg_628                            |    8|   0|    8|          0|
    |tmp_49_i_reg_633                            |    8|   0|    8|          0|
    |tmp_50_i_reg_638                            |    8|   0|    8|          0|
    |tmp_51_i_reg_643                            |    8|   0|    8|          0|
    |tmp_i_111_reg_560                           |    1|   0|    1|          0|
    |tmp_i_reg_580                               |    1|   0|    1|          0|
    |trunc_ln153_reg_567                         |  224|   0|  224|          0|
    |trunc_ln154_reg_572                         |   28|   0|   28|          0|
    |ure_state                                   |    2|   0|    2|          0|
    |ure_state_load_reg_556                      |    2|   0|    2|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1260|   0| 1260|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_full_n                   |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_out                      |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_write                    |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|rxUdpDataIn_TVALID             |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TREADY             |  out|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TLAST              |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|ureDataPayload_din             |  out|  1024|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_num_data_valid  |   in|     9|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_fifo_cap        |   in|     9|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_full_n          |   in|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_write           |  out|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureMetaData_din                |  out|   128|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_num_data_valid     |   in|     6|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_fifo_cap           |   in|     6|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_full_n             |   in|     1|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_write              |  out|     1|     ap_fifo|           ureMetaData|       pointer|
|rxUdpDataIn_TDATA              |   in|   512|        axis|  rxUdpDataIn_V_data_V|       pointer|
|rxUdpDataIn_TKEEP              |   in|    64|        axis|  rxUdpDataIn_V_keep_V|       pointer|
|rxUdpDataIn_TSTRB              |   in|    64|        axis|  rxUdpDataIn_V_strb_V|       pointer|
+-------------------------------+-----+------+------------+----------------------+--------------+

