<stg><name>my_net</name>


<trans_list>

<trans id="1108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="13" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="16" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="18" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="25" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="27" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="34" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="35" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="75" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="76" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="77" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="78" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="79" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="80" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="81" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="83" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="90" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="92" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="99" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="100" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="140" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="141" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="142" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="143" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="144" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="145" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="146" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="147" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="158" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="165" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="166" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="167" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="178" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="185" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="186" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="186" to="227">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="226" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="227" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="227" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="228" to="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="228" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="239" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="246" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="247" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="247" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="287" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="288" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="288" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="289" to="290">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="289" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="300" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="307" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="308" to="309">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="308" to="349">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="348" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="349" to="350">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="351" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3072 x i32]* %input_r) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @my_net_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:3  %input1 = alloca [3072 x half], align 2

]]></Node>
<StgValue><ssdm name="input1"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:4  %conv1_output = alloca [12544 x half], align 2

]]></Node>
<StgValue><ssdm name="conv1_output"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:5  %pool1_output = alloca [3136 x half], align 2

]]></Node>
<StgValue><ssdm name="pool1_output"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
:6  %conv2_output = alloca [3200 x half], align 2

]]></Node>
<StgValue><ssdm name="conv2_output"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
:7  %pool2_output = alloca [800 x half], align 2

]]></Node>
<StgValue><ssdm name="pool2_output"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
:8  %fc1_output = alloca [120 x half], align 16

]]></Node>
<StgValue><ssdm name="fc1_output"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
:9  %fc2_output = alloca [84 x half], align 16

]]></Node>
<StgValue><ssdm name="fc2_output"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:10  %fc3_output = alloca [10 x half], align 16

]]></Node>
<StgValue><ssdm name="fc3_output"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:11  %output1 = alloca [784 x half], align 16

]]></Node>
<StgValue><ssdm name="output1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:12  %output2 = alloca [784 x half], align 16

]]></Node>
<StgValue><ssdm name="output2"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:13  %output1_1 = alloca [100 x half], align 16

]]></Node>
<StgValue><ssdm name="output1_1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:14  %output2_1 = alloca [100 x half], align 16

]]></Node>
<StgValue><ssdm name="output2_1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:15  %pool2_output1 = alloca [800 x half], align 16

]]></Node>
<StgValue><ssdm name="pool2_output1"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %output_r, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface([3072 x i32]* %input_r, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln49"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [9 x i8]* @p_str7, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln50"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.loopexit14

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit14:0  %i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit14.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="2">
<![CDATA[
.loopexit14:1  %zext_ln54 = zext i2 %i_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit14:2  %icmp_ln54 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit14:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit14:4  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit14:5  br i1 %icmp_ln54, label %.preheader14.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
.preheader13.preheader:0  %tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 %i_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="12">
<![CDATA[
.preheader13.preheader:1  %zext_ln55_1 = zext i12 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader13:0  %j_0 = phi i11 [ %j, %1 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="11">
<![CDATA[
.preheader13:1  %zext_ln55 = zext i11 %j_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:2  %icmp_ln55 = icmp eq i11 %j_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:4  %j = add i11 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:5  br i1 %icmp_ln55, label %.loopexit14.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="11">
<![CDATA[
:0  %trunc_ln56 = trunc i11 %j_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1  %shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln56, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="12">
<![CDATA[
:2  %zext_ln56 = zext i12 %shl_ln to i13

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %sub_ln56 = sub i13 %zext_ln56, %zext_ln55

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln56 = add i13 %zext_ln54, %sub_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="13">
<![CDATA[
:5  %sext_ln56 = sext i13 %add_ln56 to i32

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln56_1 = zext i32 %sext_ln56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [3072 x i32]* %input_r, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
:8  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %add_ln56_1 = add i13 %zext_ln55, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.loopexit14.loopexit:0  br label %.loopexit14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
:8  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="400" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="401" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="402" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="403" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="404" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="405" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = sitofp i32 %input_load to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="406" st_id="11" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp1 = fptrunc float %tmp to half

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="407" st_id="12" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp1 = fptrunc float %tmp to half

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="13">
<![CDATA[
:12  %zext_ln56_2 = zext i13 %add_ln56_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input1_addr = getelementptr [3072 x half]* %input1, i64 0, i64 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="input1_addr"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:14  store half %tmp1, half* %input1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader14:0  %i1_0 = phi i5 [ %i_4, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader14:1  %phi_mul = phi i14 [ %add_ln105, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader14:2  %add_ln105 = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:3  %icmp_ln105 = icmp eq i5 %i1_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:5  %i_4 = add i5 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:6  br i1 %icmp_ln105, label %.preheader11.preheader, label %meminst.preheader

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:0  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln107 = phi i10 [ %add_ln107, %meminst ], [ 0, %meminst.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln107"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst:1  %add_ln107 = add i10 %phi_ln107, 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
meminst:2  %zext_ln107 = zext i10 %phi_ln107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %output1_addr = getelementptr [784 x half]* %output1, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="output1_addr"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
meminst:4  store half 0x0, half* %output1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst:5  %icmp_ln107 = icmp eq i10 %phi_ln107, -241

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_output1_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln107, label %meminst14.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
meminst14.preheader:0  br label %meminst14

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
meminst14:0  %phi_ln108 = phi i10 [ %add_ln108, %meminst14 ], [ 0, %meminst14.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln108"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst14:1  %add_ln108 = add i10 %phi_ln108, 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
meminst14:2  %zext_ln108 = zext i10 %phi_ln108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst14:3  %output2_addr = getelementptr [784 x half]* %output2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="output2_addr"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
meminst14:4  store half 0x0, half* %output2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst14:5  %icmp_ln108 = icmp eq i10 %phi_ln108, -241

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst14:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_output2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst14:7  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst14:8  br i1 %icmp_ln108, label %2, label %meminst14

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln111 = zext i5 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit13

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit13:0  %j2_0 = phi i2 [ 0, %2 ], [ %j_1, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit13:1  %icmp_ln110 = icmp eq i2 %j2_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit13:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit13:3  %j_1 = add i2 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit13:4  br i1 %icmp_ln110, label %.preheader12.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="5" op_4_bw="16" op_5_bw="16">
<![CDATA[
:0  call fastcc void @conv2.1([3072 x half]* %input1, i2 %j2_0, i5 %i1_0, [784 x half]* %output1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:0  %conv1_bias_addr = getelementptr inbounds [16 x half]* @conv1_bias, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
.preheader12.preheader:1  %conv1_bias_load = load half* %conv1_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_bias_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="450" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="5" op_4_bw="16" op_5_bw="16">
<![CDATA[
:0  call fastcc void @conv2.1([3072 x half]* %input1, i2 %j2_0, i5 %i1_0, [784 x half]* %output1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %n_0 = phi i10 [ 0, %3 ], [ %n, %5 ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln112 = icmp eq i10 %n_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %n = add i10 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln112, label %.loopexit13.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln113 = zext i10 %n_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output2_addr_2 = getelementptr inbounds [784 x half]* %output2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="output2_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:2  %output2_load_1 = load half* %output2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output2_load_1"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output1_addr_1 = getelementptr inbounds [784 x half]* %output1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="output1_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:4  %output1_load = load half* %output1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output1_load"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.loopexit13.loopexit:0  br label %.loopexit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="463" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:2  %output2_load_1 = load half* %output2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output2_load_1"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:4  %output1_load = load half* %output1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output1_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="465" st_id="20" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_3 = fadd half %output2_load_1, %output1_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="466" st_id="21" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_3 = fadd half %output2_load_1, %output1_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="467" st_id="22" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_3 = fadd half %output2_load_1, %output1_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="468" st_id="23" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_3 = fadd half %output2_load_1, %output1_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="469" st_id="24" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_3 = fadd half %output2_load_1, %output1_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="470" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
:6  store half %tmp_3, half* %output2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="472" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
.preheader12.preheader:1  %conv1_bias_load = load half* %conv1_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_bias_load"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:2  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="474" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader12:0  %k_0 = phi i10 [ %k, %6 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12:1  %icmp_ln116 = icmp eq i10 %k_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12:3  %k = add i10 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln116, label %.preheader69.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln117 = zext i10 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output2_addr_1 = getelementptr inbounds [784 x half]* %output2, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="output2_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
:6  %output2_load = load half* %output2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output2_load"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="10">
<![CDATA[
:1  %zext_ln117_1 = zext i10 %k_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln117 = add i14 %phi_mul, %zext_ln117_1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
:6  %output2_load = load half* %output2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output2_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="486" st_id="29" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_2 = fadd half %output2_load, %conv1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="487" st_id="30" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_2 = fadd half %output2_load, %conv1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="488" st_id="31" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_2 = fadd half %output2_load, %conv1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="489" st_id="32" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_2 = fadd half %output2_load, %conv1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="490" st_id="33" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_2 = fadd half %output2_load, %conv1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="491" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln117_2 = zext i14 %add_ln117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv1_output_addr = getelementptr [12544 x half]* %conv1_output, i64 0, i64 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="conv1_output_addr"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:8  store half %tmp_2, half* %conv1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader69:0  %i_0_i = phi i10 [ %i_20, %7 ], [ 0, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:1  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader69:2  %icmp_ln43 = icmp eq i10 %i_0_i, -240

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader69:3  %i_20 = add i10 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:4  br i1 %icmp_ln43, label %.preheader14.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="10">
<![CDATA[
:0  %zext_ln44 = zext i10 %i_0_i to i14

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln44 = add i14 %phi_mul, %zext_ln44

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln44_2 = zext i14 %add_ln44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv1_output_addr_1 = getelementptr [12544 x half]* %conv1_output, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="conv1_output_addr_1"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="14">
<![CDATA[
:4  %conv1_output_load = load half* %conv1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="506" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="14">
<![CDATA[
:4  %conv1_output_load = load half* %conv1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="507" st_id="37" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = fsub half 0x8000000000000000, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="508" st_id="38" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = fsub half 0x8000000000000000, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="509" st_id="39" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = fsub half 0x8000000000000000, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="510" st_id="40" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = fsub half 0x8000000000000000, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="511" st_id="41" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i = fsub half 0x8000000000000000, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="512" st_id="42" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_i_23 = fpext half %tmp_i to float

]]></Node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="513" st_id="43" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_i_23 = fpext half %tmp_i to float

]]></Node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="514" st_id="44" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="515" st_id="45" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="516" st_id="46" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="517" st_id="47" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="518" st_id="48" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="519" st_id="49" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="520" st_id="50" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="521" st_id="51" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="522" st_id="52" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="523" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i = fadd float %tmp_17_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="524" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i = fadd float %tmp_17_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="525" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i = fadd float %tmp_17_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="526" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i = fadd float %tmp_17_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="527" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i = fadd float %tmp_17_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="528" st_id="58" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="529" st_id="59" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="530" st_id="60" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="531" st_id="61" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="532" st_id="62" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="533" st_id="63" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="534" st_id="64" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="535" st_id="65" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="536" st_id="66" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="537" st_id="67" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="538" st_id="68" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="539" st_id="69" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="540" st_id="70" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="541" st_id="71" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="542" st_id="72" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="543" st_id="73" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="544" st_id="74" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_20_i = fptrunc float %tmp_19_i to half

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="545" st_id="75" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_20_i = fptrunc float %tmp_19_i to half

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="546" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
:11  store half %tmp_20_i, half* %conv1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="547" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader69

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader11:0  %i3_0 = phi i5 [ %i_16, %8 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="549" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1  %icmp_ln128 = icmp eq i5 %i3_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="550" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:3  %i_16 = add i5 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="552" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln128, label %.preheader10.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="553" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="16">
<![CDATA[
:0  call fastcc void @pool.1([12544 x half]* %conv1_output, i5 %i3_0, [3136 x half]* %pool1_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="554" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="555" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="16">
<![CDATA[
:0  call fastcc void @pool.1([12544 x half]* %conv1_output, i5 %i3_0, [3136 x half]* %pool1_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="556" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="557" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10:0  %i4_0 = phi i6 [ %i_17, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="558" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader10:1  %phi_mul1 = phi i12 [ %add_ln134, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="559" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader10:2  %add_ln134 = add i12 %phi_mul1, 100

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="560" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:3  %icmp_ln134 = icmp eq i6 %i4_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="561" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="562" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:5  %i_17 = add i6 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="563" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6  br i1 %icmp_ln134, label %.preheader8.preheader, label %meminst17.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="564" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
meminst17.preheader:0  br label %meminst17

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="565" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="566" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst17:0  %phi_ln136 = phi i7 [ %add_ln136, %meminst17 ], [ 0, %meminst17.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln136"/></StgValue>
</operation>

<operation id="567" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst17:1  %add_ln136 = add i7 %phi_ln136, 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="568" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
meminst17:2  %zext_ln136 = zext i7 %phi_ln136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="569" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17:3  %output1_1_addr = getelementptr [100 x half]* %output1_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="output1_1_addr"/></StgValue>
</operation>

<operation id="570" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
meminst17:4  store half 0x0, half* %output1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="571" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst17:5  %icmp_ln136 = icmp eq i7 %phi_ln136, -29

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="572" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17:6  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_output15_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="573" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17:7  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="574" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17:8  br i1 %icmp_ln136, label %meminst20.preheader, label %meminst17

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
meminst20.preheader:0  br label %meminst20

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="576" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst20:0  %phi_ln137 = phi i7 [ %add_ln137, %meminst20 ], [ 0, %meminst20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln137"/></StgValue>
</operation>

<operation id="577" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst20:1  %add_ln137 = add i7 %phi_ln137, 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="578" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="7">
<![CDATA[
meminst20:2  %zext_ln137 = zext i7 %phi_ln137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="579" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst20:3  %output2_1_addr = getelementptr [100 x half]* %output2_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="output2_1_addr"/></StgValue>
</operation>

<operation id="580" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
meminst20:4  store half 0x0, half* %output2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="581" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst20:5  %icmp_ln137 = icmp eq i7 %phi_ln137, -29

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="582" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst20:6  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_output26_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="583" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst20:7  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="584" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst20:8  br i1 %icmp_ln137, label %9, label %meminst20

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="585" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln140 = zext i6 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="586" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="587" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %j7_0 = phi i5 [ 0, %9 ], [ %j_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="588" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln139 = icmp eq i5 %j7_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="589" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="590" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %j_2 = add i5 %j7_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="591" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln139, label %.preheader9.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="592" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="6" op_4_bw="16" op_5_bw="16">
<![CDATA[
:0  call fastcc void @conv2([3136 x half]* %pool1_output, i5 %j7_0, i6 %i4_0, [100 x half]* %output1_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="593" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:0  %conv2_bias_addr = getelementptr inbounds [32 x half]* @conv2_bias, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="conv2_bias_addr"/></StgValue>
</operation>

<operation id="594" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
.preheader9.preheader:1  %conv2_bias_load = load half* %conv2_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="conv2_bias_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="595" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="6" op_4_bw="16" op_5_bw="16">
<![CDATA[
:0  call fastcc void @conv2([3136 x half]* %pool1_output, i5 %j7_0, i6 %i4_0, [100 x half]* %output1_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="596" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="597" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %n8_0 = phi i7 [ 0, %10 ], [ %n_1, %12 ]

]]></Node>
<StgValue><ssdm name="n8_0"/></StgValue>
</operation>

<operation id="598" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln142 = icmp eq i7 %n8_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="599" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="600" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %n_1 = add i7 %n8_0, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="601" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln142, label %.loopexit.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="602" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln143 = zext i7 %n8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="603" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output2_1_addr_2 = getelementptr inbounds [100 x half]* %output2_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="output2_1_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="7">
<![CDATA[
:2  %output2_1_load_1 = load half* %output2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output2_1_load_1"/></StgValue>
</operation>

<operation id="605" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output1_1_addr_1 = getelementptr inbounds [100 x half]* %output1_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="output1_1_addr_1"/></StgValue>
</operation>

<operation id="606" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="7">
<![CDATA[
:4  %output1_1_load = load half* %output1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output1_1_load"/></StgValue>
</operation>

<operation id="607" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="608" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="7">
<![CDATA[
:2  %output2_1_load_1 = load half* %output2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="output2_1_load_1"/></StgValue>
</operation>

<operation id="609" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="7">
<![CDATA[
:4  %output1_1_load = load half* %output1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output1_1_load"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="610" st_id="85" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = fadd half %output2_1_load_1, %output1_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="611" st_id="86" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = fadd half %output2_1_load_1, %output1_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="612" st_id="87" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = fadd half %output2_1_load_1, %output1_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="613" st_id="88" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = fadd half %output2_1_load_1, %output1_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="614" st_id="89" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = fadd half %output2_1_load_1, %output1_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="615" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:6  store half %tmp_8, half* %output2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="616" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %11

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="617" st_id="91" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
.preheader9.preheader:1  %conv2_bias_load = load half* %conv2_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="conv2_bias_load"/></StgValue>
</operation>

<operation id="618" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="619" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader9:0  %k9_0 = phi i7 [ %k_1, %13 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="k9_0"/></StgValue>
</operation>

<operation id="620" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:1  %icmp_ln146 = icmp eq i7 %k9_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="621" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="622" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:3  %k_1 = add i7 %k9_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="623" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln146, label %.preheader68.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="624" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln147 = zext i7 %k9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="625" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output2_1_addr_1 = getelementptr inbounds [100 x half]* %output2_1, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="output2_1_addr_1"/></StgValue>
</operation>

<operation id="626" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
:6  %output2_1_load = load half* %output2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output2_1_load"/></StgValue>
</operation>

<operation id="627" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="628" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln147_1 = zext i7 %k9_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="629" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln147 = add i12 %phi_mul1, %zext_ln147_1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="630" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
:6  %output2_1_load = load half* %output2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="output2_1_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="631" st_id="94" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = fadd half %output2_1_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="632" st_id="95" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = fadd half %output2_1_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="633" st_id="96" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = fadd half %output2_1_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="634" st_id="97" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = fadd half %output2_1_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="635" st_id="98" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = fadd half %output2_1_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="636" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln147_2 = zext i12 %add_ln147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_2"/></StgValue>
</operation>

<operation id="637" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv2_output_addr = getelementptr [3200 x half]* %conv2_output, i64 0, i64 %zext_ln147_2

]]></Node>
<StgValue><ssdm name="conv2_output_addr"/></StgValue>
</operation>

<operation id="638" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:8  store half %tmp_7, half* %conv2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="639" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="640" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader68:0  %i_0_i17 = phi i7 [ %i_24, %14 ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i17"/></StgValue>
</operation>

<operation id="641" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="642" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader68:2  %icmp_ln43_2 = icmp eq i7 %i_0_i17, -28

]]></Node>
<StgValue><ssdm name="icmp_ln43_2"/></StgValue>
</operation>

<operation id="643" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader68:3  %i_24 = add i7 %i_0_i17, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="644" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:4  br i1 %icmp_ln43_2, label %.preheader10.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="645" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln44_5 = zext i7 %i_0_i17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="646" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln44_1 = add i12 %phi_mul1, %zext_ln44_5

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="647" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln44_6 = zext i12 %add_ln44_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="648" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv2_output_addr_1 = getelementptr [3200 x half]* %conv2_output, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="conv2_output_addr_1"/></StgValue>
</operation>

<operation id="649" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="12">
<![CDATA[
:4  %conv2_output_load = load half* %conv2_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>

<operation id="650" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="651" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="12">
<![CDATA[
:4  %conv2_output_load = load half* %conv2_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="652" st_id="102" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="653" st_id="103" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="654" st_id="104" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="655" st_id="105" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="656" st_id="106" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="657" st_id="107" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_i2_32 = fpext half %tmp_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_i2_32"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="658" st_id="108" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_i2_32 = fpext half %tmp_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_i2_32"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="659" st_id="109" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="660" st_id="110" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="661" st_id="111" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="662" st_id="112" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="663" st_id="113" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="664" st_id="114" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="665" st_id="115" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="666" st_id="116" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="667" st_id="117" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="668" st_id="118" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="669" st_id="119" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="670" st_id="120" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="671" st_id="121" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="672" st_id="122" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="673" st_id="123" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="674" st_id="124" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="675" st_id="125" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="676" st_id="126" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="677" st_id="127" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="678" st_id="128" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="679" st_id="129" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="680" st_id="130" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="681" st_id="131" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="682" st_id="132" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="683" st_id="133" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="684" st_id="134" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="685" st_id="135" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="686" st_id="136" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="687" st_id="137" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="688" st_id="138" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="689" st_id="139" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_20_i2 = fptrunc float %tmp_19_i2 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="690" st_id="140" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_20_i2 = fptrunc float %tmp_19_i2 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i2"/></StgValue>
</operation>

<operation id="691" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="16">
<![CDATA[
:11  store half %tmp_20_i2, half* %conv2_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="692" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader68

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="693" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader8:0  %i10_0 = phi i6 [ %i_18, %15 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="694" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:1  %icmp_ln153 = icmp eq i6 %i10_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="695" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="696" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:3  %i_18 = add i6 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="697" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln153, label %.preheader7.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="698" st_id="141" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="16">
<![CDATA[
:0  call fastcc void @pool([3200 x half]* %conv2_output, i6 %i10_0, [800 x half]* %pool2_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="699" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="700" st_id="142" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="16">
<![CDATA[
:0  call fastcc void @pool([3200 x half]* %conv2_output, i6 %i10_0, [800 x half]* %pool2_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="701" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="702" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader7:0  %i11_0 = phi i6 [ %i_19, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i11_0"/></StgValue>
</operation>

<operation id="703" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7:1  %phi_mul3 = phi i10 [ %add_ln161_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="704" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7:2  %phi_mul5 = phi i10 [ %add_ln161_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="705" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:3  %add_ln161_2 = add i10 %phi_mul5, 25

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="706" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:4  %add_ln161_3 = add i10 %phi_mul3, 25

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="707" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:5  %icmp_ln159 = icmp eq i6 %i11_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="708" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:6  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="709" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:7  %i_19 = add i6 %i11_0, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="710" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %icmp_ln159, label %.preheader5.preheader, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="711" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="712" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="713" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %j12_0 = phi i5 [ %j_4, %16 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="j12_0"/></StgValue>
</operation>

<operation id="714" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="5">
<![CDATA[
.preheader6:1  %zext_ln160 = zext i5 %j12_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="715" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2  %icmp_ln160 = icmp eq i5 %j12_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="716" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="717" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:4  %j_4 = add i5 %j12_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="718" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln160, label %.preheader7.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="719" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln161_1 = add i10 %phi_mul3, %zext_ln160

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="720" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln161 = zext i10 %add_ln161_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="721" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pool2_output_addr = getelementptr [800 x half]* %pool2_output, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="pool2_output_addr"/></StgValue>
</operation>

<operation id="722" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output_load = load half* %pool2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="pool2_output_load"/></StgValue>
</operation>

<operation id="723" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln161 = add i10 %zext_ln160, %phi_mul5

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="724" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="725" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output_load = load half* %pool2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="pool2_output_load"/></StgValue>
</operation>

<operation id="726" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
:5  %zext_ln161_1 = zext i10 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="727" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pool2_output1_addr = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="pool2_output1_addr"/></StgValue>
</operation>

<operation id="728" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:7  store half %pool2_output_load, half* %pool2_output1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="729" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="730" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5:0  %i13_0 = phi i6 [ %i_21, %18 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i13_0"/></StgValue>
</operation>

<operation id="731" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader5:1  %phi_mul7 = phi i16 [ %add_ln169_1, %18 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="732" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:2  %add_ln169_1 = add i16 %phi_mul7, 800

]]></Node>
<StgValue><ssdm name="add_ln169_1"/></StgValue>
</operation>

<operation id="733" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:3  %icmp_ln166 = icmp eq i6 %i13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="734" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="735" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:5  %i_21 = add i6 %i13_0, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="736" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:6  br i1 %icmp_ln166, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="737" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="6">
<![CDATA[
.preheader4.preheader:0  %zext_ln169 = zext i6 %i13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="738" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %fc1_output_addr = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="fc1_output_addr"/></StgValue>
</operation>

<operation id="739" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="740" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="741" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4:0  %j14_0 = phi i10 [ %j_8, %17 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j14_0"/></StgValue>
</operation>

<operation id="742" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
.preheader4:1  %zext_ln168 = zext i10 %j14_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="743" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:2  %icmp_ln168 = icmp eq i10 %j14_0, -224

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="744" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="745" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:4  %j_8 = add i10 %j14_0, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="746" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln168, label %18, label %17

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="747" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln169_1 = zext i10 %j14_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="748" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pool2_output1_addr_1 = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="pool2_output1_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output1_load = load half* %pool2_output1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="pool2_output1_load"/></StgValue>
</operation>

<operation id="750" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln169 = add i16 %phi_mul7, %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="751" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="16">
<![CDATA[
:5  %zext_ln169_2 = zext i16 %add_ln169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169_2"/></StgValue>
</operation>

<operation id="752" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc1_weight1_addr = getelementptr inbounds [48000 x half]* @fc1_weight1, i64 0, i64 %zext_ln169_2

]]></Node>
<StgValue><ssdm name="fc1_weight1_addr"/></StgValue>
</operation>

<operation id="753" st_id="147" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16">
<![CDATA[
:7  %fc1_weight1_load = load half* %fc1_weight1_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_weight1_load"/></StgValue>
</operation>

<operation id="754" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load = load half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load"/></StgValue>
</operation>

<operation id="755" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1_bias_addr = getelementptr inbounds [120 x half]* @fc1_bias, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="fc1_bias_addr"/></StgValue>
</operation>

<operation id="756" st_id="147" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load = load half* %fc1_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_bias_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="757" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output1_load = load half* %pool2_output1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="pool2_output1_load"/></StgValue>
</operation>

<operation id="758" st_id="148" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16">
<![CDATA[
:7  %fc1_weight1_load = load half* %fc1_weight1_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_weight1_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="759" st_id="149" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="760" st_id="150" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="761" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_1 = load half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_1"/></StgValue>
</operation>

<operation id="762" st_id="151" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="763" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_1 = load half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_1"/></StgValue>
</operation>

<operation id="764" st_id="152" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="765" st_id="153" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_6 = fadd half %fc1_output_load_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="766" st_id="154" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_6 = fadd half %fc1_output_load_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="767" st_id="155" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_6 = fadd half %fc1_output_load_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="768" st_id="156" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_6 = fadd half %fc1_output_load_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="769" st_id="157" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_6 = fadd half %fc1_output_load_1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="770" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:10  store half %tmp_6, half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="771" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="772" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load = load half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load"/></StgValue>
</operation>

<operation id="773" st_id="159" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load = load half* %fc1_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_bias_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="774" st_id="160" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_4 = fadd half %fc1_output_load, %fc1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="775" st_id="161" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_4 = fadd half %fc1_output_load, %fc1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="776" st_id="162" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_4 = fadd half %fc1_output_load, %fc1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="777" st_id="163" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_4 = fadd half %fc1_output_load, %fc1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="778" st_id="164" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_4 = fadd half %fc1_output_load, %fc1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="779" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:4  store half %tmp_4, half* %fc1_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="780" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="781" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3:0  %i15_0 = phi i6 [ %i_23, %20 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i15_0"/></StgValue>
</operation>

<operation id="782" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3:1  %phi_mul9 = phi i16 [ %add_ln175_2, %20 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="783" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3:2  %add_ln175_2 = add i16 %phi_mul9, 800

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="784" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="6">
<![CDATA[
.preheader3:3  %zext_ln173 = zext i6 %i15_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="785" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:4  %icmp_ln173 = icmp eq i6 %i15_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="786" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:5  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="787" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:6  %i_23 = add i6 %i15_0, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="788" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:7  br i1 %icmp_ln173, label %.preheader67.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="789" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:0  %add_ln175 = add i7 %zext_ln173, 60

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="790" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="7">
<![CDATA[
.preheader2.preheader:1  %zext_ln175 = zext i7 %add_ln175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="791" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader:2  %fc1_output_addr_1 = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="fc1_output_addr_1"/></StgValue>
</operation>

<operation id="792" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="793" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:0  br label %.preheader67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="794" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader2:0  %j16_0 = phi i10 [ %j_9, %19 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j16_0"/></StgValue>
</operation>

<operation id="795" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="10">
<![CDATA[
.preheader2:1  %zext_ln174 = zext i10 %j16_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="796" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:2  %icmp_ln174 = icmp eq i10 %j16_0, -224

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="797" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="798" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:4  %j_9 = add i10 %j16_0, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="799" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln174, label %20, label %19

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="800" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln175_1 = zext i10 %j16_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="801" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pool2_output1_addr_2 = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="pool2_output1_addr_2"/></StgValue>
</operation>

<operation id="802" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output1_load_1 = load half* %pool2_output1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="pool2_output1_load_1"/></StgValue>
</operation>

<operation id="803" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln175_1 = add i16 %phi_mul9, %zext_ln174

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="804" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="16">
<![CDATA[
:5  %zext_ln175_2 = zext i16 %add_ln175_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="805" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc1_weight2_addr = getelementptr inbounds [48000 x half]* @fc1_weight2, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="fc1_weight2_addr"/></StgValue>
</operation>

<operation id="806" st_id="167" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16">
<![CDATA[
:7  %fc1_weight2_load = load half* %fc1_weight2_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_weight2_load"/></StgValue>
</operation>

<operation id="807" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_2 = load half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_2"/></StgValue>
</operation>

<operation id="808" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1_bias_addr_1 = getelementptr inbounds [120 x half]* @fc1_bias, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="fc1_bias_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="167" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load_1 = load half* %fc1_bias_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_bias_load_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="810" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
:3  %pool2_output1_load_1 = load half* %pool2_output1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="pool2_output1_load_1"/></StgValue>
</operation>

<operation id="811" st_id="168" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16">
<![CDATA[
:7  %fc1_weight2_load = load half* %fc1_weight2_addr, align 2

]]></Node>
<StgValue><ssdm name="fc1_weight2_load"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="812" st_id="169" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="813" st_id="170" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="814" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_3 = load half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_3"/></StgValue>
</operation>

<operation id="815" st_id="171" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="816" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_3 = load half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_3"/></StgValue>
</operation>

<operation id="817" st_id="172" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="818" st_id="173" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_1 = fadd half %fc1_output_load_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="819" st_id="174" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_1 = fadd half %fc1_output_load_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="820" st_id="175" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_1 = fadd half %fc1_output_load_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="821" st_id="176" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_1 = fadd half %fc1_output_load_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="822" st_id="177" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_1 = fadd half %fc1_output_load_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="823" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:10  store half %tmp_1, half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="824" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="825" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="7">
<![CDATA[
:0  %fc1_output_load_2 = load half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_2"/></StgValue>
</operation>

<operation id="826" st_id="179" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load_1 = load half* %fc1_bias_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc1_bias_load_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="827" st_id="180" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="828" st_id="181" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="829" st_id="182" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="830" st_id="183" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="831" st_id="184" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="832" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:4  store half %tmp_9, half* %fc1_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="833" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="834" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader67:0  %i_0_i29 = phi i7 [ %i_22, %21 ], [ 0, %.preheader67.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i29"/></StgValue>
</operation>

<operation id="835" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="836" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67:2  %icmp_ln43_1 = icmp eq i7 %i_0_i29, -8

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="837" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67:3  %i_22 = add i7 %i_0_i29, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="838" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:4  br i1 %icmp_ln43_1, label %Sigmoid1.2.exit.preheader, label %21

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="839" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln44_1 = zext i7 %i_0_i29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="840" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1_output_addr_3 = getelementptr [120 x half]* %fc1_output, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="fc1_output_addr_3"/></StgValue>
</operation>

<operation id="841" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_output_load_5 = load half* %fc1_output_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_5"/></StgValue>
</operation>

<operation id="842" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
Sigmoid1.2.exit.preheader:0  br label %Sigmoid1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="843" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_output_load_5 = load half* %fc1_output_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="844" st_id="188" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="845" st_id="189" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="846" st_id="190" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="847" st_id="191" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="848" st_id="192" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="849" st_id="193" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i1_41 = fpext half %tmp_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_i1_41"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="850" st_id="194" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i1_41 = fpext half %tmp_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_i1_41"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="851" st_id="195" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="852" st_id="196" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="853" st_id="197" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="854" st_id="198" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="855" st_id="199" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="856" st_id="200" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="857" st_id="201" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="858" st_id="202" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="859" st_id="203" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="860" st_id="204" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="861" st_id="205" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="862" st_id="206" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="863" st_id="207" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="864" st_id="208" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="865" st_id="209" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="866" st_id="210" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="867" st_id="211" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="868" st_id="212" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="869" st_id="213" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="870" st_id="214" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="871" st_id="215" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="872" st_id="216" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="873" st_id="217" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="874" st_id="218" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="875" st_id="219" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="876" st_id="220" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="877" st_id="221" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="878" st_id="222" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="879" st_id="223" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="880" st_id="224" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="881" st_id="225" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i1 = fptrunc float %tmp_19_i1 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i1"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="882" st_id="226" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i1 = fptrunc float %tmp_19_i1 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i1"/></StgValue>
</operation>

<operation id="883" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:9  store half %tmp_20_i1, half* %fc1_output_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="884" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader67

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="885" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
Sigmoid1.2.exit:0  %i17_0 = phi i7 [ %i_26, %23 ], [ 0, %Sigmoid1.2.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i17_0"/></StgValue>
</operation>

<operation id="886" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Sigmoid1.2.exit:1  %icmp_ln183 = icmp eq i7 %i17_0, -44

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="887" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Sigmoid1.2.exit:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="888" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Sigmoid1.2.exit:3  %i_26 = add i7 %i17_0, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="889" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Sigmoid1.2.exit:4  br i1 %icmp_ln183, label %.preheader66.preheader, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="890" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1.preheader:0  %shl_ln1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i17_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="891" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="14">
<![CDATA[
.preheader1.preheader:1  %zext_ln185_3 = zext i14 %shl_ln1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln185_3"/></StgValue>
</operation>

<operation id="892" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader1.preheader:2  %shl_ln185_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i17_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln185_1"/></StgValue>
</operation>

<operation id="893" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="10">
<![CDATA[
.preheader1.preheader:3  %zext_ln185_4 = zext i10 %shl_ln185_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln185_4"/></StgValue>
</operation>

<operation id="894" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1.preheader:4  %sub_ln185 = sub i15 %zext_ln185_3, %zext_ln185_4

]]></Node>
<StgValue><ssdm name="sub_ln185"/></StgValue>
</operation>

<operation id="895" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.preheader:5  %zext_ln185 = zext i7 %i17_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="896" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:6  %fc2_output_addr = getelementptr inbounds [84 x half]* %fc2_output, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="fc2_output_addr"/></StgValue>
</operation>

<operation id="897" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:7  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="898" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
.preheader66.preheader:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="899" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %j18_0 = phi i7 [ %j_10, %22 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j18_0"/></StgValue>
</operation>

<operation id="900" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="15" op_0_bw="7">
<![CDATA[
.preheader1:1  %zext_ln184 = zext i7 %j18_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="901" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2  %icmp_ln184 = icmp eq i7 %j18_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="902" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="903" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4  %j_10 = add i7 %j18_0, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="904" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln184, label %23, label %22

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="905" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln185_1 = zext i7 %j18_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="906" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1_output_addr_2 = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln185_1

]]></Node>
<StgValue><ssdm name="fc1_output_addr_2"/></StgValue>
</operation>

<operation id="907" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_output_load_4 = load half* %fc1_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_4"/></StgValue>
</operation>

<operation id="908" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln185 = add i15 %sub_ln185, %zext_ln184

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="909" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="15">
<![CDATA[
:4  %sext_ln185 = sext i15 %add_ln185 to i32

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="910" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln185_2 = zext i32 %sext_ln185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185_2"/></StgValue>
</operation>

<operation id="911" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc2_weight_addr = getelementptr inbounds [10080 x half]* @fc2_weight, i64 0, i64 %zext_ln185_2

]]></Node>
<StgValue><ssdm name="fc2_weight_addr"/></StgValue>
</operation>

<operation id="912" st_id="228" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="14">
<![CDATA[
:7  %fc2_weight_load = load half* %fc2_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_weight_load"/></StgValue>
</operation>

<operation id="913" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc2_bias_addr = getelementptr inbounds [84 x half]* @fc2_bias, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="fc2_bias_addr"/></StgValue>
</operation>

<operation id="914" st_id="228" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="7">
<![CDATA[
:1  %fc2_bias_load = load half* %fc2_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>

<operation id="915" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load = load half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="916" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc1_output_load_4 = load half* %fc1_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc1_output_load_4"/></StgValue>
</operation>

<operation id="917" st_id="229" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="14">
<![CDATA[
:7  %fc2_weight_load = load half* %fc2_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_weight_load"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="918" st_id="230" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="919" st_id="231" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="920" st_id="232" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="921" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="7">
<![CDATA[
:9  %fc2_output_load_1 = load half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_1"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="922" st_id="233" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="923" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="7">
<![CDATA[
:9  %fc2_output_load_1 = load half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_1"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="924" st_id="234" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_12 = fadd half %fc2_output_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="925" st_id="235" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_12 = fadd half %fc2_output_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="926" st_id="236" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_12 = fadd half %fc2_output_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="927" st_id="237" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_12 = fadd half %fc2_output_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="928" st_id="238" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_12 = fadd half %fc2_output_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="929" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:11  store half %tmp_12, half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="930" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="931" st_id="240" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="7">
<![CDATA[
:1  %fc2_bias_load = load half* %fc2_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>

<operation id="932" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load = load half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="933" st_id="241" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = fadd half %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="934" st_id="242" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = fadd half %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="935" st_id="243" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = fadd half %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="936" st_id="244" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = fadd half %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="937" st_id="245" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = fadd half %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="938" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:4  store half %tmp_10, half* %fc2_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="939" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %Sigmoid1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="940" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader66:0  %i_0_i41 = phi i7 [ %i_25, %24 ], [ 0, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i41"/></StgValue>
</operation>

<operation id="941" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader66:1  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="942" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:2  %icmp_ln43_3 = icmp eq i7 %i_0_i41, -44

]]></Node>
<StgValue><ssdm name="icmp_ln43_3"/></StgValue>
</operation>

<operation id="943" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:3  %i_25 = add i7 %i_0_i41, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="944" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:4  br i1 %icmp_ln43_3, label %Sigmoid1.1.exit.preheader, label %24

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="945" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln44_3 = zext i7 %i_0_i41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="946" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc2_output_addr_2 = getelementptr [84 x half]* %fc2_output, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="fc2_output_addr_2"/></StgValue>
</operation>

<operation id="947" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load_3 = load half* %fc2_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_3"/></StgValue>
</operation>

<operation id="948" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
Sigmoid1.1.exit.preheader:0  br label %Sigmoid1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="949" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load_3 = load half* %fc2_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_3"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="950" st_id="249" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="951" st_id="250" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="952" st_id="251" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="953" st_id="252" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="954" st_id="253" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="955" st_id="254" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i3_45 = fpext half %tmp_i3 to float

]]></Node>
<StgValue><ssdm name="tmp_i3_45"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="956" st_id="255" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i3_45 = fpext half %tmp_i3 to float

]]></Node>
<StgValue><ssdm name="tmp_i3_45"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="957" st_id="256" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="958" st_id="257" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="959" st_id="258" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="960" st_id="259" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="961" st_id="260" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="962" st_id="261" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="963" st_id="262" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="964" st_id="263" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="965" st_id="264" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i3"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="966" st_id="265" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="967" st_id="266" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="968" st_id="267" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="969" st_id="268" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="970" st_id="269" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="971" st_id="270" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="972" st_id="271" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="973" st_id="272" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="974" st_id="273" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="975" st_id="274" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="976" st_id="275" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="977" st_id="276" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="978" st_id="277" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="979" st_id="278" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="980" st_id="279" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="981" st_id="280" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="982" st_id="281" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="983" st_id="282" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="984" st_id="283" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="985" st_id="284" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="986" st_id="285" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i3"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="987" st_id="286" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i3 = fptrunc float %tmp_19_i3 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i3"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="988" st_id="287" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i3 = fptrunc float %tmp_19_i3 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i3"/></StgValue>
</operation>

<operation id="989" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:9  store half %tmp_20_i3, half* %fc2_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="990" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader66

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="991" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
Sigmoid1.1.exit:0  %i19_0 = phi i4 [ %i_28, %26 ], [ 0, %Sigmoid1.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i19_0"/></StgValue>
</operation>

<operation id="992" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
Sigmoid1.1.exit:1  %phi_mul11 = phi i10 [ %add_ln195_1, %26 ], [ 0, %Sigmoid1.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul11"/></StgValue>
</operation>

<operation id="993" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Sigmoid1.1.exit:2  %add_ln195_1 = add i10 %phi_mul11, 84

]]></Node>
<StgValue><ssdm name="add_ln195_1"/></StgValue>
</operation>

<operation id="994" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Sigmoid1.1.exit:3  %icmp_ln193 = icmp eq i4 %i19_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="995" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Sigmoid1.1.exit:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="996" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Sigmoid1.1.exit:5  %i_28 = add i4 %i19_0, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="997" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Sigmoid1.1.exit:6  br i1 %icmp_ln193, label %.preheader65.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="998" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln195 = zext i4 %i19_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="999" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %fc3_output_addr = getelementptr inbounds [10 x half]* %fc3_output, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="fc3_output_addr"/></StgValue>
</operation>

<operation id="1000" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="1001" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1002" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %j20_0 = phi i7 [ %j_11, %25 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j20_0"/></StgValue>
</operation>

<operation id="1003" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="7">
<![CDATA[
.preheader:1  %zext_ln194 = zext i7 %j20_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="1004" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %icmp_ln194 = icmp eq i7 %j20_0, -44

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="1005" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1006" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %j_11 = add i7 %j20_0, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="1007" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln194, label %26, label %25

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="1008" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln195_1 = zext i7 %j20_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln195_1"/></StgValue>
</operation>

<operation id="1009" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc2_output_addr_1 = getelementptr inbounds [84 x half]* %fc2_output, i64 0, i64 %zext_ln195_1

]]></Node>
<StgValue><ssdm name="fc2_output_addr_1"/></StgValue>
</operation>

<operation id="1010" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load_2 = load half* %fc2_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_2"/></StgValue>
</operation>

<operation id="1011" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %add_ln195 = add i10 %phi_mul11, %zext_ln194

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="1012" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="10">
<![CDATA[
:4  %zext_ln195_2 = zext i10 %add_ln195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln195_2"/></StgValue>
</operation>

<operation id="1013" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc3_weight_addr = getelementptr inbounds [840 x half]* @fc3_weight, i64 0, i64 %zext_ln195_2

]]></Node>
<StgValue><ssdm name="fc3_weight_addr"/></StgValue>
</operation>

<operation id="1014" st_id="289" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="10">
<![CDATA[
:6  %fc3_weight_load = load half* %fc3_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_weight_load"/></StgValue>
</operation>

<operation id="1015" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc3_bias_addr = getelementptr inbounds [10 x half]* @fc3_bias, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="fc3_bias_addr"/></StgValue>
</operation>

<operation id="1016" st_id="289" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="4">
<![CDATA[
:1  %fc3_bias_load = load half* %fc3_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_bias_load"/></StgValue>
</operation>

<operation id="1017" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load_1 = load half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_1"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1018" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="7">
<![CDATA[
:2  %fc2_output_load_2 = load half* %fc2_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc2_output_load_2"/></StgValue>
</operation>

<operation id="1019" st_id="290" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="10">
<![CDATA[
:6  %fc3_weight_load = load half* %fc3_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_weight_load"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1020" st_id="291" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1021" st_id="292" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1022" st_id="293" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1023" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="4">
<![CDATA[
:8  %fc3_output_load_2 = load half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_2"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1024" st_id="294" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1025" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="4">
<![CDATA[
:8  %fc3_output_load_2 = load half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_2"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1026" st_id="295" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_16 = fadd half %fc3_output_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1027" st_id="296" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_16 = fadd half %fc3_output_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1028" st_id="297" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_16 = fadd half %fc3_output_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1029" st_id="298" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_16 = fadd half %fc3_output_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1030" st_id="299" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_16 = fadd half %fc3_output_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1031" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
:10  store half %tmp_16, half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="1032" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1033" st_id="301" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="4">
<![CDATA[
:1  %fc3_bias_load = load half* %fc3_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_bias_load"/></StgValue>
</operation>

<operation id="1034" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load_1 = load half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_1"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1035" st_id="302" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1036" st_id="303" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1037" st_id="304" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1038" st_id="305" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1039" st_id="306" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1040" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
:4  store half %tmp_14, half* %fc3_output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1041" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %Sigmoid1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1042" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader65:0  %i_0_i53 = phi i4 [ %i_27, %27 ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i53"/></StgValue>
</operation>

<operation id="1043" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1044" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader65:2  %icmp_ln43_4 = icmp eq i4 %i_0_i53, -6

]]></Node>
<StgValue><ssdm name="icmp_ln43_4"/></StgValue>
</operation>

<operation id="1045" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader65:3  %i_27 = add i4 %i_0_i53, 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="1046" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:4  br i1 %icmp_ln43_4, label %Sigmoid1.exit.preheader, label %27

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1047" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln44_4 = zext i4 %i_0_i53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="1048" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc3_output_addr_2 = getelementptr [10 x half]* %fc3_output, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="fc3_output_addr_2"/></StgValue>
</operation>

<operation id="1049" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load_3 = load half* %fc3_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_3"/></StgValue>
</operation>

<operation id="1050" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
Sigmoid1.exit.preheader:0  br label %Sigmoid1.exit

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1051" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load_3 = load half* %fc3_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load_3"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1052" st_id="310" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1053" st_id="311" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1054" st_id="312" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1055" st_id="313" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1056" st_id="314" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1057" st_id="315" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i4_49 = fpext half %tmp_i4 to float

]]></Node>
<StgValue><ssdm name="tmp_i4_49"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1058" st_id="316" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_i4_49 = fpext half %tmp_i4 to float

]]></Node>
<StgValue><ssdm name="tmp_i4_49"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1059" st_id="317" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1060" st_id="318" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1061" st_id="319" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1062" st_id="320" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1063" st_id="321" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1064" st_id="322" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1065" st_id="323" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1066" st_id="324" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1067" st_id="325" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17_i4"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1068" st_id="326" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i4"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1069" st_id="327" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i4"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1070" st_id="328" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i4"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1071" st_id="329" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i4"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1072" st_id="330" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18_i4"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1073" st_id="331" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1074" st_id="332" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1075" st_id="333" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1076" st_id="334" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1077" st_id="335" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1078" st_id="336" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1079" st_id="337" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1080" st_id="338" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1081" st_id="339" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1082" st_id="340" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1083" st_id="341" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1084" st_id="342" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1085" st_id="343" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1086" st_id="344" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1087" st_id="345" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1088" st_id="346" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i4"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1089" st_id="347" stage="2" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i4 = fptrunc float %tmp_19_i4 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i4"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1090" st_id="348" stage="1" lat="2">
<core>Float2Half</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_20_i4 = fptrunc float %tmp_19_i4 to half

]]></Node>
<StgValue><ssdm name="tmp_20_i4"/></StgValue>
</operation>

<operation id="1091" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
:9  store half %tmp_20_i4, half* %fc3_output_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1092" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1093" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
Sigmoid1.exit:0  %i21_0 = phi i4 [ %i_29, %28 ], [ 0, %Sigmoid1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i21_0"/></StgValue>
</operation>

<operation id="1094" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Sigmoid1.exit:1  %icmp_ln205 = icmp eq i4 %i21_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="1095" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Sigmoid1.exit:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1096" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Sigmoid1.exit:3  %i_29 = add i4 %i21_0, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="1097" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Sigmoid1.exit:4  br i1 %icmp_ln205, label %29, label %28

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="1098" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln206 = zext i4 %i21_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="1099" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc3_output_addr_1 = getelementptr inbounds [10 x half]* %fc3_output, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="fc3_output_addr_1"/></StgValue>
</operation>

<operation id="1100" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load = load half* %fc3_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load"/></StgValue>
</operation>

<operation id="1101" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln209"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1102" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="4">
<![CDATA[
:2  %fc3_output_load = load half* %fc3_output_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fc3_output_load"/></StgValue>
</operation>

<operation id="1103" st_id="350" stage="2" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="16">
<![CDATA[
:3  %tmp_13 = fpext half %fc3_output_load to float

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1104" st_id="351" stage="1" lat="2">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="16">
<![CDATA[
:3  %tmp_13 = fpext half %fc3_output_load to float

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1105" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="1106" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store float %tmp_13, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="1107" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %Sigmoid1.exit

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
