__design_bin_path=D:/Work/FPGA-VictorT/FPGA-VictorT/HDL
opt_data_elab=D:/Work/FPGA-VictorT/FPGA-VictorT/HDL/work/@_opt
