Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Mech1\Documents\DE0_BASE\DE0_NANO_BASE_SYSTEM\De0\QSYS\my_nios1.qsys --block-symbol-file --output-directory=C:\Users\Mech1\Documents\DE0_BASE\DE0_NANO_BASE_SYSTEM\De0\QSYS\my_nios1 --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading QSYS/my_nios1.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding fifoed_avalon_uart_0 [fifoed_avalon_uart 13.1]
Progress: Parameterizing module fifoed_avalon_uart_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nios1.clocks: Refclk Freq: 50.0
Info: my_nios1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: my_nios1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: my_nios1.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: my_nios1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: my_nios1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mech1\Documents\DE0_BASE\DE0_NANO_BASE_SYSTEM\De0\QSYS\my_nios1.qsys --synthesis=VHDL --output-directory=C:\Users\Mech1\Documents\DE0_BASE\DE0_NANO_BASE_SYSTEM\De0\QSYS\my_nios1\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading QSYS/my_nios1.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding fifoed_avalon_uart_0 [fifoed_avalon_uart 13.1]
Progress: Parameterizing module fifoed_avalon_uart_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nios1.clocks: Refclk Freq: 50.0
Info: my_nios1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: my_nios1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: my_nios1.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: my_nios1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: my_nios1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: my_nios1: Generating my_nios1 "my_nios1" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'my_nios1_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_nios1_LEDs --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0036_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0036_LEDs_gen//my_nios1_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'my_nios1_LEDs'
Info: LEDs: "my_nios1" instantiated altera_avalon_pio "LEDs"
Info: clocks: "my_nios1" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: fifoed_avalon_uart_0: Starting FIFOed UART Generation at C:/Users/Mech1/Documents/mech1_mike/Mech1/Third_party_components/fifoed_avalon_uart
Info: fifoed_avalon_uart_0: Starting RTL generation for module 'my_nios1_fifoed_avalon_uart_0'
Info: fifoed_avalon_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/Users/Mech1/Documents/mech1_mike/Mech1/Third_party_components/fifoed_avalon_uart -- C:/Users/Mech1/Documents/mech1_mike/Mech1/Third_party_components/fifoed_avalon_uart/generate_rtl.pl --name=my_nios1_fifoed_avalon_uart_0 --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0037_fifoed_avalon_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0037_fifoed_avalon_uart_0_gen//my_nios1_fifoed_avalon_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifoed_avalon_uart_0: Done RTL generation for module 'my_nios1_fifoed_avalon_uart_0'
Info: fifoed_avalon_uart_0: "my_nios1" instantiated fifoed_avalon_uart "fifoed_avalon_uart_0"
Info: jtag_uart: Starting RTL generation for module 'my_nios1_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=my_nios1_jtag_uart --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0038_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0038_jtag_uart_gen//my_nios1_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'my_nios1_jtag_uart'
Info: jtag_uart: "my_nios1" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: "my_nios1" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'my_nios1_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_nios1_onchip_memory --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0039_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0039_onchip_memory_gen//my_nios1_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'my_nios1_onchip_memory'
Info: onchip_memory: "my_nios1" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sdram: Starting RTL generation for module 'my_nios1_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=my_nios1_sdram --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0040_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0040_sdram_gen//my_nios1_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'my_nios1_sdram'
Info: sdram: "my_nios1" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'my_nios1_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_nios1_switches --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0041_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0041_switches_gen//my_nios1_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'my_nios1_switches'
Info: switches: "my_nios1" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "my_nios1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "my_nios1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "my_nios1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "my_nios1" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'my_nios1_nios2_processor_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=my_nios1_nios2_processor_cpu --dir=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0047_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Mech1/AppData/Local/Temp/alt8140_4384011507471994991.dir/0047_cpu_gen//my_nios1_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.09.01 15:02:27 (*) Starting Nios II generation
Info: cpu: # 2019.09.01 15:02:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.09.01 15:02:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.09.01 15:02:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.09.01 15:02:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.09.01 15:02:27 (*)   Plaintext license not found.
Info: cpu: # 2019.09.01 15:02:27 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.09.01 15:02:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.09.01 15:02:27 (*)   Creating all objects for CPU
Info: cpu: # 2019.09.01 15:02:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.09.01 15:02:29 (*)   Creating plain-text RTL
Info: cpu: # 2019.09.01 15:02:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'my_nios1_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: my_nios1: Done "my_nios1" with 40 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
