
*** Running vivado
    with args -log Top_FFT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_FFT.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_FFT.tcl -notrace
Command: link_design -top Top_FFT -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/constrs_1/new/lab2.xdc]
Finished Parsing XDC File [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/constrs_1/new/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 608.980 ; gain = 350.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.575 . Memory (MB): peak = 619.348 ; gain = 10.367
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9fc8df23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9fc8df23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b10aa607

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b10aa607

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b10aa607

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.582 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b10aa607

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1164.582 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8ca28814

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.582 ; gain = 555.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_FFT_drc_opted.rpt -pb Top_FFT_drc_opted.pb -rpx Top_FFT_drc_opted.rpx
Command: report_drc -file Top_FFT_drc_opted.rpt -pb Top_FFT_drc_opted.pb -rpx Top_FFT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.582 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30800453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1164.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb79a7d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157b9f718

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157b9f718

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.582 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 157b9f718

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2613c5c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2613c5c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c6844930

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9c48633

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b82e09fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b82e09fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1090819da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2869f3dfb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1eb034102

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1eb034102

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c9ab98b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.582 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c9ab98b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.582 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173076d3f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 173076d3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1189.402 ; gain = 24.820
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.901. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109bbbc19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824
Phase 4.1 Post Commit Optimization | Checksum: 109bbbc19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109bbbc19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109bbbc19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1917a2ccf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1917a2ccf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824
Ending Placer Task | Checksum: d267f950

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1189.406 ; gain = 24.824
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1189.816 ; gain = 0.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_FFT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1192.281 ; gain = 2.465
INFO: [runtcl-4] Executing : report_utilization -file Top_FFT_utilization_placed.rpt -pb Top_FFT_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1192.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_FFT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1192.281 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2a1b3c21 ConstDB: 0 ShapeSum: a84cbd2f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e3ae4506

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1334.812 ; gain = 141.840
Post Restoration Checksum: NetGraph: f963dae2 NumContArr: ea4a6a24 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e3ae4506

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e3ae4506

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e3ae4506

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.812 ; gain = 141.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 120e2d5ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.812 ; gain = 141.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.942 | TNS=-1489.866| WHS=-0.096 | THS=-2.123 |

Phase 2 Router Initialization | Checksum: 1f2cad7a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b382170c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.262 | TNS=-1532.016| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22779197b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.262 | TNS=-1525.515| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e3b51103

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
Phase 4 Rip-up And Reroute | Checksum: 1e3b51103

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 171dca6fb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.147 | TNS=-1497.824| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9626faed

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9626faed

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
Phase 5 Delay and Skew Optimization | Checksum: 9626faed

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d4e55d32

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.137 | TNS=-1497.099| WHS=0.267  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d4e55d32

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
Phase 6 Post Hold Fix | Checksum: d4e55d32

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.673553 %
  Global Horizontal Routing Utilization  = 0.479547 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 44c5f1f9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 44c5f1f9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a5d0e531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.137 | TNS=-1497.099| WHS=0.267  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a5d0e531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.812 ; gain = 141.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1334.812 ; gain = 142.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1334.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_FFT_drc_routed.rpt -pb Top_FFT_drc_routed.pb -rpx Top_FFT_drc_routed.rpx
Command: report_drc -file Top_FFT_drc_routed.rpt -pb Top_FFT_drc_routed.pb -rpx Top_FFT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_FFT_methodology_drc_routed.rpt -pb Top_FFT_methodology_drc_routed.pb -rpx Top_FFT_methodology_drc_routed.rpx
Command: report_methodology -file Top_FFT_methodology_drc_routed.rpt -pb Top_FFT_methodology_drc_routed.pb -rpx Top_FFT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_FFT_power_routed.rpt -pb Top_FFT_power_summary_routed.pb -rpx Top_FFT_power_routed.rpx
Command: report_power -file Top_FFT_power_routed.rpt -pb Top_FFT_power_summary_routed.pb -rpx Top_FFT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_FFT_route_status.rpt -pb Top_FFT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_FFT_timing_summary_routed.rpt -rpx Top_FFT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_FFT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_FFT_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Dec 29 12:16:26 2021...

*** Running vivado
    with args -log Top_FFT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_FFT.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_FFT.tcl -notrace
Command: link_design -top Top_FFT -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/constrs_1/new/lab2.xdc]
Finished Parsing XDC File [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/constrs_1/new/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 608.879 ; gain = 350.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 620.344 ; gain = 11.465
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b1230dc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b1230dc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e56b6de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e56b6de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e56b6de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.848 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e56b6de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 1164.848 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1372d3d29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.848 ; gain = 555.969
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_FFT_drc_opted.rpt -pb Top_FFT_drc_opted.pb -rpx Top_FFT_drc_opted.rpx
Command: report_drc -file Top_FFT_drc_opted.rpt -pb Top_FFT_drc_opted.pb -rpx Top_FFT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.848 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd84e63c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1164.848 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d82ca15f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a4c4538c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a4c4538c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.848 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a4c4538c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11096fb72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11096fb72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169e916e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bca02a38

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa53740a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 209e957ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f52dfff7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f52dfff7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.848 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f52dfff7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1164.848 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 278bc4199

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 278bc4199

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.888. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dd1c6e4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
Phase 4.1 Post Commit Optimization | Checksum: 1dd1c6e4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dd1c6e4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dd1c6e4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11c51d8f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c51d8f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
Ending Placer Task | Checksum: d2620ebb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.281 ; gain = 26.434
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1191.641 ; gain = 0.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_FFT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1193.652 ; gain = 2.000
INFO: [runtcl-4] Executing : report_utilization -file Top_FFT_utilization_placed.rpt -pb Top_FFT_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1193.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_FFT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1193.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b57c4563 ConstDB: 0 ShapeSum: 1ce5c958 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bc0a497a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.000 ; gain = 139.652
Post Restoration Checksum: NetGraph: 8e3af88 NumContArr: b32699f2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bc0a497a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.000 ; gain = 139.652

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bc0a497a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.000 ; gain = 139.652

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bc0a497a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.000 ; gain = 139.652
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c7d24b49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.005  | TNS=0.000  | WHS=-0.085 | THS=-1.093 |

Phase 2 Router Initialization | Checksum: 19e8fac71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ea1a854c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 133e2a137

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e43a4503

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660
Phase 4 Rip-up And Reroute | Checksum: e43a4503

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e43a4503

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e43a4503

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660
Phase 5 Delay and Skew Optimization | Checksum: e43a4503

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 171e05407

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19da87c23

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660
Phase 6 Post Hold Fix | Checksum: 19da87c23

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.361344 %
  Global Horizontal Routing Utilization  = 0.373225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c200c20d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c200c20d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12098676f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12098676f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1335.008 ; gain = 140.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.008 ; gain = 141.355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1335.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_FFT_drc_routed.rpt -pb Top_FFT_drc_routed.pb -rpx Top_FFT_drc_routed.rpx
Command: report_drc -file Top_FFT_drc_routed.rpt -pb Top_FFT_drc_routed.pb -rpx Top_FFT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_FFT_methodology_drc_routed.rpt -pb Top_FFT_methodology_drc_routed.pb -rpx Top_FFT_methodology_drc_routed.rpx
Command: report_methodology -file Top_FFT_methodology_drc_routed.rpt -pb Top_FFT_methodology_drc_routed.pb -rpx Top_FFT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/bitelab-pc/Downloads/FFT128/FFT128.runs/impl_1/Top_FFT_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_FFT_power_routed.rpt -pb Top_FFT_power_summary_routed.pb -rpx Top_FFT_power_routed.rpx
Command: report_power -file Top_FFT_power_routed.rpt -pb Top_FFT_power_summary_routed.pb -rpx Top_FFT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_FFT_route_status.rpt -pb Top_FFT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_FFT_timing_summary_routed.rpt -rpx Top_FFT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_FFT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_FFT_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Dec 29 13:31:56 2021...
