{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:06:23 2024 " "Info: Processing started: Fri Apr 12 20:06:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta one_wire -c one_wire " "Info: Command: quartus_sta one_wire -c one_wire" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 14 " "Info: Parallel compilation is enabled and will use 4 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "one_wire.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'one_wire.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name altera_reserved_tck altera_reserved_tck " "Info: create_clock -period 100.000 -waveform \{0.000 50.000\} -name altera_reserved_tck altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altera_internal_jtag\|tck\} -divide_by 0 -multiply_by 0 -name \{altera_internal_jtag\|tckutap\} \{altera_internal_jtag\|tckutap\} " "Info: create_generated_clock -source \{altera_internal_jtag\|tck\} -divide_by 0 -multiply_by 0 -name \{altera_internal_jtag\|tckutap\} \{altera_internal_jtag\|tckutap\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_divided_clk\[0\] reg_divided_clk\[0\] " "Info: create_clock -period 1.000 -name reg_divided_clk\[0\] reg_divided_clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Fall) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Fall) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.575 " "Info: Worst-case setup slack is -5.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.575      -200.536 clk  " "Info:    -5.575      -200.536 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.392      -772.342 reg_divided_clk\[0\]  " "Info:    -4.392      -772.342 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780       -10.829 altera_internal_jtag\|tckutap  " "Info:    -0.780       -10.829 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Info: Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.150 clk  " "Info:    -0.150        -0.150 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 altera_internal_jtag\|tckutap  " "Info:     0.249         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 reg_divided_clk\[0\]  " "Info:     0.349         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.013 " "Info: Worst-case recovery slack is -3.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.013      -216.808 reg_divided_clk\[0\]  " "Info:    -3.013      -216.808 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.815         0.000 altera_internal_jtag\|tckutap  " "Info:    47.815         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Info: Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 altera_internal_jtag\|tckutap  " "Info:     1.031         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.385         0.000 reg_divided_clk\[0\]  " "Info:     3.385         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Fall) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Fall) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.782 " "Info: Worst-case setup slack is -4.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782      -171.846 clk  " "Info:    -4.782      -171.846 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.783      -647.320 reg_divided_clk\[0\]  " "Info:    -3.783      -647.320 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562        -2.757 altera_internal_jtag\|tckutap  " "Info:    -0.562        -2.757 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.184 " "Info: Worst-case hold slack is -0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 clk  " "Info:    -0.184        -0.184 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 altera_internal_jtag\|tckutap  " "Info:     0.173         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 reg_divided_clk\[0\]  " "Info:     0.328         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.505 " "Info: Worst-case recovery slack is -2.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505      -180.203 reg_divided_clk\[0\]  " "Info:    -2.505      -180.203 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.248         0.000 altera_internal_jtag\|tckutap  " "Info:    48.248         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.900 " "Info: Worst-case removal slack is 0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900         0.000 altera_internal_jtag\|tckutap  " "Info:     0.900         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.956         0.000 reg_divided_clk\[0\]  " "Info:     2.956         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) altera_internal_jtag\|tckutap (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to altera_internal_jtag\|tckutap (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Fall) altera_internal_jtag\|tckutap (Fall) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Fall) to altera_internal_jtag\|tckutap (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) clk (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag\|tckutap (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From altera_internal_jtag\|tckutap (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Rise) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From clk (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Rise) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Rise) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "reg_divided_clk\[0\] (Fall) reg_divided_clk\[0\] (Fall) setup and hold " "Warning: From reg_divided_clk\[0\] (Fall) to reg_divided_clk\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.096 " "Info: Worst-case setup slack is -2.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096       -70.082 clk  " "Info:    -2.096       -70.082 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557      -199.880 reg_divided_clk\[0\]  " "Info:    -1.557      -199.880 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230         0.000 altera_internal_jtag\|tckutap  " "Info:     0.230         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.184 " "Info: Worst-case hold slack is -0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 clk  " "Info:    -0.184        -0.184 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.224 altera_internal_jtag\|tckutap  " "Info:    -0.032        -0.224 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 reg_divided_clk\[0\]  " "Info:     0.129         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.994 " "Info: Worst-case recovery slack is -0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994       -71.468 reg_divided_clk\[0\]  " "Info:    -0.994       -71.468 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.815         0.000 altera_internal_jtag\|tckutap  " "Info:    48.815         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Info: Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 altera_internal_jtag\|tckutap  " "Info:     0.482         0.000 altera_internal_jtag\|tckutap " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.676         0.000 reg_divided_clk\[0\]  " "Info:     1.676         0.000 reg_divided_clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:06:24 2024 " "Info: Processing ended: Fri Apr 12 20:06:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
