{"Woo-Cheol Kwon": [0.999874472618103, ["Optimal voltage allocation techniques for dynamically variable voltage processors", ["Woo-Cheol Kwon", "Taewhan Kim"], "https://doi.org/10.1145/775832.775867", "dac", 2003]], "Taewhan Kim": [1, ["Optimal voltage allocation techniques for dynamically variable voltage processors", ["Woo-Cheol Kwon", "Taewhan Kim"], "https://doi.org/10.1145/775832.775867", "dac", 2003], ["Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/775832.776053", "dac", 2003]], "Dongwoo Lee": [0.9974333494901657, ["Analysis and minimization techniques for total leakage considering gate oxide leakage", ["Dongwoo Lee", "Wesley Kwong", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/775832.775878", "dac", 2003], ["Static leakage reduction through simultaneous threshold voltage and state assignment", ["Dongwoo Lee", "David T. Blaauw"], "https://doi.org/10.1145/775832.775881", "dac", 2003]], "Sung-Woo Hur": [0.9945598095655441, ["Force directed mongrel with physical net constraints", ["Sung-Woo Hur", "Tung Cao", "Karthik Rajagopal", "Yegna Parasuram", "Amit Chowdhary", "Vladimir Tiourin", "Bill Halpin"], "https://doi.org/10.1145/775832.775888", "dac", 2003]], "Dongwan Shin": [0.9057768136262894, ["Automatic communication refinement for system level design", ["Samar Abdi", "Dongwan Shin", "Daniel Gajski"], "https://doi.org/10.1145/775832.775911", "dac", 2003]], "Byoungro So": [0.9999265074729919, ["Using estimates from behavioral synthesis tools in compiler-directed design space exploration", ["Byoungro So", "Pedro C. Diniz", "Mary W. Hall"], "https://doi.org/10.1145/775832.775963", "dac", 2003]], "Jaeha Kim": [0.9453411847352982, ["Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL", ["John G. Maneatis", "Jaeha Kim", "Iain McClatchie", "Jay Maxey", "Manjusha Shankaradas"], "https://doi.org/10.1145/775832.776006", "dac", 2003]], "J. Park": [50, ["On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices", ["David Goren", "Michael Zelikson", "Rachel Gordin", "Israel A. Wagner", "Anastasia Barger", "Alon Amir", "Betty Livshitz", "Anatoly Sherman", "Youri Tretiakov", "Robert A. Groves", "J. Park", "Donald L. Jordan", "Sue E. Strang", "Raminderpal Singh", "Carl E. Dickey", "David L. Harame"], "https://doi.org/10.1145/775832.776017", "dac", 2003]], "Hyeong-Ju Kang": [0.9946451038122177, ["SAT-based unbounded symbolic model checking", ["Hyeong-Ju Kang", "In-Cheol Park"], "https://doi.org/10.1145/775832.776043", "dac", 2003]], "In-Cheol Park": [0.9998304396867752, ["SAT-based unbounded symbolic model checking", ["Hyeong-Ju Kang", "In-Cheol Park"], "https://doi.org/10.1145/775832.776043", "dac", 2003]], "Yoonseo Choi": [0.9205979406833649, ["Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/775832.776053", "dac", 2003]], "Kihwan Choi": [0.9950293302536011, ["Energy-aware MPEG-4 FGS streaming", ["Kihwan Choi", "Kwanho Kim", "Massoud Pedram"], "https://doi.org/10.1145/775832.776061", "dac", 2003]], "Kwanho Kim": [0.8586600124835968, ["Energy-aware MPEG-4 FGS streaming", ["Kihwan Choi", "Kwanho Kim", "Massoud Pedram"], "https://doi.org/10.1145/775832.776061", "dac", 2003]], "Chanhee Oh": [0.7742477208375931, ["Post-route gate sizing for crosstalk noise reduction", ["Murat R. Becer", "David T. Blaauw", "Ilan Algor", "Rajendran Panda", "Chanhee Oh", "Vladimir Zolotov", "Ibrahim N. Hajj"], "https://doi.org/10.1145/775832.776071", "dac", 2003]]}