{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556749075023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556749075029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:17:54 2019 " "Processing started: Wed May 01 17:17:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556749075029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749075029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p01 -c p01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p01 -c p01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749075029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556749075563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556749075563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/top_module.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/top_module.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sweep_sequential_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sweep_sequential_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sweep_sequential_adder " "Found entity 1: sweep_sequential_adder" {  } { { "src/sweep_sequential_adder.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/sweep_sequential_adder.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_global.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_global.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pkg_Global (SystemVerilog) " "Found design unit 1: Pkg_Global (SystemVerilog)" {  } { { "src/Pkg_Global.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/Pkg_Global.sv" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/load.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load " "Found entity 1: load" {  } { { "src/load.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/load.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/left_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/left_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "src/left_shift.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/left_shift.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "src/FSM.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/FSM.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/control_unit.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/control_unit.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/complemento_a2_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/complemento_a2_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento_a2_in " "Found entity 1: complemento_a2_in" {  } { { "src/complemento_a2_in.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/complemento_a2_in.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "complemento_a2.sv(47) " "Verilog HDL information at complemento_a2.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "src/complemento_a2.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/complemento_a2.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556749089410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/complemento_a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/complemento_a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento_a2 " "Found entity 1: complemento_a2" {  } { { "src/complemento_a2.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/src/complemento_a2.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_moore_2always.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_moore_2always.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Moore_2always " "Found entity 1: FSM_Moore_2always" {  } { { "FSM_Moore_2always.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/FSM_Moore_2always.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556749089416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749089416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Moore_2always " "Elaborating entity \"FSM_Moore_2always\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556749089460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556749090052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556749090413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/output_files/p01.map.smsg " "Generated suppressed messages file C:/Users/luisr/OneDrive/Escritorio/github_repo_verificacion_2019/p01/output_files/p01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749090444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556749090594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556749090594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556749090729 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556749090729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556749090729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556749090729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556749090764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:18:10 2019 " "Processing ended: Wed May 01 17:18:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556749090764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556749090764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556749090764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556749090764 ""}
