# Loading project proiect
# Compile of adder.v was successful.
# Compile of alu.v was successful.
# Compile of booth_multiplier.v was successful.
# Compile of divider.v was successful.
# Compile of subtractor.v was successful.
# Compile of tb_alu.v was successful.
# 6 compiles, 0 failed with no errors. 
vsim work.ALU_tb
# vsim work.ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3009) [TSCALE] - Module 'ALU' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut
# Loading work.Adder
# ** Warning: (vsim-3009) [TSCALE] - Module 'Adder' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut/adder
# Loading work.full_adder
# ** Warning: (vsim-3009) [TSCALE] - Module 'full_adder' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut/adder/fa0
# Loading work.Subtractor
# ** Warning: (vsim-3009) [TSCALE] - Module 'Subtractor' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut/subtractor
# Loading work.BoothMultiplier
# ** Warning: (vsim-3009) [TSCALE] - Module 'BoothMultiplier' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut/multiplier
# Loading work.Divider
# ** Warning: (vsim-3009) [TSCALE] - Module 'Divider' does not have a `timescale directive in effect, but previous modules do.
#         Region: /ALU_tb/uut/divider
add wave *
run 500ns
# Test	A	B	Op	Result		Overflow
# 0ns	 50	100	000	   150	0
# 10ns	 50	100	001	   -50	0
# 20ns	 10	 20	010	   200	0
# 30ns	100	 10	011	    10	0
# 40ns	100	  0	011	     0	0
# ** Note: $finish    : C:/Users/Coco/Desktop/alu_project/tb/tb_alu.v(27)
#    Time: 500 ps  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/Coco/Desktop/alu_project/tb/tb_alu.v line 27
exit sim
# unknown switch: sim
quit -sim
