-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_full_ofdm_modulator.vhd
-- Created: 2024-09-01 16:46:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_full_ofdm_modulator
-- Source Path: HDLTx/full_tx/full_ofdm_modulator
-- Hierarchy Level: 1
-- Model version: 4.102
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_tx_ip_src_full_tx_pac.ALL;

ENTITY full_tx_ip_src_full_ofdm_modulator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        enb                               :   IN    std_logic;
        data_in                           :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        valid_in                          :   IN    std_logic;
        bits_per_subcarrier               :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        init                              :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
        new_ofdm_sym                      :   IN    std_logic;
        cp_len                            :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        data_out                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        valid_out                         :   OUT   std_logic;
        ready                             :   OUT   std_logic
        );
END full_tx_ip_src_full_ofdm_modulator;


ARCHITECTURE rtl OF full_tx_ip_src_full_ofdm_modulator IS

  -- Component Declarations
  COMPONENT full_tx_ip_src_enabled_qam_and_scrambler
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_in                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          valid_in                        :   IN    std_logic;
          bits_per_subcarrier             :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          init                            :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
          new_rsvd                        :   IN    std_logic;
          cp_len                          :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          ofdm_en                         :   IN    std_logic;
          Enable                          :   IN    std_logic;
          data_out_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_out_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_out                       :   OUT   std_logic;
          cp_len_out                      :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
          );
  END COMPONENT;

  COMPONENT full_tx_ip_src_ofdm_modulator_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_in_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_in                        :   IN    std_logic;
          cp_len                          :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          data_out_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_out_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_out                       :   OUT   std_logic;
          ready                           :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_tx_ip_src_interpolator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          enb                             :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_in_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_in                        :   IN    std_logic;
          data_out_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_out_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_tx_ip_src_rising_edge_detector_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_tx_ip_src_frequency_upshift
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_in_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_in                        :   IN    std_logic;
          reset                           :   IN    std_logic;
          data_out                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_out                       :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_tx_ip_src_enabled_qam_and_scrambler
    USE ENTITY work.full_tx_ip_src_enabled_qam_and_scrambler(rtl);

  FOR ALL : full_tx_ip_src_ofdm_modulator_block
    USE ENTITY work.full_tx_ip_src_ofdm_modulator_block(rtl);

  FOR ALL : full_tx_ip_src_interpolator
    USE ENTITY work.full_tx_ip_src_interpolator(rtl);

  FOR ALL : full_tx_ip_src_rising_edge_detector_block
    USE ENTITY work.full_tx_ip_src_rising_edge_detector_block(rtl);

  FOR ALL : full_tx_ip_src_frequency_upshift
    USE ENTITY work.full_tx_ip_src_frequency_upshift(rtl);

  -- Signals
  SIGNAL valid_new                        : std_logic;
  SIGNAL valid_new_1                      : std_logic;
  SIGNAL out_new_im                       : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL out_new_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL out_new_im_signed                : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL ready_out                        : std_logic;
  SIGNAL ready_out_1                      : std_logic;
  SIGNAL out_new_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL enabled_qam_and_scrambler_out3   : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL out_new_re_signed                : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL out_new_re_1                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL ofdm_modulator_out1_re           : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL ofdm_modulator_out1_im           : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL ofdm_modulator_out2              : std_logic;
  SIGNAL ofdm_modulator_out1_re_signed    : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL ofdm_modulator_out1_im_signed    : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL rd_2_reg_re                      : vector_of_signed12(0 TO 1);  -- sfix12_En10 [2]
  SIGNAL rd_2_reg_im                      : vector_of_signed12(0 TO 1);  -- sfix12_En10 [2]
  SIGNAL ofdm_modulator_out1_re_1         : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL ofdm_modulator_out1_im_1         : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL rd_3_reg                         : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
  SIGNAL ofdm_modulator_out2_1            : std_logic;
  SIGNAL interpolator_out1_re             : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL interpolator_out1_im             : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL interpolator_out2                : std_logic;
  SIGNAL rising_edge_detector_out1        : std_logic;
  SIGNAL frequency_upshift_out1           : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL frequency_upshift_out2           : std_logic;

BEGIN
  u_enabled_qam_and_scrambler : full_tx_ip_src_enabled_qam_and_scrambler
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              data_in => data_in,  -- ufix12
              valid_in => valid_in,
              bits_per_subcarrier => bits_per_subcarrier,  -- ufix4
              init => init,  -- boolean [13]
              new_rsvd => new_ofdm_sym,
              cp_len => cp_len,  -- uint8
              ofdm_en => ready_out_1,
              Enable => ready_out,
              data_out_re => out_new_re,  -- sfix12_En10
              data_out_im => out_new_im_1,  -- sfix12_En10
              valid_out => valid_new,
              cp_len_out => enabled_qam_and_scrambler_out3  -- uint8
              );

  u_ofdm_modulator : full_tx_ip_src_ofdm_modulator_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              data_in_re => std_logic_vector(out_new_re_1),  -- sfix12_En10
              data_in_im => std_logic_vector(out_new_im),  -- sfix12_En10
              valid_in => valid_new_1,
              cp_len => enabled_qam_and_scrambler_out3,  -- uint8
              data_out_re => ofdm_modulator_out1_re,  -- sfix12_En10
              data_out_im => ofdm_modulator_out1_im,  -- sfix12_En10
              valid_out => ofdm_modulator_out2,
              ready => ready_out
              );

  u_interpolator : full_tx_ip_src_interpolator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              enb => enb,
              data_in_re => std_logic_vector(ofdm_modulator_out1_re_1),  -- sfix12_En10
              data_in_im => std_logic_vector(ofdm_modulator_out1_im_1),  -- sfix12_En10
              valid_in => ofdm_modulator_out2_1,
              data_out_re => interpolator_out1_re,  -- sfix12_En10
              data_out_im => interpolator_out1_im,  -- sfix12_En10
              valid_out => interpolator_out2
              );

  u_rising_edge_detector : full_tx_ip_src_rising_edge_detector_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              In_rsvd => interpolator_out2,
              Out_rsvd => rising_edge_detector_out1
              );

  u_frequency_upshift : full_tx_ip_src_frequency_upshift
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              data_in_re => interpolator_out1_re,  -- sfix12_En10
              data_in_im => interpolator_out1_im,  -- sfix12_En10
              valid_in => interpolator_out2,
              reset => rising_edge_detector_out1,
              data_out => frequency_upshift_out1,  -- sfix12_En10
              valid_out => frequency_upshift_out2
              );

  rd_0_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        valid_new_1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        valid_new_1 <= valid_new;
      END IF;
    END IF;
  END PROCESS rd_0_process;


  out_new_im_signed <= signed(out_new_im_1);

  ready_out_1 <= ready_out;

  out_new_re_signed <= signed(out_new_re);

  rd_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        out_new_re_1 <= to_signed(16#000#, 12);
        out_new_im <= to_signed(16#000#, 12);
      ELSIF enb_1_2_0 = '1' THEN
        out_new_re_1 <= out_new_re_signed;
        out_new_im <= out_new_im_signed;
      END IF;
    END IF;
  END PROCESS rd_1_process;


  ofdm_modulator_out1_re_signed <= signed(ofdm_modulator_out1_re);

  ofdm_modulator_out1_im_signed <= signed(ofdm_modulator_out1_im);

  rd_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rd_2_reg_re <= (OTHERS => to_signed(16#000#, 12));
        rd_2_reg_im <= (OTHERS => to_signed(16#000#, 12));
      ELSIF enb_1_2_0 = '1' THEN
        rd_2_reg_im(0) <= ofdm_modulator_out1_im_signed;
        rd_2_reg_im(1) <= rd_2_reg_im(0);
        rd_2_reg_re(0) <= ofdm_modulator_out1_re_signed;
        rd_2_reg_re(1) <= rd_2_reg_re(0);
      END IF;
    END IF;
  END PROCESS rd_2_process;

  ofdm_modulator_out1_re_1 <= rd_2_reg_re(1);
  ofdm_modulator_out1_im_1 <= rd_2_reg_im(1);

  rd_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rd_3_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        rd_3_reg(0) <= ofdm_modulator_out2;
        rd_3_reg(1) <= rd_3_reg(0);
      END IF;
    END IF;
  END PROCESS rd_3_process;

  ofdm_modulator_out2_1 <= rd_3_reg(1);

  data_out <= frequency_upshift_out1;

  valid_out <= frequency_upshift_out2;

  ready <= ready_out;

END rtl;

