$date
   Wed Oct  1 15:12:21 2025
$end
$version
  2022.2
$end
$timescale
  1ps
$end
$scope module top $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$scope module intf_t $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$scope module master $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$upscope $end
$scope module slave $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$upscope $end
$scope module master_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$scope module slave_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$upscope $end
$scope module t1 $end
$var reg 32 * env $end
$scope module intf $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$scope module master $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$upscope $end
$scope module slave $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$upscope $end
$scope module master_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$scope module slave_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$upscope $end
$upscope $end
$scope module dut $end
$var reg 2 + apb_state $end
$scope module apb_slave $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$scope module master $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$upscope $end
$scope module slave $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$var reg 10 # PADDR $end
$var reg 1 $ PWRITE $end
$var reg 1 % PSEL $end
$var reg 1 & PENABLE $end
$var reg 32 ' PWDATA $end
$var reg 32 ( PRDATA $end
$var reg 1 ) PREADY $end
$upscope $end
$scope module master_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$scope module slave_dv $end
$var reg 1 ! PCLK $end
$var reg 1 " PRESETn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
bx #
x$
x%
x&
bx '
bx (
0)
b1100110000000110zzz00000z1xxzzz *
b0 +
$end
#10000
0!
#20000
1!
b1010110110 #
0$
1%
0&
0)
#30000
0!
#40000
1!
1&
0)
b1 +
#50000
0!
#60000
1!
0)
b10 +
#70000
0!
#80000
1!
0%
0&
b0xxxxxxxxxx (
1)
b1 +
#90000
0!
#100000
1!
b1010001100 #
1$
1%
b11001100110011000100000110001110 '
0)
#110000
0!
#120000
1!
1&
0)
#130000
0!
