Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/52-odb-cellfrequencytables/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Using voltage extracted from lib (5V) for power nets and 0V for ground nets…
%OL_CREATE_REPORT irdrop.rpt
[INFO PSM-0040] All shapes on net VDD are connected.
########## IR report #################
Net              : VDD
Corner           : nom_tt_025C_5v00
Supply voltage   : 5.00e+00 V
Worstcase voltage: 5.00e+00 V
Average voltage  : 5.00e+00 V
Average IR drop  : 2.87e-05 V
Worstcase IR drop: 8.73e-05 V
Percentage drop  : 0.00 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
########## IR report #################
Net              : VSS
Corner           : nom_tt_025C_5v00
Supply voltage   : 0.00e+00 V
Worstcase voltage: 9.10e-05 V
Average voltage  : 2.78e-05 V
Average IR drop  : 2.78e-05 V
Worstcase IR drop: 9.10e-05 V
Percentage drop  : 0.00 %
######################################
%OL_END_REPORT
