MIG: 10:45:36 : ################# RUNNING MIG BATCH ###################
MIG: 10:45:36 : MIG::Writing IN file for 'Top_mig_7series_0_0'...compDirPath: C:/Xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2... instDirPath: c:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/Project-0/FPGA-A200T-3/project/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0
MIG: 10:45:36 : synp_flow:  -- synthesis_mode: Other
MIG: 10:45:36 : outputDirectory: c:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/Project-0/FPGA-A200T-3/project/project.srcs/sources_1/bd/Top/ip/Top_mig_7series_0_0/_tmp/
MIG: 10:45:36 : vivado_mode: xpg_bd
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 1
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : isPortInterface: 0
MIG: 10:45:36 : HDL Language: Verilog
MIG: 10:45:36 : compInfo: false
MIG: 10:45:36 : Vivado Options xc7a200t fbg484 -3
MIG: 10:45:36 : 1: xc7a200t 2: fbg484 3: -3
MIG: 10:45:43 : After isLin
MIG: 10:45:43 : result: 0
MIG: 10:45:43 : Moving Top_mig_7series_0_0 ...
MIG: 10:45:43 : Moving Top_mig_7series_0_0.veo ...
MIG: 10:45:43 : Moving Top_mig_7series_0_0_xmdf.tcl ...
