head	1.5;
access;
symbols
	iMx6-1_01:1.5
	iMx6-1_00:1.5
	iMx6-0_99:1.5
	iMx6-0_98:1.5
	iMx6-0_97:1.5
	iMx6-0_96-1_4_2_12:1.1.1.1.2.4
	iMx6-0_96:1.5
	iMx6-0_90-1_4_2_11:1.1.1.1.2.3
	iMx6-0_95:1.4
	iMx6-0_94:1.4
	iMx6-0_93:1.4
	iMx6-0_92:1.4
	iMx6-0_91:1.4
	iMx6-0_90-1_4_2_10:1.1.1.1.2.2
	iMx6-0_90:1.3
	iMx6-0_87-1_4_2_9:1.1.1.1.2.2
	iMx6-0_89:1.3
	iMx6-0_87-1_4_2_8:1.1.1.1.2.2
	iMx6-0_88:1.3
	iMx6-0_87-1_4_2_7:1.1.1.1.2.2
	iMx6-0_87:1.3
	iMx6-0_82-1_4_2_6:1.1.1.1.2.2
	iMx6-0_86:1.3
	iMx6-0_82-1_4_2_5:1.1.1.1.2.2
	iMx6-0_85:1.3
	iMx6-0_82-1_4_2_4:1.1.1.1.2.2
	iMx6-0_84:1.3
	iMx6-0_83:1.2
	iMx6-0_82-1_4_2_3:1.1.1.1.2.1
	iMx6-0_82:1.2
	iMx6-0_81:1.2
	iMx6-0_80-1_4_2_2:1.1.1.1.2.1
	iMx6-0_80-1_4_2_1:1.1.1.1.2.1
	iMx6-0_80:1.2
	iMx6-0_79:1.1.1.1
	SMP:1.1.1.1.0.2
	SMP_bp:1.1.1.1
	iMx6-0_78:1.1.1.1
	iMx6-0_77:1.1.1.1
	iMx6-0_76:1.1.1.1
	iMx6-0_75:1.1.1.1
	Vendor:1.1.1;
locks; strict;
comment	@# @;


1.5
date	2018.06.29.10.04.13;	author jballance;	state Exp;
branches;
next	1.4;
commitid	JgyeCNAzvIL13aIA;

1.4
date	2018.05.13.22.23.57;	author jballance;	state Exp;
branches;
next	1.3;
commitid	nRyVYjPRWnosEbCA;

1.3
date	2017.08.30.21.01.55;	author jballance;	state Exp;
branches;
next	1.2;
commitid	g4ecytoZTpeuqh5A;

1.2
date	2017.07.26.07.36.51;	author jballance;	state Exp;
branches;
next	1.1;
commitid	CyZP0iPCrYQ36I0A;

1.1
date	2017.01.20.01.46.44;	author jballance;	state Exp;
branches
	1.1.1.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1
date	2017.01.20.01.46.44;	author jballance;	state Exp;
branches
	1.1.1.1.2.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1.2.1
date	2017.07.29.12.02.14;	author jlee;	state Exp;
branches;
next	1.1.1.1.2.2;
commitid	dFmrZN3Yw5D7t71A;

1.1.1.1.2.2
date	2017.08.30.21.20.16;	author jballance;	state Exp;
branches;
next	1.1.1.1.2.3;
commitid	YZXuPCIXaffNwh5A;

1.1.1.1.2.3
date	2018.06.29.10.00.24;	author jballance;	state Exp;
branches;
next	1.1.1.1.2.4;
commitid	nkjno4wPSfzG1aIA;

1.1.1.1.2.4
date	2018.07.07.16.18.08;	author jlee;	state Exp;
branches;
next	;
commitid	UfrPnz2V1LPlRdJA;


desc
@@


1.5
log
@  Minor change to CMOS ram I2C compilation
Detail:
Admin:
 Tested on Mx6

Version 0.96. Tagged as 'iMx6-0_96'
@
text
@; Copyright 2017 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; Board specific addresses and definitions

        [       :LNOT: :DEF: __HAL_IMX6Q_BOARD_HDR__
        GBLL    __HAL_IMX6Q_BOARD_HDR__



        ; Enable code relating to the A9 private & global timers
        ; These timers have their clock derived from the ARM core clock, so
        ; will have their frequency affected by changes to the ARM clock speed.
        ; RISC OS can't cope with this, and there's no easy way for us to deal
        ; with this in the HAL, so for now just leave the code disabled.
        ; N.B. support for these timers is incomplete anyway.
                GBLL A9Timers
A9Timers        SETL {FALSE}

 [ CuBox
I2C_BusCount    *       2
 |
I2C_BusCount    *       3
 ]
I2C1_IRQ        *       IMX_INT_I2C1
I2C2_IRQ        *       IMX_INT_I2C2
I2C3_IRQ        *       IMX_INT_I2C3
 [ CuBox
; CuBox I2C mapping
; RTC is on I2C3       bus 1
; HDMI DDC is on I2C2  bus 0
VideoI2C_num    *       0               ; RISC OS logical IIC bus to use for video (I2C2, mapped to logical bus 2)
AudioI2C_numD   *       3               ; unused .. RISC OS logical IIC bus to use for SGTL audio
AudioI2C_numBC  *       3               ; unused .. RISC OS logical IIC bus to use for SGTL audio
CMOSI2C_num     *       1               ; RISC OS logical IIC bus to use for CMOS RAM if there
RTC_I2CNum      *       1               ; RISC OS logical IIC bus to use for RTC
 |
; I2C bus mapping:
; Rev B and C: I2C1 and I2C2 mapped as logical devices 1 and 0 respectively
;   HDMI edid on I2C1
;   CMOS RAM and RTC on I2C2
;   Audio on I2C1
; Rev D: HDMI edid now on I2C2, so
;              I2C1 and I2C2 mapped as logical devices 0 and 1 respectively
; We change the CMOS RAM and RTC busses on the external card to I2C1
; Audio is still wired to I2C2, so changed logical bus number needed below
VideoI2C_num    *       1               ; RISC OS logical IIC bus to use for video (I2C1, mapped to logical bus 1)
AudioI2C_numBC  *       0               ; RISC OS logical IIC bus to use for SGTL audio (I2C2, mapped to logical bus 0 in Rev B and C)
AudioI2C_numD   *       1               ; RISC OS logical IIC bus to use for SGTL audio (I2C2, mapped to logical bus 1 in Rev D)
CMOSI2C_num     *       0               ; RISC OS logical IIC bus to use for CMOS RAM and RTC (I2C2, mapped to logical bus 0)
RTC_I2CNum      *       CMOSI2C_num     ; RISC OS logical IIC bus to use for RTC
 ]
 [ A9Timers
TIMER_MAX       *       5               ; Private timer, Global timer, and general Purpose timer, and EPIT1 and 2.
 |
TIMER_MAX       *       3               ; General purpose timer, EPIT1 and 2
 ]

; Timer0 is used for the ticker
Timer0_Base             *       GPT_BASE_ADDR
Timer1_Base             *       EPIT1_BASE_ADDR
Timer2_Base             *       EPIT2_BASE_ADDR
 [ A9Timers
Timer3_Base             *       PRIVATE_TIMERS_WD_BASE_ADDR
Timer4_Base             *       GLOBAL_TIMER_BASE_ADDR
 ]

Timer0_IRQ              *       IMX_INT_GPT
Timer1_IRQ              *       IMX_INT_EPIT1
Timer2_IRQ              *       IMX_INT_EPIT2
 [ A9Timers
Timer3_IRQ              *       RSVD_INTERRUPT_29 ; core irq ID29
Timer4_IRQ              *       RSVD_INTERRUPT_27 ; core irq ID27
 ]
WatchDog_IRQ            *       RSVD_INTERRUPT_30 ; core irq ID30

; Uarts
UART_Count              *       5
 [ Debug
UART_CountReported      *       1               ; only bottom port accessible
 |
UART_CountReported      *       3               ; only bottom 3 ports accessible
 ]
UART1_BaseAddr          *       UART1_BASE_ADDR
UART2_BaseAddr          *       UART2_BASE_ADDR
UART3_BaseAddr          *       UART3_BASE_ADDR
UART4_BaseAddr          *       UART4_BASE_ADDR
UART5_BaseAddr          *       UART5_BASE_ADDR

UART1_IRQ               *       IMX_INT_UART1
UART2_IRQ               *       IMX_INT_UART2
UART3_IRQ               *       IMX_INT_UART3
UART4_IRQ               *       IMX_INT_UART4
UART5_IRQ               *       IMX_INT_UART5

UART_DebugNum           *       0               ; debug UART, starts at 0
Default_UART            *       0               ; default for RISCOS to use
                                                ; starts at 0 (!!!!)
I2C_ClkDiv400           *       0x2f            ;  1/128 * 49.5MHz = <400k
I2C_ClkDiv100           *       0x37            ;  1/512 * 49.5MHz = <100k

SPI_Max_CSCount         *       2               ; SPI interface has 2 CS lines


        ] ; __HAL_IMX6Q_BOARD_HDR__

        END
@


1.4
log
@  Initial awareness of additional board variant
Detail:
Admin:


Version 0.91. Tagged as 'iMx6-0_91'
@
text
@d46 1
a46 1
CMOSI2C_num     *       3               ; unused RISC OS logical IIC bus to use for CMOS RAM
@


1.3
log
@  Revert HAL_VideoIICOp to low level (manual) method as this works with more monitors.
  Extend low level code to cover the changes required for Rev D boards.
Detail:
Admin:
  tested in iMx6 Rev B and Rev D

Version 0.84. Tagged as 'iMx6-0_84'
@
text
@d20 2
d31 3
d35 1
d39 10
d62 2
a68 1
RTC_I2CNum      *       CMOSI2C_num    ; RISC OS logical IIC bus to use for RTC
d107 1
a107 1
UART_DebugNum           *       01              ; debug UART, starts at 0
@


1.2
log
@   Resolve I2C differences between RevB and C boards and RevD
Detail:
   RevD boards have put the HDMI EDID I2C lines on I2C2 instead of
   I2C1. This conflicts with the CMOS RAM. A routine has been created
   to detect the RevD board (by the presence of a power swithch on the
   Ethernet Phy), so the HAL can set up appropriately.
Admin:
   Tested on Rev B and Rev D iMx6 boards


Version 0.80. Tagged as 'iMx6-0_80'
@
text
@d93 2
a94 1
I2C_ClkDiv              *       0x2f            ;  1/128 * 49.5MHz = <400k
@


1.1
log
@Initial revision
@
text
@a29 3
I2C1_BaseAddr   *       I2C1_BASE_ADDR  ; RISC OS bus 1   (remapped in
I2C2_BaseAddr   *       I2C2_BASE_ADDR  ; RISC OS bus 0    s.iMx6qboard)
I2C3_BaseAddr   *       I2C3_BASE_ADDR  ; RISC OS bus 2
d33 9
d43 2
a44 1
AudioI2C_num    *       0               ; RISC OS logical IIC bus to use for SGTL audio (I2C2, mapped to logical bus 0)
d47 1
a47 1
TIMER_MAX               *       5 ; Private timer, Global timer, and general Purpose timer, and EPIT1 and 2.
d49 1
a49 1
TIMER_MAX               *       3 ; General purpose timer, EPIT1 and 2
d51 1
@


1.1.1.1
log
@Initial import of iMx6 HAL
@
text
@@


1.1.1.1.2.1
log
@Merge in HEAD
Detail:
  Merge in iMx6-0_80 to keep SMP branch up to date
  Files changed: hdr/StaticWS, hdr/iMx6qboard, s/Audio, s/EtherDrv, s/GPIO, s/I2C, s/RTC, s/iMx6qboard
Admin:
  Untested


Version 0.80, 1.4.2.1. Tagged as 'iMx6-0_80-1_4_2_1'
@
text
@d30 3
a35 9
; I2C bus mapping:
; Rev B and C: I2C1 and I2C2 mapped as logical devices 1 and 0 respectively
;   HDMI edid on I2C1
;   CMOS RAM and RTC on I2C2
;   Audio on I2C1
; Rev D: HDMI edid now on I2C2, so
;              I2C1 and I2C2 mapped as logical devices 0 and 1 respectively
; We change the CMOS RAM and RTC busses on the external card to I2C1
; Audio is still wired to I2C2, so changed logical bus number needed below
d37 1
a37 2
AudioI2C_numBC  *       0               ; RISC OS logical IIC bus to use for SGTL audio (I2C2, mapped to logical bus 0 in Rev B and C)
AudioI2C_numD   *       1               ; RISC OS logical IIC bus to use for SGTL audio (I2C2, mapped to logical bus 1 in Rev D)
d40 1
a40 1
TIMER_MAX       *       5               ; Private timer, Global timer, and general Purpose timer, and EPIT1 and 2.
d42 1
a42 1
TIMER_MAX       *       3               ; General purpose timer, EPIT1 and 2
a43 1
RTC_I2CNum      *       CMOSI2C_num    ; RISC OS logical IIC bus to use for RTC
@


1.1.1.1.2.2
log
@   resync with non SMP version
Detail:
Admin:


Version 0.82, 1.4.2.4. Tagged as 'iMx6-0_82-1_4_2_4'
@
text
@d93 1
a93 2
I2C_ClkDiv400           *       0x2f            ;  1/128 * 49.5MHz = <400k
I2C_ClkDiv100           *       0x37            ;  1/512 * 49.5MHz = <100k
@


1.1.1.1.2.3
log
@  Patch in recent HAL modifications
Detail:
  Bring up to date with HEAD version 0.96
Admin:
  Tested in iMx6

Version 0.90, 1.4.2.11. Tagged as 'iMx6-0_90-1_4_2_11'
@
text
@a28 3
 [ CuBox
I2C_BusCount    *       2
 |
a29 1
 ]
a32 10
 [ CuBox
; CuBox I2C mapping
; RTC is on I2C3       bus 1
; HDMI DDC is on I2C2  bus 0
VideoI2C_num    *       0               ; RISC OS logical IIC bus to use for video (I2C2, mapped to logical bus 2)
AudioI2C_numD   *       3               ; unused .. RISC OS logical IIC bus to use for SGTL audio
AudioI2C_numBC  *       3               ; unused .. RISC OS logical IIC bus to use for SGTL audio
CMOSI2C_num     *       1               ; RISC OS logical IIC bus to use for CMOS RAM if there
RTC_I2CNum      *       1               ; RISC OS logical IIC bus to use for RTC
 |
a45 2
RTC_I2CNum      *       CMOSI2C_num     ; RISC OS logical IIC bus to use for RTC
 ]
d51 1
@


1.1.1.1.2.4
log
@Merge in latest changes from HEAD

Version 0.96, 1.4.2.12. Tagged as 'iMx6-0_96-1_4_2_12'
@
text
@a19 2


d105 1
a105 1
UART_DebugNum           *       0               ; debug UART, starts at 0
@


