2021-06-14T11:15:43+08:00


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_gvBxgW"
Parsing file _cuobjdump_complete_output_gvBxgW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HBfANX"
Running: cat _ptx_HBfANX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4dkDkZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4dkDkZ --output-file  /dev/null 2> _ptx_HBfANXinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HBfANX _ptx2_4dkDkZ _ptx_HBfANXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:15:45 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 845576 (ipc=211.4) sim_rate=422788 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:15:47 2021
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1505580 (ipc=215.1) sim_rate=501860 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:15:48 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=542928 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:15:49 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2815352 (ipc=216.6) sim_rate=563070 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:15:50 2021
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=560949 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:15:51 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3695608 (ipc=217.4) sim_rate=527944 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:15:52 2021
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=518735 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:15:53 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4483548 (ipc=218.7) sim_rate=498172 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:15:54 2021
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=505600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 505600 (inst/sec)
gpgpu_simulation_rate = 2397 (cycle/sec)
total time is 8822 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_3yrRqN"
Parsing file _cuobjdump_complete_output_3yrRqN
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5p8hrl"
Running: cat _ptx_5p8hrl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jtyJrT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jtyJrT --output-file  /dev/null 2> _ptx_5p8hrlinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5p8hrl _ptx2_jtyJrT _ptx_5p8hrlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:15:57 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 721760 (ipc=206.2) sim_rate=360880 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:15:59 2021
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=396576 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:16:00 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1621320 (ipc=216.2) sim_rate=405330 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:16:01 2021
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=391226 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:16:02 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=397075 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:16:03 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2815352 (ipc=216.6) sim_rate=402193 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:16:04 2021
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3146116 (ipc=217.0) sim_rate=393264 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:16:05 2021
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3586968 (ipc=217.4) sim_rate=398552 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:16:06 2021
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4032824 (ipc=218.0) sim_rate=403282 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:16:07 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4367628 (ipc=218.4) sim_rate=397057 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:16:08 2021
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=413672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 413672 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)
total time is 11729 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_6QCMtU"
Parsing file _cuobjdump_complete_output_6QCMtU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZTmJd7"
Running: cat _ptx_ZTmJd7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AbIGXj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AbIGXj --output-file  /dev/null 2> _ptx_ZTmJd7info"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZTmJd7 _ptx2_AbIGXj _ptx_ZTmJd7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:16:11 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 589300 (ipc=196.4) sim_rate=294650 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:16:13 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 971800 (ipc=216.0) sim_rate=323933 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:16:14 2021
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1394204 (ipc=214.5) sim_rate=348551 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:16:15 2021
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1839312 (ipc=216.4) sim_rate=367862 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:16:16 2021
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=361952 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:16:17 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2593800 (ipc=216.2) sim_rate=370542 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:16:18 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2917336 (ipc=216.1) sim_rate=364667 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:16:19 2021
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:16:20 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3810652 (ipc=217.8) sim_rate=381065 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:16:21 2021
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=377262 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:16:22 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4550028 (ipc=216.7) sim_rate=379169 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:16:23 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11930 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_RADSO8"
Parsing file _cuobjdump_complete_output_RADSO8
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_k1lbQ0"
Running: cat _ptx_k1lbQ0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_R3EuRS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_R3EuRS --output-file  /dev/null 2> _ptx_k1lbQ0info"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_k1lbQ0 _ptx2_R3EuRS _ptx_k1lbQ0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:16:26 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 721760 (ipc=206.2) sim_rate=360880 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:16:28 2021
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=396576 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:16:29 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1505580 (ipc=215.1) sim_rate=376395 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:16:30 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=391226 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:16:31 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=397075 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:16:32 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2702900 (ipc=216.2) sim_rate=386128 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:16:33 2021
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3146116 (ipc=217.0) sim_rate=393264 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:16:34 2021
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3482572 (ipc=217.7) sim_rate=386952 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:16:35 2021
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3922968 (ipc=217.9) sim_rate=392296 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:16:36 2021
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4258068 (ipc=218.4) sim_rate=387097 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:16:37 2021
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4550400 (ipc=211.6) sim_rate=379200 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:16:38 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11930 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_iHjGYs"
Parsing file _cuobjdump_complete_output_iHjGYs
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MHm2j0"
Running: cat _ptx_MHm2j0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8U7oFx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8U7oFx --output-file  /dev/null 2> _ptx_MHm2j0info"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MHm2j0 _ptx2_8U7oFx _ptx_MHm2j0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:16:40 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 424380 (ipc=169.8) sim_rate=212190 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:16:42 2021
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 845576 (ipc=211.4) sim_rate=281858 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:16:43 2021
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1297620 (ipc=216.3) sim_rate=324405 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:16:44 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1725900 (ipc=215.7) sim_rate=345180 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:16:45 2021
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2059604 (ipc=216.8) sim_rate=343267 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:16:46 2021
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2490776 (ipc=216.6) sim_rate=355825 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:16:47 2021
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2815352 (ipc=216.6) sim_rate=351919 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:16:48 2021
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3248256 (ipc=216.6) sim_rate=360917 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:16:49 2021
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3695608 (ipc=217.4) sim_rate=369560 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:16:50 2021
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4032824 (ipc=218.0) sim_rate=366620 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:16:51 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4483548 (ipc=218.7) sim_rate=373629 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:16:52 2021
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11930 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_vVJEaH"
Parsing file _cuobjdump_complete_output_vVJEaH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_n1xHMT"
Running: cat _ptx_n1xHMT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lQYKo6
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lQYKo6 --output-file  /dev/null 2> _ptx_n1xHMTinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_n1xHMT _ptx2_lQYKo6 _ptx_n1xHMTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:16:55 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 589300 (ipc=196.4) sim_rate=294650 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:16:57 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1073308 (ipc=214.7) sim_rate=357769 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:16:58 2021
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1394204 (ipc=214.5) sim_rate=348551 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:16:59 2021
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1839312 (ipc=216.4) sim_rate=367862 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:17:00 2021
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2277992 (ipc=217.0) sim_rate=379665 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:17:01 2021
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2593800 (ipc=216.2) sim_rate=370542 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:17:02 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3027964 (ipc=216.3) sim_rate=378495 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:17:03 2021
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:17:04 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3810652 (ipc=217.8) sim_rate=381065 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:17:05 2021
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=377262 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:17:06 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4550028 (ipc=216.7) sim_rate=379169 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:17:07 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 12030 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_RLRmz9"
Parsing file _cuobjdump_complete_output_RLRmz9
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9GNPL1"
Running: cat _ptx_9GNPL1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hCrjYT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hCrjYT --output-file  /dev/null 2> _ptx_9GNPL1info"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9GNPL1 _ptx2_hCrjYT _ptx_9GNPL1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:17:10 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 267548 (ipc=133.8) sim_rate=133774 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:17:11 2021
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 845576 (ipc=211.4) sim_rate=281858 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:17:12 2021
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=297432 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:17:13 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1621320 (ipc=216.2) sim_rate=324264 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:17:14 2021
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=326022 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:17:15 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=340350 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:17:16 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2815352 (ipc=216.6) sim_rate=351919 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:17:17 2021
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3248256 (ipc=216.6) sim_rate=360917 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:17:18 2021
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3586968 (ipc=217.4) sim_rate=358696 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:17:19 2021
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4032824 (ipc=218.0) sim_rate=366620 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:17:20 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4483548 (ipc=218.7) sim_rate=373629 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:17:21 2021
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11729 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_GkoeP5"
Parsing file _cuobjdump_complete_output_GkoeP5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8K90HC"
Running: cat _ptx_8K90HC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QGEOA9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QGEOA9 --output-file  /dev/null 2> _ptx_8K90HCinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8K90HC _ptx2_QGEOA9 _ptx_8K90HCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:17:24 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 589300 (ipc=196.4) sim_rate=294650 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:17:26 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1073308 (ipc=214.7) sim_rate=357769 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:17:27 2021
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1505580 (ipc=215.1) sim_rate=376395 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:17:28 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1839312 (ipc=216.4) sim_rate=367862 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:17:29 2021
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2277992 (ipc=217.0) sim_rate=379665 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:17:30 2021
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2702900 (ipc=216.2) sim_rate=386128 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:17:31 2021
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3027964 (ipc=216.3) sim_rate=378495 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:17:32 2021
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3482572 (ipc=217.7) sim_rate=386952 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:17:33 2021
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3922968 (ipc=217.9) sim_rate=392296 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:17:34 2021
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4258068 (ipc=218.4) sim_rate=387097 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:17:35 2021
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4550400 (ipc=211.6) sim_rate=379200 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:17:36 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11629 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_tv9gB5"
Parsing file _cuobjdump_complete_output_tv9gB5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2uQrTg"
Running: cat _ptx_2uQrTg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_V98Cbs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_V98Cbs --output-file  /dev/null 2> _ptx_2uQrTginfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2uQrTg _ptx2_V98Cbs _ptx_2uQrTginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:17:38 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 424380 (ipc=169.8) sim_rate=212190 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:17:40 2021
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 971800 (ipc=216.0) sim_rate=323933 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:17:41 2021
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1297620 (ipc=216.3) sim_rate=324405 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:17:42 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1725900 (ipc=215.7) sim_rate=345180 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:17:43 2021
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=361952 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:17:44 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2490776 (ipc=216.6) sim_rate=355825 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:17:45 2021
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2917336 (ipc=216.1) sim_rate=364667 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:17:46 2021
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:17:47 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3695608 (ipc=217.4) sim_rate=369560 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:17:48 2021
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=377262 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:17:49 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 4483548 (ipc=218.7) sim_rate=373629 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:17:50 2021
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11830 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_BhxXV7"
Parsing file _cuobjdump_complete_output_BhxXV7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PhgheY"
Running: cat _ptx_PhgheY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9vzBwO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9vzBwO --output-file  /dev/null 2> _ptx_PhgheYinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PhgheY _ptx2_9vzBwO _ptx_PhgheYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:17:53 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 721760 (ipc=206.2) sim_rate=360880 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:17:55 2021
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=396576 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:17:56 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1505580 (ipc=215.1) sim_rate=376395 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:17:57 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=391226 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:17:58 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=397075 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:17:59 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2702900 (ipc=216.2) sim_rate=386128 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:18:00 2021
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3146116 (ipc=217.0) sim_rate=393264 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:18:01 2021
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3586968 (ipc=217.4) sim_rate=398552 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:18:02 2021
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3922968 (ipc=217.9) sim_rate=392296 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:18:03 2021
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4367628 (ipc=218.4) sim_rate=397057 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:18:04 2021
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=413672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 413672 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)
total time is 11629 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_tem9F7"
Parsing file _cuobjdump_complete_output_tem9F7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DsiAqC"
Running: cat _ptx_DsiAqC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NUO1a7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NUO1a7 --output-file  /dev/null 2> _ptx_DsiAqCinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DsiAqC _ptx2_NUO1a7 _ptx_DsiAqCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:18:07 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 589300 (ipc=196.4) sim_rate=294650 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:18:09 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1073308 (ipc=214.7) sim_rate=357769 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:18:10 2021
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1394204 (ipc=214.5) sim_rate=348551 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:18:11 2021
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1839312 (ipc=216.4) sim_rate=367862 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:18:12 2021
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=361952 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:18:13 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2593800 (ipc=216.2) sim_rate=370542 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:18:14 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3027964 (ipc=216.3) sim_rate=378495 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:18:15 2021
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:18:16 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3810652 (ipc=217.8) sim_rate=381065 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:18:17 2021
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=377262 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:18:18 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4550028 (ipc=216.7) sim_rate=379169 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:18:19 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11830 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_bX2z8k"
Parsing file _cuobjdump_complete_output_bX2z8k
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pSpnUu"
Running: cat _ptx_pSpnUu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_l5xbGE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_l5xbGE --output-file  /dev/null 2> _ptx_pSpnUuinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pSpnUu _ptx2_l5xbGE _ptx_pSpnUuinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:18:22 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 267548 (ipc=133.8) sim_rate=133774 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:18:23 2021
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 845576 (ipc=211.4) sim_rate=281858 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:18:24 2021
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=297432 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:18:25 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1621320 (ipc=216.2) sim_rate=324264 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:18:26 2021
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=326022 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:18:27 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=340350 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:18:28 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2702900 (ipc=216.2) sim_rate=337862 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:18:29 2021
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3146116 (ipc=217.0) sim_rate=349568 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:18:30 2021
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3482572 (ipc=217.7) sim_rate=348257 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:18:31 2021
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3922968 (ipc=217.9) sim_rate=356633 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:18:32 2021
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4367628 (ipc=218.4) sim_rate=363969 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:18:33 2021
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4550400 (ipc=211.6) sim_rate=350030 (inst/sec) elapsed = 0:0:00:13 / Mon Jun 14 11:18:34 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=350030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 350030 (inst/sec)
gpgpu_simulation_rate = 1659 (cycle/sec)
total time is 12030 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_PYBsuH"
Parsing file _cuobjdump_complete_output_PYBsuH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oGBCNw"
Running: cat _ptx_oGBCNw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BApN6l
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BApN6l --output-file  /dev/null 2> _ptx_oGBCNwinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oGBCNw _ptx2_BApN6l _ptx_oGBCNwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:18:36 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 589300 (ipc=196.4) sim_rate=294650 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:18:38 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 971800 (ipc=216.0) sim_rate=323933 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:18:39 2021
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1394204 (ipc=214.5) sim_rate=348551 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:18:40 2021
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1725900 (ipc=215.7) sim_rate=345180 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:18:41 2021
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=361952 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:18:42 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2490776 (ipc=216.6) sim_rate=355825 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:18:43 2021
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2917336 (ipc=216.1) sim_rate=364667 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:18:44 2021
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:18:45 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3695608 (ipc=217.4) sim_rate=369560 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:18:46 2021
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4032824 (ipc=218.0) sim_rate=366620 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:18:47 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4367628 (ipc=218.4) sim_rate=363969 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:18:48 2021
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4550400 (ipc=211.6) sim_rate=350030 (inst/sec) elapsed = 0:0:00:13 / Mon Jun 14 11:18:49 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=350030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 350030 (inst/sec)
gpgpu_simulation_rate = 1659 (cycle/sec)
total time is 12430 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_qUrzPr"
Parsing file _cuobjdump_complete_output_qUrzPr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FEMKOX"
Running: cat _ptx_FEMKOX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QWPWNt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QWPWNt --output-file  /dev/null 2> _ptx_FEMKOXinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FEMKOX _ptx2_QWPWNt _ptx_FEMKOXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:18:51 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 424380 (ipc=169.8) sim_rate=212190 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:18:53 2021
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 971800 (ipc=216.0) sim_rate=323933 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:18:54 2021
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1297620 (ipc=216.3) sim_rate=324405 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:18:55 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1725900 (ipc=215.7) sim_rate=345180 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:18:56 2021
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2171712 (ipc=217.2) sim_rate=361952 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:18:57 2021
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2490776 (ipc=216.6) sim_rate=355825 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:18:58 2021
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2917336 (ipc=216.1) sim_rate=364667 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:18:59 2021
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3365696 (ipc=217.1) sim_rate=373966 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:19:00 2021
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3695608 (ipc=217.4) sim_rate=369560 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:19:01 2021
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4149884 (ipc=218.4) sim_rate=377262 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:19:02 2021
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4550028 (ipc=216.7) sim_rate=379169 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:19:03 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11629 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_02knQr"
Parsing file _cuobjdump_complete_output_02knQr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xbGxfC"
Running: cat _ptx_xbGxfC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6WKIEM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6WKIEM --output-file  /dev/null 2> _ptx_xbGxfCinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xbGxfC _ptx2_6WKIEM _ptx_xbGxfCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:19:06 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 267548 (ipc=133.8) sim_rate=133774 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:19:07 2021
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 721760 (ipc=206.2) sim_rate=240586 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:19:08 2021
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=297432 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:19:09 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1505580 (ipc=215.1) sim_rate=301116 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:19:10 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1956132 (ipc=217.3) sim_rate=326022 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:19:11 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2277992 (ipc=217.0) sim_rate=325427 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:19:12 2021
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2593800 (ipc=216.2) sim_rate=324225 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:19:13 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3027964 (ipc=216.3) sim_rate=336440 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:19:14 2021
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3482572 (ipc=217.7) sim_rate=348257 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:19:15 2021
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3810652 (ipc=217.8) sim_rate=346422 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:19:16 2021
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 4258068 (ipc=218.4) sim_rate=354839 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:19:17 2021
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4550028 (ipc=216.7) sim_rate=350002 (inst/sec) elapsed = 0:0:00:13 / Mon Jun 14 11:19:18 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=350030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 350030 (inst/sec)
gpgpu_simulation_rate = 1659 (cycle/sec)
total time is 12230 ms


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f37b361d29944091055f7e2f62b3a8c  /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=mm.cu
self exe links to: /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM
Running md5sum using "md5sum /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/ly/下载/test/gpgpu-sim_distribution-master/ispass2009-benchmarks-master_2/bin/release/MM > _cuobjdump_complete_output_WNk2h0"
Parsing file _cuobjdump_complete_output_WNk2h0
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: mm.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14matrix_mul_gpuPiS_S_i : hostFun 0x0x400ce0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14matrix_mul_gpuPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z14matrix_mul_gpuPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:71) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (_1.ptx:103) @%p2 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (_1.ptx:104) bra.uni $Lt_0_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:114) ld.param.u64 %rd11, [__cudaparm__Z14matrix_mul_gpuPiS_S_i_P];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14matrix_mul_gpuPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14matrix_mul_gpuPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qTZnSQ"
Running: cat _ptx_qTZnSQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_2xlKsH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_2xlKsH --output-file  /dev/null 2> _ptx_qTZnSQinfo"
GPGPU-Sim PTX: Kernel '_Z14matrix_mul_gpuPiS_S_i' : regs=14, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qTZnSQ _ptx2_2xlKsH _ptx_qTZnSQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Block(10,10)   Grid(8,8).

GPGPU-Sim PTX: cudaLaunch for 0x0x400ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14matrix_mul_gpuPiS_S_i' to stream 0, gridDim= (8,8,1) blockDim = (10,10,1) 
kernel '_Z14matrix_mul_gpuPiS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14matrix_mul_gpuPiS_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 44800 (ipc=89.6) sim_rate=44800 (inst/sec) elapsed = 0:0:00:01 / Mon Jun 14 11:19:21 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,7,0) tid=(5,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 424380 (ipc=169.8) sim_rate=212190 (inst/sec) elapsed = 0:0:00:02 / Mon Jun 14 11:19:22 2021
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 845576 (ipc=211.4) sim_rate=281858 (inst/sec) elapsed = 0:0:00:03 / Mon Jun 14 11:19:23 2021
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1189728 (ipc=216.3) sim_rate=297432 (inst/sec) elapsed = 0:0:00:04 / Mon Jun 14 11:19:24 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1621320 (ipc=216.2) sim_rate=324264 (inst/sec) elapsed = 0:0:00:05 / Mon Jun 14 11:19:25 2021
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2059604 (ipc=216.8) sim_rate=343267 (inst/sec) elapsed = 0:0:00:06 / Mon Jun 14 11:19:26 2021
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2382452 (ipc=216.6) sim_rate=340350 (inst/sec) elapsed = 0:0:00:07 / Mon Jun 14 11:19:27 2021
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2815352 (ipc=216.6) sim_rate=351919 (inst/sec) elapsed = 0:0:00:08 / Mon Jun 14 11:19:28 2021
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3146116 (ipc=217.0) sim_rate=349568 (inst/sec) elapsed = 0:0:00:09 / Mon Jun 14 11:19:29 2021
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3586968 (ipc=217.4) sim_rate=358696 (inst/sec) elapsed = 0:0:00:10 / Mon Jun 14 11:19:30 2021
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4032824 (ipc=218.0) sim_rate=366620 (inst/sec) elapsed = 0:0:00:11 / Mon Jun 14 11:19:31 2021
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4367628 (ipc=218.4) sim_rate=363969 (inst/sec) elapsed = 0:0:00:12 / Mon Jun 14 11:19:32 2021
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (21072,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (21099,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21217,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (21337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (21383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (21399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (21401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21405,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (21407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (21421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (21446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21449,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (21459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (21469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (21475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (21484,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (21492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (21501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (21517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21541,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (21563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14matrix_mul_gpuPiS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z14matrix_mul_gpuPiS_S_i' finished on shader 2.
kernel_name = _Z14matrix_mul_gpuPiS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 21574
gpu_sim_insn = 4550400
gpu_ipc =     210.9205
gpu_tot_sim_cycle = 21574
gpu_tot_sim_insn = 4550400
gpu_tot_ipc =     210.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14362
gpu_stall_icnt2sh    = 21966
gpu_total_sim_rate=379200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 102130
	L1I_total_cache_misses = 1010
	L1I_total_cache_miss_rate = 0.0099
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5435, Miss = 451, Miss_rate = 0.083, Pending_hits = 1182, Reservation_fails = 225
	L1D_cache_core[1]: Access = 6796, Miss = 541, Miss_rate = 0.080, Pending_hits = 1464, Reservation_fails = 2966
	L1D_cache_core[2]: Access = 6799, Miss = 530, Miss_rate = 0.078, Pending_hits = 1498, Reservation_fails = 2310
	L1D_cache_core[3]: Access = 6798, Miss = 530, Miss_rate = 0.078, Pending_hits = 1495, Reservation_fails = 2789
	L1D_cache_core[4]: Access = 6790, Miss = 544, Miss_rate = 0.080, Pending_hits = 1501, Reservation_fails = 1986
	L1D_cache_core[5]: Access = 5429, Miss = 462, Miss_rate = 0.085, Pending_hits = 1215, Reservation_fails = 273
	L1D_cache_core[6]: Access = 5431, Miss = 469, Miss_rate = 0.086, Pending_hits = 1202, Reservation_fails = 210
	L1D_cache_core[7]: Access = 5437, Miss = 470, Miss_rate = 0.086, Pending_hits = 1197, Reservation_fails = 338
	L1D_cache_core[8]: Access = 5440, Miss = 466, Miss_rate = 0.086, Pending_hits = 1209, Reservation_fails = 387
	L1D_cache_core[9]: Access = 5441, Miss = 453, Miss_rate = 0.083, Pending_hits = 1224, Reservation_fails = 676
	L1D_cache_core[10]: Access = 5439, Miss = 440, Miss_rate = 0.081, Pending_hits = 1238, Reservation_fails = 242
	L1D_cache_core[11]: Access = 5435, Miss = 448, Miss_rate = 0.082, Pending_hits = 1225, Reservation_fails = 323
	L1D_cache_core[12]: Access = 5432, Miss = 453, Miss_rate = 0.083, Pending_hits = 1197, Reservation_fails = 269
	L1D_cache_core[13]: Access = 5430, Miss = 450, Miss_rate = 0.083, Pending_hits = 1203, Reservation_fails = 265
	L1D_cache_core[14]: Access = 5431, Miss = 449, Miss_rate = 0.083, Pending_hits = 1202, Reservation_fails = 227
	L1D_total_cache_accesses = 86963
	L1D_total_cache_misses = 7156
	L1D_total_cache_miss_rate = 0.0823
	L1D_total_cache_pending_hits = 19252
	L1D_total_cache_reservation_fails = 13486
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101120
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1010
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
713, 713, 713, 713, 713, 713, 713, 713, 
gpgpu_n_tot_thrd_icount = 5840896
gpgpu_n_tot_w_icount = 182528
gpgpu_n_stall_shd_mem = 61793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6153
gpgpu_n_mem_write_global = 1003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 960000
gpgpu_n_store_insn = 6400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37209	W0_Idle:119878	W0_Scoreboard:950529	W1:0	W2:0	W3:0	W4:45632	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:136896
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49224 {8:6153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68056 {40:492,72:330,136:181,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836808 {136:6153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024 {8:1003,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 213 
maxdqlatency = 0 
maxmflatency = 997 
averagemflatency = 274 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 21573 
mrq_lat_table:448 	19 	36 	55 	69 	105 	274 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4086 	2405 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5043 	431 	581 	641 	316 	193 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1396 	4542 	227 	18 	0 	0 	0 	0 	0 	0 	0 	1003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       322         0         0         0      1235      1216      1209      1390     21021     20897         0         0         0         0         0         0 
dram[1]:      1210         0         0         0      1232      1235      1215      1279     20971     20972         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1229      1257      1276     20921     20931         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1222      1226      1254      1275     20907     20921         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1221      1225      1410      1462     20900     21035         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1219      1237      1253      1468     21044     21167         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 66.000000 76.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 59.000000 78.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 66.000000 71.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 70.000000 64.000000  6.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 72.000000 75.000000  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 76.000000 71.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1081/40 = 27.025000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32         4         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32         2         2         0         0         0         0         0         0 
total reads: 545
min_bank_accesses = 0!
chip skew: 93/90 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0        34        44        12         6         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        27        46        10         5         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        34        39         2         7         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        38        32         4         8         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        43         3         5         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        44        39         8         6         0         0         0         0         0         0 
total reads: 536
min_bank_accesses = 0!
chip skew: 97/82 = 1.18
average mf latency per bank:
dram[0]:       2674    none      none      none        3382      2550      2190      1769       555       768    none      none      none      none      none      none  
dram[1]:          0    none      none      none        3430      2793      2602      1576       945       491    none      none      none      none      none      none  
dram[2]:     none      none      none      none        2078      3090      2119      1594      1089       380    none      none      none      none      none      none  
dram[3]:     none      none      none      none        2856      2426      1755      2009       479       629    none      none      none      none      none      none  
dram[4]:     none      none      none      none        2488      2864      1659      1636       671       671    none      none      none      none      none      none  
dram[5]:     none      none      none      none        2919      2826      1463      1893       474       634    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        296         0         0         0       997       575       945       681       668       598         0         0         0         0         0         0
dram[1]:          0         0         0         0       898       729       898       683       661       540         0         0         0         0         0         0
dram[2]:          0         0         0         0       490       737       827       700       657       498         0         0         0         0         0         0
dram[3]:          0         0         0         0       743       728       882       721       429       631         0         0         0         0         0         0
dram[4]:          0         0         0         0       606       612       667       802       512       611         0         0         0         0         0         0
dram[5]:          0         0         0         0       693       837       654       836       598       632         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28168 n_act=9 n_pre=2 n_req=189 n_rd=186 n_write=112 bw_util=0.02093
n_activity=1697 dram_eff=0.3512
bk0: 6a 28404i bk1: 0a 28475i bk2: 0a 28481i bk3: 0a 28481i bk4: 20a 28427i bk5: 20a 28416i bk6: 64a 27832i bk7: 64a 27693i bk8: 8a 28205i bk9: 4a 28390i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28475i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28183 n_act=7 n_pre=0 n_req=180 n_rd=184 n_write=103 bw_util=0.02016
n_activity=1565 dram_eff=0.3668
bk0: 4a 28457i bk1: 0a 28477i bk2: 0a 28479i bk3: 0a 28479i bk4: 20a 28424i bk5: 20a 28415i bk6: 64a 27783i bk7: 64a 27731i bk8: 8a 28241i bk9: 4a 28333i bk10: 0a 28474i bk11: 0a 28475i bk12: 0a 28476i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.321523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28197 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=94 bw_util=0.01924
n_activity=1551 dram_eff=0.3533
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28406i bk6: 64a 27808i bk7: 64a 27733i bk8: 4a 28406i bk9: 4a 28351i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28194 n_act=6 n_pre=0 n_req=172 n_rd=180 n_write=97 bw_util=0.01945
n_activity=1585 dram_eff=0.3495
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28402i bk6: 64a 27851i bk7: 64a 27719i bk8: 4a 28412i bk9: 4a 28323i bk10: 0a 28476i bk11: 0a 28476i bk12: 0a 28477i bk13: 0a 28477i bk14: 0a 28477i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.312673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28185 n_act=6 n_pre=0 n_req=181 n_rd=180 n_write=106 bw_util=0.02009
n_activity=1565 dram_eff=0.3655
bk0: 0a 28477i bk1: 0a 28479i bk2: 0a 28480i bk3: 0a 28480i bk4: 20a 28427i bk5: 24a 28400i bk6: 64a 27688i bk7: 64a 27681i bk8: 4a 28393i bk9: 4a 28405i bk10: 0a 28474i bk11: 0a 28474i bk12: 0a 28474i bk13: 0a 28475i bk14: 0a 28475i bk15: 0a 28475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.351828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28477 n_nop=28178 n_act=6 n_pre=0 n_req=187 n_rd=180 n_write=113 bw_util=0.02058
n_activity=1639 dram_eff=0.3575
bk0: 0a 28477i bk1: 0a 28478i bk2: 0a 28478i bk3: 0a 28478i bk4: 20a 28424i bk5: 24a 28410i bk6: 64a 27776i bk7: 64a 27704i bk8: 4a 28388i bk9: 4a 28295i bk10: 0a 28475i bk11: 0a 28476i bk12: 0a 28476i bk13: 0a 28476i bk14: 0a 28476i bk15: 0a 28477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 49, Miss_rate = 0.070, Pending_hits = 103, Reservation_fails = 1401
L2_cache_bank[1]: Access = 596, Miss = 44, Miss_rate = 0.074, Pending_hits = 91, Reservation_fails = 1245
L2_cache_bank[2]: Access = 699, Miss = 48, Miss_rate = 0.069, Pending_hits = 86, Reservation_fails = 1285
L2_cache_bank[3]: Access = 583, Miss = 44, Miss_rate = 0.075, Pending_hits = 107, Reservation_fails = 1125
L2_cache_bank[4]: Access = 620, Miss = 44, Miss_rate = 0.071, Pending_hits = 92, Reservation_fails = 1256
L2_cache_bank[5]: Access = 578, Miss = 46, Miss_rate = 0.080, Pending_hits = 98, Reservation_fails = 1092
L2_cache_bank[6]: Access = 618, Miss = 44, Miss_rate = 0.071, Pending_hits = 95, Reservation_fails = 1047
L2_cache_bank[7]: Access = 579, Miss = 46, Miss_rate = 0.079, Pending_hits = 96, Reservation_fails = 1444
L2_cache_bank[8]: Access = 558, Miss = 44, Miss_rate = 0.079, Pending_hits = 86, Reservation_fails = 1171
L2_cache_bank[9]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 1292
L2_cache_bank[10]: Access = 563, Miss = 44, Miss_rate = 0.078, Pending_hits = 93, Reservation_fails = 1200
L2_cache_bank[11]: Access = 604, Miss = 46, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 1098
L2_total_cache_accesses = 7306
L2_total_cache_misses = 545
L2_total_cache_miss_rate = 0.0746
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 14656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 407
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=32458
icnt_total_pkts_simt_to_mem=9182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6041
	minimum = 6
	maximum = 610
Network latency average = 14.7694
	minimum = 6
	maximum = 577
Slowest packet = 775
Flit latency average = 11.8036
	minimum = 6
	maximum = 577
Slowest flit = 1101
Fragmentation average = 0.0311388
	minimum = 0
	maximum = 289
Injected packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Accepted packet rate average = 0.0250851
	minimum = 0.0208584 (at node 10)
	maximum = 0.0326319 (at node 15)
Injected flit rate average = 0.0714852
	minimum = 0.0260962 (at node 10)
	maximum = 0.146658 (at node 15)
Accepted flit rate average= 0.0714852
	minimum = 0.0324928 (at node 23)
	maximum = 0.113933 (at node 4)
Injected packet length average = 2.84971
Accepted packet length average = 2.84971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Network latency average = 14.7694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Flit latency average = 11.8036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 577 (1 samples)
Fragmentation average = 0.0311388 (1 samples)
	minimum = 0 (1 samples)
	maximum = 289 (1 samples)
Injected packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Accepted packet rate average = 0.0250851 (1 samples)
	minimum = 0.0208584 (1 samples)
	maximum = 0.0326319 (1 samples)
Injected flit rate average = 0.0714852 (1 samples)
	minimum = 0.0260962 (1 samples)
	maximum = 0.146658 (1 samples)
Accepted flit rate average = 0.0714852 (1 samples)
	minimum = 0.0324928 (1 samples)
	maximum = 0.113933 (1 samples)
Injected packet size average = 2.84971 (1 samples)
Accepted packet size average = 2.84971 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 379200 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)
total time is 11929 ms
2021-06-14T11:19:32+08:00
Block(10,10)   Grid(8,8).
total time is 15 ms
Block(10,10)   Grid(8,8).
total time is 17 ms
Block(10,10)   Grid(8,8).
total time is 17 ms
Block(10,10)   Grid(8,8).
total time is 16 ms
Block(10,10)   Grid(8,8).
total time is 15 ms
Block(10,10)   Grid(8,8).
total time is 16 ms
Block(10,10)   Grid(8,8).
total time is 16 ms
Block(10,10)   Grid(8,8).
total time is 15 ms
Block(10,10)   Grid(8,8).
total time is 17 ms
Block(10,10)   Grid(8,8).
total time is 16 ms
Block(10,10)   Grid(8,8).
total time is 16 ms
Block(10,10)   Grid(8,8).
total time is 23 ms
Block(10,10)   Grid(8,8).
total time is 12 ms
Block(10,10)   Grid(8,8).
total time is 12 ms
Block(10,10)   Grid(8,8).
total time is 15 ms
Block(10,10)   Grid(8,8).
total time is 13 ms
