Analysis & Synthesis report for vga_lab1
Thu Jan 13 21:15:29 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated
 16. Source assignments for bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |vga_lab1
 18. Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: image_mem:imRead|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: bg_spry:bgread|altsyncram:altsyncram_component
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "image_mem:imRead"
 24. Port Connectivity Checks: "sync_clk:disp_clk"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 13 21:15:29 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; vga_lab1                                    ;
; Top-level Entity Name              ; vga_lab1                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 872                                         ;
;     Total combinational functions  ; 868                                         ;
;     Dedicated logic registers      ; 288                                         ;
; Total registers                    ; 288                                         ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; vga_lab1           ; vga_lab1           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                         ; Library ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; image_mem.vhd                                                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd          ;         ;
; sync_clk.vhd                                                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd           ;         ;
; vga_lab1.vhd                                                                                            ; yes             ; User VHDL File                         ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd           ;         ;
; bg_spry.vhd                                                                                             ; yes             ; User Wizard-Generated File             ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd            ;         ;
; altpll.tdf                                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; aglobal201.inc                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                ;         ;
; stratix_pll.inc                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/sync_clk_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/sync_clk_altpll.v   ;         ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_g1r3.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf ;         ;
; ferr_318x159.mif                                                                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/ferr_318x159.mif       ;         ;
; db/decode_aj9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/decode_aj9.tdf      ;         ;
; db/mux_c3b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/mux_c3b.tdf         ;         ;
; db/altsyncram_l9r3.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_l9r3.tdf ;         ;
; /users/david/desktop/david/desktop/u/eee 308 digital circuit analysis and design/lab/mif/bg4_512x40.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/david/desktop/david/desktop/u/eee 308 digital circuit analysis and design/lab/mif/bg4_512x40.mif              ;         ;
; db/decode_5j9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/decode_5j9.tdf      ;         ;
; db/mux_73b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/mux_73b.tdf         ;         ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 872                                                                                       ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 868                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 386                                                                                       ;
;     -- 3 input functions                    ; 199                                                                                       ;
;     -- <=2 input functions                  ; 283                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 506                                                                                       ;
;     -- arithmetic mode                      ; 362                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 288                                                                                       ;
;     -- Dedicated logic registers            ; 288                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 18                                                                                        ;
; Total memory bits                           ; 393216                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 337                                                                                       ;
; Total fan-out                               ; 4169                                                                                      ;
; Average fan-out                             ; 3.36                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |vga_lab1                                 ; 868 (840)           ; 288 (284)                 ; 393216      ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |vga_lab1                                                                                                      ; vga_lab1        ; work         ;
;    |bg_spry:bgread|                       ; 28 (0)              ; 4 (0)                     ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|bg_spry:bgread                                                                                       ; bg_spry         ; work         ;
;       |altsyncram:altsyncram_component|   ; 28 (0)              ; 4 (0)                     ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|bg_spry:bgread|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_l9r3:auto_generated| ; 28 (0)              ; 4 (4)                     ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated                        ; altsyncram_l9r3 ; work         ;
;             |decode_5j9:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated|decode_5j9:rden_decode ; decode_5j9      ; work         ;
;             |mux_73b:mux2|                ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated|mux_73b:mux2           ; mux_73b         ; work         ;
;    |sync_clk:disp_clk|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|sync_clk:disp_clk                                                                                    ; sync_clk        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|sync_clk:disp_clk|altpll:altpll_component                                                            ; altpll          ; work         ;
;          |sync_clk_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_lab1|sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated                             ; sync_clk_altpll ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+
; bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 12           ; --           ; --           ; 393216 ; ../mif/bg4_512x40.mif ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |vga_lab1|bg_spry:bgread    ; bg_spry.vhd     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |vga_lab1|sync_clk:disp_clk ; sync_clk.vhd    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |vga_lab1|image_mem:imRead  ; image_mem.vhd   ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; obstacle_width[0,5,7..30]              ; Merged with obstacle_width[31]         ;
; obstacle_width[3]                      ; Merged with obstacle_width[4]          ;
; obstacle_width[31]                     ; Stuck at GND due to stuck port data_in ;
; obstacle_width[1]                      ; Stuck at VCC due to stuck port data_in ;
; obstacle_hstop[31]                     ; Stuck at GND due to stuck port data_in ;
; bg_hstart[31]                          ; Stuck at GND due to stuck port data_in ;
; bg_hstop[31]                           ; Stuck at GND due to stuck port data_in ;
; obstacle_hstart[31]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 33 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; obstacle_width[31] ; Stuck at GND              ; obstacle_width[1]                      ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 288   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; obstacle_width[2]                      ; 2       ;
; obstacle_width[4]                      ; 4       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vga_lab1|r[2]~reg0         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_lab1|obstacle_width[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |vga_lab1|o_count           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vga_lab1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; bg_width       ; 512   ; Signed Integer                                  ;
; bg_Height      ; 40    ; Signed Integer                                  ;
; dataSize       ; 11    ; Signed Integer                                  ;
; addressSize    ; 15    ; Signed Integer                                  ;
; bgAddressSize  ; 14    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sync_clk ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 13                         ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1007                       ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 10                         ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2000                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; sync_clk_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_mem:imRead|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 12                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ferr_318x159.mif     ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_g1r3      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bg_spry:bgread|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------+
; Parameter Name                     ; Value                 ; Type                           ;
+------------------------------------+-----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                        ;
; OPERATION_MODE                     ; ROM                   ; Untyped                        ;
; WIDTH_A                            ; 12                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 32768                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                        ;
; WIDTH_B                            ; 1                     ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                        ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                        ;
; INIT_FILE                          ; ../mif/bg4_512x40.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                 ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_l9r3       ; Untyped                        ;
+------------------------------------+-----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; sync_clk:disp_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; image_mem:imRead|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 12                                               ;
;     -- NUMWORDS_A                         ; 65536                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; bg_spry:bgread|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 12                                               ;
;     -- NUMWORDS_A                         ; 32768                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_mem:imRead"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync_clk:disp_clk"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 288                         ;
;     ENA               ; 17                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 64                          ;
;     plain             ; 175                         ;
; cycloneiii_lcell_comb ; 868                         ;
;     arith             ; 362                         ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 109                         ;
;     normal            ; 506                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 90                          ;
;         4 data inputs ; 386                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 13.63                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jan 13 21:15:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_lab1 -c vga_lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file image_mem.vhd
    Info (12022): Found design unit 1: image_mem-SYN File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd Line: 53
    Info (12023): Found entity 1: image_mem File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sync_clk.vhd
    Info (12022): Found design unit 1: sync_clk-SYN File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd Line: 53
    Info (12023): Found entity 1: sync_clk File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vga_lab1.vhd
    Info (12022): Found design unit 1: vga_lab1-display File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 22
    Info (12023): Found entity 1: vga_lab1 File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bg_sprite.vhd
    Info (12022): Found design unit 1: bg_sprite-SYN File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_sprite.vhd Line: 53
    Info (12023): Found entity 1: bg_sprite File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_sprite.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file bg_spry.vhd
    Info (12022): Found design unit 1: bg_spry-SYN File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd Line: 53
    Info (12023): Found entity 1: bg_spry File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd Line: 43
Info (12127): Elaborating entity "vga_lab1" for the top level hierarchy
Warning (10639): VHDL warning at vga_lab1.vhd(86): constant value overflow File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 86
Warning (10639): VHDL warning at vga_lab1.vhd(87): constant value overflow File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 87
Warning (10639): VHDL warning at vga_lab1.vhd(88): constant value overflow File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 88
Warning (10639): VHDL warning at vga_lab1.vhd(89): constant value overflow File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10639): VHDL warning at vga_lab1.vhd(90): constant value overflow File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at vga_lab1.vhd(45): object "clk25" assigned a value but never read File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at vga_lab1.vhd(51): used explicit default value for signal "data_address" because signal was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at vga_lab1.vhd(54): object "raw_data" assigned a value but never read File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 54
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(86): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 86
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(86): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 86
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(86): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 86
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(86): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 86
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(87): used initial value expression for variable "hstart" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 87
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(87): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 87
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(87): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 87
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(87): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 87
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(88): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 88
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(88): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 88
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(88): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 88
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(88): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 88
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(89): used initial value expression for variable "vbottom" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(89): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(89): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(89): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(89): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 89
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(90): used initial value expression for variable "hend" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(90): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(90): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(90): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10492): VHDL Process Statement warning at vga_lab1.vhd(90): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 90
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(93): used initial value expression for variable "bg_vstart" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 93
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(94): used initial value expression for variable "bg_vstop" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 94
Warning (10542): VHDL Variable Declaration warning at vga_lab1.vhd(108): used initial value expression for variable "speed" because variable was never assigned a value File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 108
Info (12128): Elaborating entity "sync_clk" for hierarchy "sync_clk:disp_clk" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "sync_clk:disp_clk|altpll:altpll_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd Line: 142
Info (12133): Instantiated megafunction "sync_clk:disp_clk|altpll:altpll_component" with the following parameter: File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/sync_clk.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sync_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sync_clk_altpll.v
    Info (12023): Found entity 1: sync_clk_altpll File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/sync_clk_altpll.v Line: 30
Info (12128): Elaborating entity "sync_clk_altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "image_mem" for hierarchy "image_mem:imRead" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_mem:imRead|altsyncram:altsyncram_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "image_mem:imRead|altsyncram:altsyncram_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd Line: 60
Info (12133): Instantiated megafunction "image_mem:imRead|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/image_mem.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ferr_318x159.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1r3.tdf
    Info (12023): Found entity 1: altsyncram_g1r3 File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_g1r3" for hierarchy "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|decode_aj9:rden_decode" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf
    Info (12023): Found entity 1: mux_c3b File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/mux_c3b.tdf Line: 23
Info (12128): Elaborating entity "mux_c3b" for hierarchy "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|mux_c3b:mux2" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 42
Info (12128): Elaborating entity "bg_spry" for hierarchy "bg_spry:bgread" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "bg_spry:bgread|altsyncram:altsyncram_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "bg_spry:bgread|altsyncram:altsyncram_component" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd Line: 60
Info (12133): Instantiated megafunction "bg_spry:bgread|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/bg_spry.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../mif/bg4_512x40.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9r3.tdf
    Info (12023): Found entity 1: altsyncram_l9r3 File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_l9r3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_l9r3" for hierarchy "bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/decode_5j9.tdf Line: 23
Info (12128): Elaborating entity "decode_5j9" for hierarchy "bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated|decode_5j9:rden_decode" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_l9r3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_73b.tdf
    Info (12023): Found entity 1: mux_73b File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/mux_73b.tdf Line: 23
Info (12128): Elaborating entity "mux_73b" for hierarchy "bg_spry:bgread|altsyncram:altsyncram_component|altsyncram_l9r3:auto_generated|mux_73b:mux2" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_l9r3.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a0" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 43
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a1" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 66
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a2" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 89
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a3" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 112
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a4" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 135
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a5" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 158
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a6" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 181
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a7" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 204
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a8" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 227
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a9" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 250
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a10" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 273
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a11" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 296
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a12" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 319
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a13" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 342
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a14" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 365
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a15" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 388
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a16" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 411
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a17" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 434
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a18" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 457
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a19" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 480
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a20" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 503
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a21" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 526
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a22" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 549
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a23" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 572
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a24" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 595
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a25" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 618
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a26" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 641
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a27" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 664
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a28" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 687
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a29" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 710
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a30" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 733
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a31" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 756
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a32" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 779
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a33" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 802
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a34" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 825
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a35" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 848
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a36" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 871
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a37" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 894
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a38" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 917
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a39" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 940
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a40" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 963
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a41" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 986
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a42" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1009
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a43" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1032
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a44" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1055
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a45" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1078
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a46" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1101
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a47" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1124
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a48" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1147
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a49" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1170
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a50" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1193
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a51" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1216
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a52" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1239
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a53" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1262
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a54" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1285
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a55" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1308
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a56" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1331
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a57" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1354
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a58" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1377
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a59" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1400
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a60" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1423
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a61" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1446
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a62" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1469
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a63" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1492
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a64" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1515
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a65" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1538
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a66" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1561
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a67" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1584
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a68" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1607
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a69" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1630
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a70" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1653
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a71" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1676
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a72" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1699
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a73" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1722
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a74" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1745
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a75" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1768
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a76" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1791
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a77" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1814
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a78" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1837
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a79" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1860
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a80" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1883
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a81" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1906
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a82" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1929
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a83" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1952
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a84" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1975
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a85" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 1998
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a86" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2021
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a87" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2044
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a88" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2067
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a89" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2090
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a90" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2113
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a91" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2136
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a92" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2159
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a93" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2182
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a94" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2205
        Warning (14320): Synthesized away node "image_mem:imRead|altsyncram:altsyncram_component|altsyncram_g1r3:auto_generated|ram_block1a95" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/altsyncram_g1r3.tdf Line: 2228
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/sync_clk_altpll.v Line: 44
Warning (15899): PLL "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/db/sync_clk_altpll.v Line: 44
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "chooseRes" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 12
    Warning (15610): No output dependent on input pin "moveleft" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 13
    Warning (15610): No output dependent on input pin "moveright" File: C:/Users/DAVID/Desktop/David/Desktop/u/EEE 308 Digital Circuit Analysis and Design/Lab/lab5_1/vga_lab1.vhd Line: 14
Info (21057): Implemented 1094 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1027 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Thu Jan 13 21:15:29 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:39


