INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Acer/OneDrive/Desktop/ELD_2024/LAB_1/LAB_1.srcs/sources_1/imports/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Acer/OneDrive/Desktop/ELD_2024/LAB_1/LAB_1.srcs/sources_1/imports/Downloads/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Acer/OneDrive/Desktop/ELD_2024/LAB_1/LAB_1.srcs/sim_1/imports/Downloads/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
