
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dac_in[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016556    0.080371    0.055072    0.055072 ^ clk (in)
                                                         clk (net)
                      0.080379    0.000000    0.055072 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017261    0.039537    0.135844    0.190916 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.039537    0.000046    0.190962 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.028524    0.049806    0.131496    0.322458 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.049806    0.000145    0.322603 ^ _109_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.017769    0.172650    0.398805    0.721408 ^ _109_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net12 (net)
                      0.172650    0.000026    0.721433 ^ output12/A (sky130_fd_sc_hd__buf_2)
     1    0.034452    0.171427    0.241114    0.962548 ^ output12/X (sky130_fd_sc_hd__buf_2)
                                                         dac_in[1] (net)
                      0.171427    0.000232    0.962780 ^ dac_in[1] (out)
                                              0.962780   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  0.000000   50.000000   clock network delay (propagated)
                                 -0.250000   49.749996   clock uncertainty
                                  0.000000   49.749996   clock reconvergence pessimism
                                -10.000000   39.749996   output external delay
                                             39.749996   data required time
---------------------------------------------------------------------------------------------
                                             39.749996   data required time
                                             -0.962780   data arrival time
---------------------------------------------------------------------------------------------
                                             38.787216   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_1__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 1
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 1
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
