<stg><name>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_188 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_189 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_191 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_192 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_193 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_194 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_195 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_196 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_197 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_198 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %empty_199 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %empty_200 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %empty_201 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %empty_202 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:37 %store_ln63 = store i10 0, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i32 0, i32 %empty_202

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 0, i32 %empty_201

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 0, i32 %empty_200

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 0, i32 %empty_199

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 0, i32 %empty_198

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 0, i32 %empty_197

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 0, i32 %empty_196

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 0, i32 %empty_195

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 0, i32 %empty_194

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 0, i32 %empty_193

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 0, i32 %empty_192

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 0, i32 %empty_191

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i32 0, i32 %empty_190

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i32 0, i32 %empty_189

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i32 0, i32 %empty_188

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:54 %br_ln63 = br void %VITIS_LOOP_65_5

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_65_5:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_65_5:1 %add_ln53 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_65_5:2 %icmp_ln53 = icmp_eq  i16 %indvar_flatten_load, i16 36864

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_65_5:3 %br_ln53 = br i1 %icmp_ln53, void %for.inc46, void %for.end51.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc46:16 %i_7_load = load i10 %i_7

]]></Node>
<StgValue><ssdm name="i_7_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:19 %icmp_ln63 = icmp_ult  i10 %i_7_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc46:20 %select_ln53 = select i1 %icmp_ln63, i10 %i_7_load, i10 0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:38 %lshr_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %select_ln53, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
for.inc46:39 %zext_ln63 = zext i6 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:43 %vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:44 %muxLogicRAMAddr_to_vec_local_load = muxlogic i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:45 %vec_local_load = load i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:53 %vec_local_1_addr = getelementptr i32 %vec_local_1, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:54 %muxLogicRAMAddr_to_vec_local_1_load = muxlogic i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_1_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:55 %vec_local_1_load = load i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="vec_local_1_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:63 %vec_local_2_addr = getelementptr i32 %vec_local_2, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_2_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:64 %muxLogicRAMAddr_to_vec_local_2_load = muxlogic i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_2_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:65 %vec_local_2_load = load i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="vec_local_2_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:73 %vec_local_3_addr = getelementptr i32 %vec_local_3, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_3_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:74 %muxLogicRAMAddr_to_vec_local_3_load = muxlogic i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_3_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:75 %vec_local_3_load = load i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="vec_local_3_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:83 %vec_local_4_addr = getelementptr i32 %vec_local_4, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_4_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:84 %muxLogicRAMAddr_to_vec_local_4_load = muxlogic i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_4_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:85 %vec_local_4_load = load i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="vec_local_4_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:93 %vec_local_5_addr = getelementptr i32 %vec_local_5, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_5_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:94 %muxLogicRAMAddr_to_vec_local_5_load = muxlogic i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_5_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:95 %vec_local_5_load = load i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="vec_local_5_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:103 %vec_local_6_addr = getelementptr i32 %vec_local_6, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_6_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:104 %muxLogicRAMAddr_to_vec_local_6_load = muxlogic i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_6_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:105 %vec_local_6_load = load i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="vec_local_6_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:113 %vec_local_7_addr = getelementptr i32 %vec_local_7, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_7_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:114 %muxLogicRAMAddr_to_vec_local_7_load = muxlogic i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_7_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:115 %vec_local_7_load = load i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="vec_local_7_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:123 %vec_local_8_addr = getelementptr i32 %vec_local_8, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_8_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:124 %muxLogicRAMAddr_to_vec_local_8_load = muxlogic i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_8_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:125 %vec_local_8_load = load i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="vec_local_8_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:133 %vec_local_9_addr = getelementptr i32 %vec_local_9, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_9_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:134 %muxLogicRAMAddr_to_vec_local_9_load = muxlogic i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_9_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:135 %vec_local_9_load = load i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="vec_local_9_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:143 %vec_local_10_addr = getelementptr i32 %vec_local_10, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_10_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:144 %muxLogicRAMAddr_to_vec_local_10_load = muxlogic i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_10_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:145 %vec_local_10_load = load i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="vec_local_10_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:153 %vec_local_11_addr = getelementptr i32 %vec_local_11, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_11_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:154 %muxLogicRAMAddr_to_vec_local_11_load = muxlogic i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_11_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:155 %vec_local_11_load = load i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="vec_local_11_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:163 %vec_local_12_addr = getelementptr i32 %vec_local_12, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_12_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:164 %muxLogicRAMAddr_to_vec_local_12_load = muxlogic i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_12_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:165 %vec_local_12_load = load i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="vec_local_12_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:173 %vec_local_13_addr = getelementptr i32 %vec_local_13, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_13_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:174 %muxLogicRAMAddr_to_vec_local_13_load = muxlogic i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_13_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:175 %vec_local_13_load = load i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="vec_local_13_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:183 %vec_local_14_addr = getelementptr i32 %vec_local_14, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_14_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:184 %muxLogicRAMAddr_to_vec_local_14_load = muxlogic i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_14_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:185 %vec_local_14_load = load i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="vec_local_14_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:193 %vec_local_15_addr = getelementptr i32 %vec_local_15, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="vec_local_15_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:194 %muxLogicRAMAddr_to_vec_local_15_load = muxlogic i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_15_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:195 %vec_local_15_load = load i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="vec_local_15_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:200 %add_ln63 = add i10 %select_ln53, i10 16

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:201 %icmp_ln63_1 = icmp_ult  i10 %add_ln63, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:251 %br_ln63 = br i1 %icmp_ln63_1, void %last.iter.VITIS_LOOP_65_5.split, void %new.latch.VITIS_LOOP_65_5.split

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:0 %store_ln53 = store i16 %add_ln53, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:1 %store_ln63 = store i10 %add_ln63, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:0 %p_load30 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load30"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:36 %select_ln53_16 = select i1 %icmp_ln63, i32 %p_load30, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_16"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32">
<![CDATA[
for.inc46:40 %muxLogicFIFOCE_to_mat_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc46:41 %mat_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:42 %mat_val = bitcast i32 %mat_stream_read

]]></Node>
<StgValue><ssdm name="mat_val"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:45 %vec_local_load = load i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:46 %muxLogicI0_to_add = muxlogic i32 %vec_local_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:47 %muxLogicI1_to_add = muxlogic i32 %mat_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:48 %muxLogicI2_to_add = muxlogic i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:55 %vec_local_1_load = load i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="vec_local_1_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:65 %vec_local_2_load = load i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="vec_local_2_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:75 %vec_local_3_load = load i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="vec_local_3_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:85 %vec_local_4_load = load i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="vec_local_4_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:95 %vec_local_5_load = load i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="vec_local_5_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:105 %vec_local_6_load = load i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="vec_local_6_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:115 %vec_local_7_load = load i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="vec_local_7_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:125 %vec_local_8_load = load i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="vec_local_8_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:135 %vec_local_9_load = load i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="vec_local_9_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:145 %vec_local_10_load = load i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="vec_local_10_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:155 %vec_local_11_load = load i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="vec_local_11_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:165 %vec_local_12_load = load i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="vec_local_12_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:175 %vec_local_13_load = load i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="vec_local_13_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:185 %vec_local_14_load = load i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="vec_local_14_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:195 %vec_local_15_load = load i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="vec_local_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:1 %p_load29 = load i32 %empty_188

]]></Node>
<StgValue><ssdm name="p_load29"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:35 %select_ln53_15 = select i1 %icmp_ln63, i32 %p_load29, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_15"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:49 %add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32">
<![CDATA[
for.inc46:50 %muxLogicFIFOCE_to_mat_stream_read_1 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:51 %mat_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:52 %mat_val_1 = bitcast i32 %mat_stream_read_1

]]></Node>
<StgValue><ssdm name="mat_val_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:56 %muxLogicI0_to_add31_s = muxlogic i32 %vec_local_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_s"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:57 %muxLogicI1_to_add31_s = muxlogic i32 %mat_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_s"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:58 %muxLogicI2_to_add31_s = muxlogic i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:2 %p_load28 = load i32 %empty_189

]]></Node>
<StgValue><ssdm name="p_load28"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:34 %select_ln53_14 = select i1 %icmp_ln63, i32 %p_load28, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_14"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:49 %add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:59 %add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_1, i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="add31_s"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32">
<![CDATA[
for.inc46:60 %muxLogicFIFOCE_to_mat_stream_read_2 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:61 %mat_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_2"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:62 %mat_val_2 = bitcast i32 %mat_stream_read_2

]]></Node>
<StgValue><ssdm name="mat_val_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:66 %muxLogicI0_to_add31_1 = muxlogic i32 %vec_local_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:67 %muxLogicI1_to_add31_1 = muxlogic i32 %mat_val_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:68 %muxLogicI2_to_add31_1 = muxlogic i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:17 %store_ln69 = store i32 %add, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:3 %p_load27 = load i32 %empty_190

]]></Node>
<StgValue><ssdm name="p_load27"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:33 %select_ln53_13 = select i1 %icmp_ln63, i32 %p_load27, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_13"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:59 %add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_1, i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="add31_s"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:69 %add31_1 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_2, i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="add31_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32">
<![CDATA[
for.inc46:70 %muxLogicFIFOCE_to_mat_stream_read_3 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:71 %mat_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:72 %mat_val_3 = bitcast i32 %mat_stream_read_3

]]></Node>
<StgValue><ssdm name="mat_val_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:76 %muxLogicI0_to_add31_2 = muxlogic i32 %vec_local_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:77 %muxLogicI1_to_add31_2 = muxlogic i32 %mat_val_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:78 %muxLogicI2_to_add31_2 = muxlogic i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:202 %muxLogicI0_to_result = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:203 %muxLogicI1_to_result = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:204 %result = fadd i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:16 %store_ln69 = store i32 %add31_s, i32 %empty_188

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
for.end51.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:4 %p_load26 = load i32 %empty_191

]]></Node>
<StgValue><ssdm name="p_load26"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:32 %select_ln53_12 = select i1 %icmp_ln63, i32 %p_load26, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_12"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:69 %add31_1 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_2, i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="add31_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:79 %add31_2 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_3, i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="add31_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32">
<![CDATA[
for.inc46:80 %muxLogicFIFOCE_to_mat_stream_read_4 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:81 %mat_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:82 %mat_val_4 = bitcast i32 %mat_stream_read_4

]]></Node>
<StgValue><ssdm name="mat_val_4"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:86 %muxLogicI0_to_add31_3 = muxlogic i32 %vec_local_4_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_3"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:87 %muxLogicI1_to_add31_3 = muxlogic i32 %mat_val_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_3"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:88 %muxLogicI2_to_add31_3 = muxlogic i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_3"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:205 %muxLogicI0_to_result_1 = muxlogic i32 %result

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:206 %muxLogicI1_to_result_1 = muxlogic i32 %add31_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_1"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:207 %result_1 = fadd i32 %result, i32 %add31_s

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:15 %store_ln69 = store i32 %add31_1, i32 %empty_189

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:5 %p_load25 = load i32 %empty_192

]]></Node>
<StgValue><ssdm name="p_load25"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:31 %select_ln53_11 = select i1 %icmp_ln63, i32 %p_load25, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_11"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:79 %add31_2 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_3, i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="add31_2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:89 %add31_3 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_4, i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="add31_3"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32">
<![CDATA[
for.inc46:90 %muxLogicFIFOCE_to_mat_stream_read_5 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_5"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:91 %mat_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_5"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:92 %mat_val_5 = bitcast i32 %mat_stream_read_5

]]></Node>
<StgValue><ssdm name="mat_val_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:96 %muxLogicI0_to_add31_4 = muxlogic i32 %vec_local_5_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:97 %muxLogicI1_to_add31_4 = muxlogic i32 %mat_val_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:98 %muxLogicI2_to_add31_4 = muxlogic i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_4"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:208 %muxLogicI0_to_result_2 = muxlogic i32 %result_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_2"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:209 %muxLogicI1_to_result_2 = muxlogic i32 %add31_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_2"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:210 %result_2 = fadd i32 %result_1, i32 %add31_1

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:14 %store_ln69 = store i32 %add31_2, i32 %empty_190

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:6 %p_load24 = load i32 %empty_193

]]></Node>
<StgValue><ssdm name="p_load24"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:30 %select_ln53_10 = select i1 %icmp_ln63, i32 %p_load24, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_10"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:89 %add31_3 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_4, i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="add31_3"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:99 %add31_4 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_5, i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="add31_4"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32">
<![CDATA[
for.inc46:100 %muxLogicFIFOCE_to_mat_stream_read_6 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_6"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:101 %mat_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_6"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:102 %mat_val_6 = bitcast i32 %mat_stream_read_6

]]></Node>
<StgValue><ssdm name="mat_val_6"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:106 %muxLogicI0_to_add31_5 = muxlogic i32 %vec_local_6_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_5"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:107 %muxLogicI1_to_add31_5 = muxlogic i32 %mat_val_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_5"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:108 %muxLogicI2_to_add31_5 = muxlogic i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_5"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:211 %muxLogicI0_to_result_3 = muxlogic i32 %result_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_3"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:212 %muxLogicI1_to_result_3 = muxlogic i32 %add31_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_3"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:213 %result_3 = fadd i32 %result_2, i32 %add31_2

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:13 %store_ln69 = store i32 %add31_3, i32 %empty_191

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:7 %p_load23 = load i32 %empty_194

]]></Node>
<StgValue><ssdm name="p_load23"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:29 %select_ln53_9 = select i1 %icmp_ln63, i32 %p_load23, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_9"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:99 %add31_4 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_5, i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="add31_4"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:109 %add31_5 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_6, i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="add31_5"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32">
<![CDATA[
for.inc46:110 %muxLogicFIFOCE_to_mat_stream_read_7 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_7"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:111 %mat_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_7"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:112 %mat_val_7 = bitcast i32 %mat_stream_read_7

]]></Node>
<StgValue><ssdm name="mat_val_7"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:116 %muxLogicI0_to_add31_6 = muxlogic i32 %vec_local_7_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_6"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:117 %muxLogicI1_to_add31_6 = muxlogic i32 %mat_val_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_6"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:118 %muxLogicI2_to_add31_6 = muxlogic i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_6"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:214 %muxLogicI0_to_result_4 = muxlogic i32 %result_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_4"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:215 %muxLogicI1_to_result_4 = muxlogic i32 %add31_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_4"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:216 %result_4 = fadd i32 %result_3, i32 %add31_3

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:12 %store_ln69 = store i32 %add31_4, i32 %empty_192

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:8 %p_load22 = load i32 %empty_195

]]></Node>
<StgValue><ssdm name="p_load22"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:28 %select_ln53_8 = select i1 %icmp_ln63, i32 %p_load22, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_8"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:109 %add31_5 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_6, i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="add31_5"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:119 %add31_6 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_7, i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="add31_6"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32">
<![CDATA[
for.inc46:120 %muxLogicFIFOCE_to_mat_stream_read_8 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_8"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:121 %mat_stream_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_8"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:122 %mat_val_8 = bitcast i32 %mat_stream_read_8

]]></Node>
<StgValue><ssdm name="mat_val_8"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:126 %muxLogicI0_to_add31_7 = muxlogic i32 %vec_local_8_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_7"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:127 %muxLogicI1_to_add31_7 = muxlogic i32 %mat_val_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_7"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:128 %muxLogicI2_to_add31_7 = muxlogic i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_7"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:217 %muxLogicI0_to_result_5 = muxlogic i32 %result_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_5"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:218 %muxLogicI1_to_result_5 = muxlogic i32 %add31_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_5"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:219 %result_5 = fadd i32 %result_4, i32 %add31_4

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:11 %store_ln69 = store i32 %add31_5, i32 %empty_193

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:9 %p_load21 = load i32 %empty_196

]]></Node>
<StgValue><ssdm name="p_load21"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:27 %select_ln53_7 = select i1 %icmp_ln63, i32 %p_load21, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_7"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:119 %add31_6 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_7, i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="add31_6"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:129 %add31_7 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_8, i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="add31_7"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32">
<![CDATA[
for.inc46:130 %muxLogicFIFOCE_to_mat_stream_read_9 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_9"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:131 %mat_stream_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_9"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:132 %mat_val_9 = bitcast i32 %mat_stream_read_9

]]></Node>
<StgValue><ssdm name="mat_val_9"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:136 %muxLogicI0_to_add31_8 = muxlogic i32 %vec_local_9_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_8"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:137 %muxLogicI1_to_add31_8 = muxlogic i32 %mat_val_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_8"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:138 %muxLogicI2_to_add31_8 = muxlogic i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_8"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:220 %muxLogicI0_to_result_6 = muxlogic i32 %result_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_6"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:221 %muxLogicI1_to_result_6 = muxlogic i32 %add31_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_6"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:222 %result_6 = fadd i32 %result_5, i32 %add31_5

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:10 %store_ln69 = store i32 %add31_6, i32 %empty_194

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:10 %p_load20 = load i32 %empty_197

]]></Node>
<StgValue><ssdm name="p_load20"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:26 %select_ln53_6 = select i1 %icmp_ln63, i32 %p_load20, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_6"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:129 %add31_7 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_8, i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="add31_7"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:139 %add31_8 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_9, i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="add31_8"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32">
<![CDATA[
for.inc46:140 %muxLogicFIFOCE_to_mat_stream_read_10 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_10"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:141 %mat_stream_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_10"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:142 %mat_val_10 = bitcast i32 %mat_stream_read_10

]]></Node>
<StgValue><ssdm name="mat_val_10"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:146 %muxLogicI0_to_add31_9 = muxlogic i32 %vec_local_10_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_9"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:147 %muxLogicI1_to_add31_9 = muxlogic i32 %mat_val_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_9"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:148 %muxLogicI2_to_add31_9 = muxlogic i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_9"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:223 %muxLogicI0_to_result_7 = muxlogic i32 %result_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_7"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:224 %muxLogicI1_to_result_7 = muxlogic i32 %add31_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_7"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:225 %result_7 = fadd i32 %result_6, i32 %add31_6

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:9 %store_ln69 = store i32 %add31_7, i32 %empty_195

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:11 %p_load19 = load i32 %empty_198

]]></Node>
<StgValue><ssdm name="p_load19"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:25 %select_ln53_5 = select i1 %icmp_ln63, i32 %p_load19, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:139 %add31_8 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_9, i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="add31_8"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:149 %add31_9 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_10, i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="add31_9"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32">
<![CDATA[
for.inc46:150 %muxLogicFIFOCE_to_mat_stream_read_11 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_11"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:151 %mat_stream_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_11"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:152 %mat_val_11 = bitcast i32 %mat_stream_read_11

]]></Node>
<StgValue><ssdm name="mat_val_11"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:156 %muxLogicI0_to_add31_10 = muxlogic i32 %vec_local_11_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_10"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:157 %muxLogicI1_to_add31_10 = muxlogic i32 %mat_val_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_10"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:158 %muxLogicI2_to_add31_10 = muxlogic i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_10"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:226 %muxLogicI0_to_result_8 = muxlogic i32 %result_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_8"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:227 %muxLogicI1_to_result_8 = muxlogic i32 %add31_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_8"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:228 %result_8 = fadd i32 %result_7, i32 %add31_7

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:8 %store_ln69 = store i32 %add31_8, i32 %empty_196

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:12 %p_load18 = load i32 %empty_199

]]></Node>
<StgValue><ssdm name="p_load18"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:24 %select_ln53_4 = select i1 %icmp_ln63, i32 %p_load18, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_4"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:149 %add31_9 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_10, i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="add31_9"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:159 %add31_10 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_11, i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="add31_10"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32">
<![CDATA[
for.inc46:160 %muxLogicFIFOCE_to_mat_stream_read_12 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_12"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:161 %mat_stream_read_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_12"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:162 %mat_val_12 = bitcast i32 %mat_stream_read_12

]]></Node>
<StgValue><ssdm name="mat_val_12"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:166 %muxLogicI0_to_add31_11 = muxlogic i32 %vec_local_12_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_11"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:167 %muxLogicI1_to_add31_11 = muxlogic i32 %mat_val_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_11"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:168 %muxLogicI2_to_add31_11 = muxlogic i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_11"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:229 %muxLogicI0_to_result_9 = muxlogic i32 %result_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_9"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:230 %muxLogicI1_to_result_9 = muxlogic i32 %add31_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_9"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:231 %result_9 = fadd i32 %result_8, i32 %add31_8

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:7 %store_ln69 = store i32 %add31_9, i32 %empty_197

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:13 %p_load17 = load i32 %empty_200

]]></Node>
<StgValue><ssdm name="p_load17"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:23 %select_ln53_3 = select i1 %icmp_ln63, i32 %p_load17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:159 %add31_10 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_11, i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="add31_10"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:169 %add31_11 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_12, i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="add31_11"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32">
<![CDATA[
for.inc46:170 %muxLogicFIFOCE_to_mat_stream_read_13 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_13"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:171 %mat_stream_read_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_13"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:172 %mat_val_13 = bitcast i32 %mat_stream_read_13

]]></Node>
<StgValue><ssdm name="mat_val_13"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:176 %muxLogicI0_to_add31_12 = muxlogic i32 %vec_local_13_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_12"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:177 %muxLogicI1_to_add31_12 = muxlogic i32 %mat_val_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_12"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:178 %muxLogicI2_to_add31_12 = muxlogic i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_12"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:232 %muxLogicI0_to_result_10 = muxlogic i32 %result_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_10"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:233 %muxLogicI1_to_result_10 = muxlogic i32 %add31_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_10"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:234 %result_10 = fadd i32 %result_9, i32 %add31_9

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:6 %store_ln69 = store i32 %add31_10, i32 %empty_198

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:14 %p_load16 = load i32 %empty_201

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:22 %select_ln53_2 = select i1 %icmp_ln63, i32 %p_load16, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:169 %add31_11 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_12, i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="add31_11"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:179 %add31_12 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_13, i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="add31_12"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32">
<![CDATA[
for.inc46:180 %muxLogicFIFOCE_to_mat_stream_read_14 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_14"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:181 %mat_stream_read_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_14"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:182 %mat_val_14 = bitcast i32 %mat_stream_read_14

]]></Node>
<StgValue><ssdm name="mat_val_14"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:186 %muxLogicI0_to_add31_13 = muxlogic i32 %vec_local_14_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_13"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:187 %muxLogicI1_to_add31_13 = muxlogic i32 %mat_val_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_13"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:188 %muxLogicI2_to_add31_13 = muxlogic i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_13"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:235 %muxLogicI0_to_result_11 = muxlogic i32 %result_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_11"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:236 %muxLogicI1_to_result_11 = muxlogic i32 %add31_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_11"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:237 %result_11 = fadd i32 %result_10, i32 %add31_10

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:5 %store_ln69 = store i32 %add31_11, i32 %empty_199

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:15 %p_load = load i32 %empty_202

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:21 %select_ln53_1 = select i1 %icmp_ln63, i32 %p_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:179 %add31_12 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_13, i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="add31_12"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:189 %add31_13 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_14, i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="add31_13"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32">
<![CDATA[
for.inc46:190 %muxLogicFIFOCE_to_mat_stream_read_15 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_15"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:191 %mat_stream_read_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_15"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:192 %mat_val_15 = bitcast i32 %mat_stream_read_15

]]></Node>
<StgValue><ssdm name="mat_val_15"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:196 %muxLogicI0_to_add31_14 = muxlogic i32 %vec_local_15_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_14"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:197 %muxLogicI1_to_add31_14 = muxlogic i32 %mat_val_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_14"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:198 %muxLogicI2_to_add31_14 = muxlogic i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_14"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:238 %muxLogicI0_to_result_12 = muxlogic i32 %result_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_12"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:239 %muxLogicI1_to_result_12 = muxlogic i32 %add31_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_12"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:240 %result_12 = fadd i32 %result_11, i32 %add31_11

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:4 %store_ln69 = store i32 %add31_12, i32 %empty_200

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="367" st_id="18" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:189 %add31_13 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_14, i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="add31_13"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:199 %add31_14 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_15, i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="add31_14"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:241 %muxLogicI0_to_result_13 = muxlogic i32 %result_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_13"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:242 %muxLogicI1_to_result_13 = muxlogic i32 %add31_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_13"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:243 %result_13 = fadd i32 %result_12, i32 %add31_12

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:3 %store_ln69 = store i32 %add31_13, i32 %empty_201

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="373" st_id="19" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:199 %add31_14 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_15, i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="add31_14"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:244 %muxLogicI0_to_result_14 = muxlogic i32 %result_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_14"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:245 %muxLogicI1_to_result_14 = muxlogic i32 %add31_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_14"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:246 %result_14 = fadd i32 %result_13, i32 %add31_13

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:2 %store_ln69 = store i32 %add31_14, i32 %empty_202

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_65_5.split:18 %br_ln63 = br void %VITIS_LOOP_65_5

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_2_VITIS_LOOP_63_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46:18 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46:37 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:247 %muxLogicI0_to_result_15 = muxlogic i32 %result_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_15"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:248 %muxLogicI1_to_result_15 = muxlogic i32 %add31_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_15"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:249 %result_15 = fadd i32 %result_14, i32 %add31_14

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:250 %bitcast_ln80 = bitcast i32 %result_15

]]></Node>
<StgValue><ssdm name="bitcast_ln80"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32">
<![CDATA[
last.iter.VITIS_LOOP_65_5.split:0 %muxLogicFIFOData_to_write_ln80 = muxlogic i32 %bitcast_ln80

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln80"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
last.iter.VITIS_LOOP_65_5.split:1 %write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res_stream, i32 %bitcast_ln80

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_65_5.split:2 %br_ln63 = br void %new.latch.VITIS_LOOP_65_5.split

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
