
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.39

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency byte_controller.bit_controller.al$_DFF_PN0_/CK ^
  -0.10 target latency byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.cnt[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1   27.19    0.06    0.09    0.29 ^ hold1/Z (CLKBUF_X1)
                                         net23 (net)
                  0.06    0.00    0.29 ^ input1/A (BUF_X32)
   118  237.02    0.02    0.04    0.33 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.02    0.34 ^ byte_controller.bit_controller.cnt[4]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.34   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.67    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_4_5_0_wb_clk_i/A (CLKBUF_X3)
    11   14.34    0.01    0.05    0.10 ^ clkbuf_4_5_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_5_0_wb_clk_i (net)
                  0.01    0.00    0.10 ^ byte_controller.bit_controller.cnt[4]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.22    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.sta_condition$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.67    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_4_13_0_wb_clk_i/A (CLKBUF_X3)
    11   13.00    0.01    0.05    0.10 ^ clkbuf_4_13_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_13_0_wb_clk_i (net)
                  0.01    0.00    0.10 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CK (DFFS_X1)
     2    3.58    0.01    0.08    0.17 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/QN (DFFS_X1)
                                         _0034_ (net)
                  0.01    0.00    0.17 ^ _0927_/A2 (NOR3_X1)
     1    1.41    0.00    0.01    0.19 v _0927_/ZN (NOR3_X1)
                                         _0028_ (net)
                  0.00    0.00    0.19 v byte_controller.bit_controller.sta_condition$_DFF_PN0_/D (DFFR_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.67    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_wb_clk_i/A (CLKBUF_X3)
     8   11.83    0.01    0.04    0.10 ^ clkbuf_4_12_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_12_0_wb_clk_i (net)
                  0.01    0.00    0.10 ^ byte_controller.bit_controller.sta_condition$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.01    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: prer[5]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1   27.19    0.06    0.09    0.29 ^ hold1/Z (CLKBUF_X1)
                                         net23 (net)
                  0.06    0.00    0.29 ^ input1/A (BUF_X32)
   118  237.02    0.02    0.04    0.33 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.02    0.34 ^ prer[5]$_DFFE_PN1P_/SN (DFFS_X2)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.67    0.00    0.00    1.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    1.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    1.05 ^ clkbuf_4_4_0_wb_clk_i/A (CLKBUF_X3)
    10   13.15    0.01    0.05    1.10 ^ clkbuf_4_4_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_4_0_wb_clk_i (net)
                  0.01    0.00    1.10 ^ prer[5]$_DFFE_PN1P_/CK (DFFS_X2)
                          0.00    1.10   clock reconvergence pessimism
                          0.04    1.14   library recovery time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.67    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_4_15_0_wb_clk_i/A (CLKBUF_X3)
    10   14.66    0.01    0.05    0.10 ^ clkbuf_4_15_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_15_0_wb_clk_i (net)
                  0.01    0.00    0.10 ^ byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CK (DFFR_X1)
     1    3.30    0.01    0.09    0.19 v byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/Q (DFFR_X1)
                                         byte_controller.bit_controller.c_state[10] (net)
                  0.01    0.00    0.19 v _0879_/A (BUF_X4)
     7   21.45    0.01    0.03    0.22 v _0879_/Z (BUF_X4)
                                         _0190_ (net)
                  0.01    0.00    0.22 v _0900_/A4 (NOR4_X4)
     4   13.98    0.06    0.10    0.33 ^ _0900_/ZN (NOR4_X4)
                                         _0211_ (net)
                  0.06    0.00    0.33 ^ _1063_/A2 (NAND3_X1)
     2    3.71    0.02    0.04    0.36 v _1063_/ZN (NAND3_X1)
                                         _0350_ (net)
                  0.02    0.00    0.36 v _1073_/A4 (OR4_X2)
     6   10.23    0.02    0.12    0.49 v _1073_/ZN (OR4_X2)
                                         _0360_ (net)
                  0.02    0.00    0.49 v _1080_/B1 (OAI221_X1)
     1    1.78    0.04    0.05    0.54 ^ _1080_/ZN (OAI221_X1)
                                         _0367_ (net)
                  0.04    0.00    0.54 ^ _1081_/B3 (OAI33_X1)
     1    3.33    0.02    0.04    0.58 v _1081_/ZN (OAI33_X1)
                                         _0368_ (net)
                  0.02    0.00    0.58 v _1082_/A (BUF_X4)
     8   19.63    0.01    0.03    0.61 v _1082_/Z (BUF_X4)
                                         _0369_ (net)
                  0.01    0.00    0.61 v _1083_/A (BUF_X8)
    10   18.79    0.01    0.03    0.64 v _1083_/Z (BUF_X8)
                                         _0370_ (net)
                  0.01    0.00    0.64 v _1084_/A2 (NAND2_X1)
     1    1.95    0.01    0.02    0.65 ^ _1084_/ZN (NAND2_X1)
                                         _0371_ (net)
                  0.01    0.00    0.65 ^ _1088_/A (OAI21_X1)
     1    1.39    0.01    0.02    0.67 v _1088_/ZN (OAI21_X1)
                                         _0038_ (net)
                  0.01    0.00    0.67 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.67   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.67    0.00    0.00    1.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    1.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    1.05 ^ clkbuf_4_11_0_wb_clk_i/A (CLKBUF_X3)
    11   13.33    0.01    0.05    1.10 ^ clkbuf_4_11_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_11_0_wb_clk_i (net)
                  0.01    0.00    1.10 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.06   library setup time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: prer[5]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1   27.19    0.06    0.09    0.29 ^ hold1/Z (CLKBUF_X1)
                                         net23 (net)
                  0.06    0.00    0.29 ^ input1/A (BUF_X32)
   118  237.02    0.02    0.04    0.33 ^ input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.02    0.34 ^ prer[5]$_DFFE_PN1P_/SN (DFFS_X2)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.67    0.00    0.00    1.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    1.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    1.05 ^ clkbuf_4_4_0_wb_clk_i/A (CLKBUF_X3)
    10   13.15    0.01    0.05    1.10 ^ clkbuf_4_4_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_4_0_wb_clk_i (net)
                  0.01    0.00    1.10 ^ prer[5]$_DFFE_PN1P_/CK (DFFS_X2)
                          0.00    1.10   clock reconvergence pessimism
                          0.04    1.14   library recovery time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.67    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_4_15_0_wb_clk_i/A (CLKBUF_X3)
    10   14.66    0.01    0.05    0.10 ^ clkbuf_4_15_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_15_0_wb_clk_i (net)
                  0.01    0.00    0.10 ^ byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CK (DFFR_X1)
     1    3.30    0.01    0.09    0.19 v byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/Q (DFFR_X1)
                                         byte_controller.bit_controller.c_state[10] (net)
                  0.01    0.00    0.19 v _0879_/A (BUF_X4)
     7   21.45    0.01    0.03    0.22 v _0879_/Z (BUF_X4)
                                         _0190_ (net)
                  0.01    0.00    0.22 v _0900_/A4 (NOR4_X4)
     4   13.98    0.06    0.10    0.33 ^ _0900_/ZN (NOR4_X4)
                                         _0211_ (net)
                  0.06    0.00    0.33 ^ _1063_/A2 (NAND3_X1)
     2    3.71    0.02    0.04    0.36 v _1063_/ZN (NAND3_X1)
                                         _0350_ (net)
                  0.02    0.00    0.36 v _1073_/A4 (OR4_X2)
     6   10.23    0.02    0.12    0.49 v _1073_/ZN (OR4_X2)
                                         _0360_ (net)
                  0.02    0.00    0.49 v _1080_/B1 (OAI221_X1)
     1    1.78    0.04    0.05    0.54 ^ _1080_/ZN (OAI221_X1)
                                         _0367_ (net)
                  0.04    0.00    0.54 ^ _1081_/B3 (OAI33_X1)
     1    3.33    0.02    0.04    0.58 v _1081_/ZN (OAI33_X1)
                                         _0368_ (net)
                  0.02    0.00    0.58 v _1082_/A (BUF_X4)
     8   19.63    0.01    0.03    0.61 v _1082_/Z (BUF_X4)
                                         _0369_ (net)
                  0.01    0.00    0.61 v _1083_/A (BUF_X8)
    10   18.79    0.01    0.03    0.64 v _1083_/Z (BUF_X8)
                                         _0370_ (net)
                  0.01    0.00    0.64 v _1084_/A2 (NAND2_X1)
     1    1.95    0.01    0.02    0.65 ^ _1084_/ZN (NAND2_X1)
                                         _0371_ (net)
                  0.01    0.00    0.65 ^ _1088_/A (OAI21_X1)
     1    1.39    0.01    0.02    0.67 v _1088_/ZN (OAI21_X1)
                                         _0038_ (net)
                  0.01    0.00    0.67 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.67   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.67    0.00    0.00    1.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wb_clk_i/A (CLKBUF_X3)
    16   34.85    0.03    0.05    1.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_0_wb_clk_i (net)
                  0.03    0.00    1.05 ^ clkbuf_4_11_0_wb_clk_i/A (CLKBUF_X3)
    11   13.33    0.01    0.05    1.10 ^ clkbuf_4_11_0_wb_clk_i/Z (CLKBUF_X3)
                                         clknet_4_11_0_wb_clk_i (net)
                  0.01    0.00    1.10 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.06   library setup time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12631238996982574

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6362

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.464328765869141

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7128

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_15_0_wb_clk_i/Z (CLKBUF_X3)
   0.00    0.10 ^ byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/CK (DFFR_X1)
   0.09    0.19 v byte_controller.bit_controller.c_state[10]$_DFFE_PN0P_/Q (DFFR_X1)
   0.03    0.22 v _0879_/Z (BUF_X4)
   0.10    0.33 ^ _0900_/ZN (NOR4_X4)
   0.04    0.36 v _1063_/ZN (NAND3_X1)
   0.12    0.49 v _1073_/ZN (OR4_X2)
   0.05    0.54 ^ _1080_/ZN (OAI221_X1)
   0.04    0.58 v _1081_/ZN (OAI33_X1)
   0.03    0.61 v _1082_/Z (BUF_X4)
   0.03    0.64 v _1083_/Z (BUF_X8)
   0.02    0.65 ^ _1084_/ZN (NAND2_X1)
   0.02    0.67 v _1088_/ZN (OAI21_X1)
   0.00    0.67 v byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/D (DFFR_X1)
           0.67   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ wb_clk_i (in)
   0.05    1.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_11_0_wb_clk_i/Z (CLKBUF_X3)
   0.00    1.10 ^ byte_controller.bit_controller.c_state[0]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.06   library setup time
           1.06   data required time
---------------------------------------------------------
           1.06   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.39   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.sta_condition$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_wb_clk_i/Z (CLKBUF_X3)
   0.00    0.10 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CK (DFFS_X1)
   0.08    0.17 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/QN (DFFS_X1)
   0.01    0.19 v _0927_/ZN (NOR3_X1)
   0.00    0.19 v byte_controller.bit_controller.sta_condition$_DFF_PN0_/D (DFFR_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.05    0.05 ^ clkbuf_0_wb_clk_i/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_12_0_wb_clk_i/Z (CLKBUF_X3)
   0.00    0.10 ^ byte_controller.bit_controller.sta_condition$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.10   clock reconvergence pessimism
   0.01    0.10   library hold time
           0.10   data required time
---------------------------------------------------------
           0.10   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0990

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1001

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6723

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3908

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
58.128812

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.03e-04   2.00e-05   1.06e-05   9.33e-04  53.3%
Combinational          1.21e-04   1.40e-04   2.20e-05   2.82e-04  16.1%
Clock                  2.37e-04   2.98e-04   9.41e-07   5.36e-04  30.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-03   4.58e-04   3.36e-05   1.75e-03 100.0%
                          72.0%      26.1%       1.9%
