#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MONTREWKN78960

# Tue Mar 19 11:46:19 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\hdl\PB_Debouncer.vhdl":71:7:71:18|Top entity is set to PB_Debouncer.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Tue Mar 19 11:46:20 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v" (library MIRSLV2MIRMSTRBRIDGE_AHB_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHBtoAPB3\AHBtoAPB3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\APB3_Bus\APB3_Bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\JTAG\JTAG.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v" (library work)
@W: CG1337 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v":837:9:837:34|Net debug_1_io_ctrl_pb_haltreq is not declared.
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Timer\Timer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\fifo_256x8_g4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Top_Level\Top_Level.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Process completed successfully.
# Tue Mar 19 11:46:20 2019

###########################################################]
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v" (library MIRSLV2MIRMSTRBRIDGE_AHB_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHBtoAPB3\AHBtoAPB3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\APB3_Bus\APB3_Bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\JTAG\JTAG.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v" (library work)
@W: CG1337 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v":837:9:837:34|Net debug_1_io_ctrl_pb_haltreq is not declared.
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Timer\Timer.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\fifo_256x8_g4.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term.v" (library work)
@I::"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Top_Level\Top_Level.v" (library work)
Verilog syntax check successful!
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":23:7:23:35|Component AHB_Bus_AHB_Bus_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":21:7:21:30|Component MIRSLV2MIRMSTRBRIDGE_AHB not found in library "work" or "__hyper__lib__", but found in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1_layer0
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2_layer0
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3_layer0
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4_layer0
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":23:7:23:35|Synthesizing module AHB_Bus_AHB_Bus_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = AHB_Bus_AHB_Bus_0_CoreAHBLite_Z5_layer0
Running optimization stage 1 on AHB_Bus_AHB_Bus_0_CoreAHBLite_Z5_layer0 .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":125:19:125:26|*Output HRESP_M0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":136:19:136:26|*Output HRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":147:19:147:26|*Output HRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":158:19:158:26|*Output HRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":167:19:167:27|*Output HTRANS_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":180:19:180:27|*Output HTRANS_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":193:19:193:27|*Output HTRANS_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":206:19:206:27|*Output HTRANS_S3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":219:19:219:27|*Output HTRANS_S4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":232:19:232:27|*Output HTRANS_S5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":245:19:245:27|*Output HTRANS_S6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":258:19:258:27|*Output HTRANS_S7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":271:19:271:27|*Output HTRANS_S8 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":284:19:284:27|*Output HTRANS_S9 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":297:19:297:28|*Output HTRANS_S10 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":310:19:310:28|*Output HTRANS_S11 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":323:19:323:28|*Output HTRANS_S12 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":336:19:336:28|*Output HTRANS_S13 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":349:19:349:28|*Output HTRANS_S14 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":362:19:362:28|*Output HTRANS_S15 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":375:19:375:28|*Output HTRANS_S16 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus.v":9:7:9:13|Synthesizing module AHB_Bus in library work.
Running optimization stage 1 on AHB_Bus .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":21:7:21:30|Synthesizing module MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB.

	MSTR_DRI_UPR_4_ADDR_BITS=32'b00000000000000000000000000000001
	UPR_4_ADDR_BITS=32'b00000000000000000000000000000000
	ADDR=2'b01
	DATA=2'b10
   Generated name = MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2
Running optimization stage 1 on MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v":9:7:9:28|Synthesizing module AHB_Slave2MasterBridge in library work.
Running optimization stage 1 on AHB_Slave2MasterBridge .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_24s_0s
Running optimization stage 1 on COREAHBTOAPB3_24s_0s .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHBtoAPB3\AHBtoAPB3.v":9:7:9:15|Synthesizing module AHBtoAPB3 in library work.
Running optimization stage 1 on AHBtoAPB3 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\generic\igloo2.v":126:7:126:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6_layer0
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z6_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\APB3_Bus\APB3_Bus.v":9:7:9:14|Synthesizing module APB3_Bus in library work.
Running optimization stage 1 on APB3_Bus .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":23:7:23:38|Synthesizing module GPIO_Basic_GPIO_Basic_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000110
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b01
	IO_TYPE_5=2'b01
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b011
	IO_INT_TYPE_1=3'b011
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11111100000000000000000000000000
	IO_INT_TYPE=96'b011011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000010101010000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = GPIO_Basic_GPIO_Basic_0_CoreGPIO_Z7_layer0
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":456:15:456:26|Removing redundant assignment.
Running optimization stage 1 on GPIO_Basic_GPIO_Basic_0_CoreGPIO_Z7_layer0 .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":184:26:184:28|*Output INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":187:26:187:33|*Output GPIO_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg_45[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[5].gpin3_42[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[5].gpin1_42[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[5].gpin2_42[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg_39[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[4].gpin3_35[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[4].gpin1_35[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[4].gpin2_35[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg_33[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3_28[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1_28[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2_28[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg_27[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3_21[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1_21[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2_21[2]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic.v":9:7:9:16|Synthesizing module GPIO_Basic in library work.
Running optimization stage 1 on GPIO_Basic .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z8_layer0
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\generic\igloo2.v":687:7:687:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v":39:7:39:33|Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":147:8:147:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":154:8:154:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":161:8:161:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":168:8:168:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":219:28:219:35|Removing wire URSTBInt, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v":220:28:220:38|Removing wire URSTBInvInt, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z8_layer0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\JTAG\JTAG.v":9:7:9:10|Synthesizing module JTAG in library work.
Running optimization stage 1 on JTAG .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v":64:7:64:57|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v":64:7:64:64|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":64:7:64:66|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":161:13:161:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":163:13:163:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":64:7:64:54|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":64:7:64:56|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":64:7:64:56|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":64:7:64:56|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:83|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:95|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:88|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:88|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":64:7:64:56|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library work.
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":64:7:64:72|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":157:13:157:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":746:10:746:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":64:7:64:71|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":103:13:103:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":105:13:105:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":111:13:111:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":302:10:302:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v":64:7:64:88|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v":64:7:64:64|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":64:7:64:69|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":131:13:131:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":133:13:133:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":512:10:512:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:86|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":64:7:64:57|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":64:7:64:59|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:94|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":156:13:156:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":158:13:158:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":160:13:160:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:99|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:90|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v":64:7:64:63|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":64:7:64:66|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":64:7:64:71|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v":64:7:64:57|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":64:7:64:62|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v":64:7:64:57|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":64:7:64:60|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL168 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2014:59:2014:90|Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":64:7:64:81|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v":64:7:64:64|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":64:7:64:64|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":64:7:64:64|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v":64:7:64:75|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v":64:7:64:74|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":64:7:64:78|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v":64:7:64:73|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:92|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:92|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v":64:7:64:65|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:92|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":64:7:64:78|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":64:7:64:65|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
@W: CL168 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":206:71:206:114|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v":64:7:64:81|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":64:7:64:69|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v":64:7:64:84|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":64:7:64:78|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":64:7:64:78|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":206:71:206:114|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":64:7:64:69|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v":64:7:64:79|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v":64:7:64:78|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":64:7:64:67|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":184:71:184:114|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v":64:7:64:72|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v":64:7:64:84|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:69|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG in library work.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":138:8:138:30|Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":64:7:64:70|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v":64:7:64:66|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v":64:7:64:56|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER .......
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":64:7:64:62|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT in library work.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":106:21:106:38|Found RAM ram, depth=128, width=21
@N: CG364 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v":64:7:64:58|Synthesizing module MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY in library work.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
@W: CL271 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit _T_948 is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_uncorrectable_errors is always 0.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":107:21:107:38|Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":107:21:107:38|Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
@W: CL271 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":407:2:407:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":407:2:407:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":407:2:407:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1398:2:1398:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@N: CL189 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2498:2:2498:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET .......
@W: CL168 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":1488:106:1488:138|Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":253:2:253:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":460:2:460:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":459:2:459:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":375:2:375:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
@W: CG532 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v":1835:2:1835:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	EXT_HALT=32'b00000000000000000000000000000000
	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Removing wire ICACHE_SEC, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Removing wire ICACHE_DED, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Removing wire DCACHE_SEC, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Removing wire DCACHE_DED, as there is no assignment to it.
@W: CG360 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Removing wire DRV_TDO, as there is no assignment to it.
Running optimization stage 1 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|*Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|*Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|*Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|*Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MiV_Core32 .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on CCC .......
Running optimization stage 1 on MSS_SubSystem_sb_CCC_0_FCCC .......

	DATA_LOCATION=32'b00000000000000111110100000000000
	ADDR_SYSREG_SOFT_RESET=32'b01000000000000111000000001001000
	ADDR_SYSREG_ENVM_BUSY=32'b01000000000000111000000101011000
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
	S7=32'b00000000000000000000000000000111
	S8=32'b00000000000000000000000000001000
	S9=32'b00000000000000000000000000001001
	S10=32'b00000000000000000000000000001010
	S11=32'b00000000000000000000000000001011
	S12=32'b00000000000000000000000000001100
	S13=32'b00000000000000000000000000001101
	S14=32'b00000000000000000000000000001110
	S15=32'b00000000000000000000000000001111
	S16=32'b00000000000000000000000000010000
	S17=32'b00000000000000000000000000010001
	S18=32'b00000000000000000000000000010010
	S19=32'b00000000000000000000000000010011
	S20=32'b00000000000000000000000000010100
	S21=32'b00000000000000000000000000010101
	S22=32'b00000000000000000000000000010110
	P0=32'b00000000000000000000000000100000
	P1=32'b00000000000000000000000000100001
	P2=32'b00000000000000000000000000100010
	P3=32'b00000000000000000000000000100011
	P4=32'b00000000000000000000000000100100
	P5=32'b00000000000000000000000000100101
	P6=32'b00000000000000000000000000100110
	OP_COPY=7'b0000000
	OP_POLL=7'b0000010
	OP_LOAD=7'b0000011
	OP_STORE=7'b0000100
	OP_AND=7'b0000101
	OP_OR=7'b0000110
   Generated name = CoreConfigMaster_Z9_layer0
Running optimization stage 1 on CoreConfigMaster_Z9_layer0 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z10_layer0
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z10_layer0 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z11_layer0
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z11_layer0 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s .......

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b1
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b10000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z12_layer0
Running optimization stage 1 on CoreAHBLite_Z12_layer0 .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":125:19:125:26|*Output HRESP_M0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":136:19:136:26|*Output HRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":147:19:147:26|*Output HRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":158:19:158:26|*Output HRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":167:19:167:27|*Output HTRANS_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":180:19:180:27|*Output HTRANS_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":193:19:193:27|*Output HTRANS_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":206:19:206:27|*Output HTRANS_S3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":219:19:219:27|*Output HTRANS_S4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":232:19:232:27|*Output HTRANS_S5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":245:19:245:27|*Output HTRANS_S6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":258:19:258:27|*Output HTRANS_S7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":271:19:271:27|*Output HTRANS_S8 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":284:19:284:27|*Output HTRANS_S9 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":297:19:297:28|*Output HTRANS_S10 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":310:19:310:28|*Output HTRANS_S11 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":323:19:323:28|*Output HTRANS_S12 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":336:19:336:28|*Output HTRANS_S13 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":349:19:349:28|*Output HTRANS_S14 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":362:19:362:28|*Output HTRANS_S15 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":375:19:375:28|*Output HTRANS_S16 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z13_layer0
Running optimization stage 1 on CoreConfigP_Z13_layer0 .......

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z14_layer0
Running optimization stage 1 on CoreResetP_Z14_layer0 .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":58:7:58:12|*Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":17:7:17:12|*Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MSS_SubSystem_sb_FABOSC_0_OSC .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on OUTBUF .......
Running optimization stage 1 on OUTBUF_DIFF .......
Running optimization stage 1 on BIBUF .......
Running optimization stage 1 on BIBUF_DIFF .......
Running optimization stage 1 on INBUF .......
Running optimization stage 1 on MSS_025 .......
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1172:7:1172:29|*Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1173:7:1173:29|*Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1174:7:1174:30|*Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1175:7:1175:30|*Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1176:7:1176:29|*Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1177:7:1177:29|*Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1178:7:1178:20|*Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1179:7:1179:15|*Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1180:7:1180:21|*Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1181:13:1181:22|*Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1182:14:1182:24|*Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1183:7:1183:20|*Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1184:7:1184:16|*Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1185:14:1185:23|*Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1186:7:1186:18|*Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1187:7:1187:15|*Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1188:13:1188:22|*Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1189:7:1189:18|*Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1190:14:1190:24|*Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1191:7:1191:17|*Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1192:7:1192:18|*Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1193:7:1193:21|*Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1194:7:1194:20|*Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1195:7:1195:20|*Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1196:7:1196:17|*Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1197:7:1197:18|*Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1198:13:1198:22|*Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1199:7:1199:18|*Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1200:7:1200:17|*Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1201:7:1201:17|*Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1202:13:1202:24|*Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1203:7:1203:23|*Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1204:13:1204:23|*Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1205:13:1205:24|*Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1206:7:1206:20|*Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1207:13:1207:26|*Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1208:13:1208:26|*Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1209:7:1209:18|*Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1210:7:1210:13|*Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1211:14:1211:26|*Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1212:7:1212:13|*Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1213:7:1213:14|*Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1214:7:1214:29|*Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1215:7:1215:29|*Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v":1216:7:1216:29|*Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MSS_SubSystem_sb_HPMS .......
Running optimization stage 1 on SYSRESET .......
Running optimization stage 1 on MSS_SubSystem_sb .......

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_24s_0s
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_24s_0s .......
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on Timer .......

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_Term_UART_Term_0_Clock_gen_0s_0s
Running optimization stage 1 on UART_Term_UART_Term_0_Clock_gen_0s_0s .......

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_Term_UART_Term_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on UART_Term_UART_Term_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_Term_UART_Term_0_COREUART_0s_0s_0s_24s_0s_0s
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
Running optimization stage 1 on UART_Term_UART_Term_0_COREUART_0s_0s_0s_24s_0s_0s .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.

	FAMILY=32'b00000000000000000000000000011000
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_Term_UART_Term_0_CoreUARTapb_Z15_layer0
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
Running optimization stage 1 on UART_Term_UART_Term_0_CoreUARTapb_Z15_layer0 .......
Running optimization stage 1 on UART_Term .......
@N: CG794 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\Top_Level\Top_Level.v":705:13:705:26|Using module PB_Debouncer from library work
Running optimization stage 1 on Top_Level .......
Running optimization stage 2 on Top_Level .......
Running optimization stage 2 on UART_Term .......
Running optimization stage 2 on UART_Term_UART_Term_0_CoreUARTapb_Z15_layer0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART_Term_UART_Term_0_COREUART_0s_0s_0s_24s_0s_0s .......
Running optimization stage 2 on UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on UART_Term_UART_Term_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
Running optimization stage 2 on UART_Term_UART_Term_0_Clock_gen_0s_0s .......
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\UART_Term\UART_Term_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on Timer .......
Running optimization stage 2 on CoreTimer_32s_1s_24s_0s .......
Running optimization stage 2 on MSS_SubSystem_sb .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on MSS_SubSystem_sb_HPMS .......
@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v":93:14:93:31|Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused

Running optimization stage 2 on MSS_025 .......
Running optimization stage 2 on INBUF .......
Running optimization stage 2 on BIBUF_DIFF .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on OUTBUF_DIFF .......
Running optimization stage 2 on OUTBUF .......
Running optimization stage 2 on MSS_SubSystem_sb_FABOSC_0_OSC .......
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on CoreResetP_Z14_layer0 .......
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
Running optimization stage 2 on CoreConfigP_Z13_layer0 .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v":447:4:447:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBLite_Z12_layer0 .......
@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s .......
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z11_layer0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z10_layer0 .......
Running optimization stage 2 on CoreConfigMaster_Z9_layer0 .......
@W: CL190 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 29 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   100000
   100001
   100010
   100011
   100100
   100101
   100110
Running optimization stage 2 on MSS_SubSystem_sb_CCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on MiV_Core32 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":70:16:70:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@W: CL260 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Running optimization stage 2 on JTAG .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z8_layer0 .......
Running optimization stage 2 on GPIO_Basic .......
Running optimization stage 2 on GPIO_Basic_GPIO_Basic_0_CoreGPIO_Z7_layer0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 6 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\GPIO_Basic\GPIO_Basic_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input port bits 5 to 2 of GPIO_IN[5:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on APB3_Bus .......
Running optimization stage 2 on CoreAPB3_Z6_layer0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on AHBtoAPB3 .......
Running optimization stage 2 on COREAHBTOAPB3_24s_0s .......
@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on AHB_Slave2MasterBridge .......
Running optimization stage 2 on MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2 .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 2 reachable states with original encodings of:
   01
   10
Running optimization stage 2 on AHB_Bus .......
Running optimization stage 2 on AHB_Bus_AHB_Bus_0_CoreAHBLite_Z5_layer0 .......
@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\work\AHB_Bus\AHB_Bus_0\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4_layer0 .......
@N: CL201 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3_layer0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2_layer0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0 .......
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1_layer0 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 187MB peak: 227MB)


Process completed successfully.
# Tue Mar 19 11:46:31 2019

###########################################################]
@N:"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\hdl\PB_Debouncer.vhdl":71:7:71:18|Top entity is set to PB_Debouncer.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.0\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\hdl\PB_Debouncer.vhdl":71:7:71:18|Synthesizing work.pb_debouncer.behavioral.
@N: CD233 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\hdl\PB_Debouncer.vhdl":80:18:80:19|Using sequential encoding for type state_type.
@N: CD604 :"D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\hdl\PB_Debouncer.vhdl":106:8:106:21|OTHERS clause is not synthesized.
Post processing for work.pb_debouncer.behavioral
Running optimization stage 1 on PB_Debouncer .......
Running optimization stage 2 on PB_Debouncer .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Tue Mar 19 11:46:31 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 19 11:46:32 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 3MB peak: 5MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Tue Mar 19 11:46:32 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Database state : D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 19 11:46:34 2019

###########################################################]
Premap Report

# Tue Mar 19 11:46:34 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt 
Printing clock  summary report in "D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 177MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 177MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 180MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 182MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3626:2:3626:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_16 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":168:71:168:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":183:71:183:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":151:71:151:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":183:71:183:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":168:71:168:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":161:71:161:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_layer0_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2022:59:2022:72|Removing instance LevelGateway_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2030:59:2030:72|Removing instance LevelGateway_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2038:59:2038:72|Removing instance LevelGateway_3 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2046:59:2046:72|Removing instance LevelGateway_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2054:59:2054:72|Removing instance LevelGateway_5 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2062:59:2062:72|Removing instance LevelGateway_6 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2070:59:2070:72|Removing instance LevelGateway_7 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2078:59:2078:72|Removing instance LevelGateway_8 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2086:59:2086:72|Removing instance LevelGateway_9 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2094:59:2094:73|Removing instance LevelGateway_10 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2102:59:2102:73|Removing instance LevelGateway_11 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2110:59:2110:73|Removing instance LevelGateway_12 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2118:59:2118:73|Removing instance LevelGateway_13 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2126:59:2126:73|Removing instance LevelGateway_14 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2134:59:2134:73|Removing instance LevelGateway_15 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2142:59:2142:73|Removing instance LevelGateway_16 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2150:59:2150:73|Removing instance LevelGateway_17 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2158:59:2158:73|Removing instance LevelGateway_18 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2166:59:2166:73|Removing instance LevelGateway_19 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2174:59:2174:73|Removing instance LevelGateway_20 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2182:59:2182:73|Removing instance LevelGateway_21 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2190:59:2190:73|Removing instance LevelGateway_22 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2198:59:2198:73|Removing instance LevelGateway_23 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2206:59:2206:73|Removing instance LevelGateway_24 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2214:59:2214:73|Removing instance LevelGateway_25 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2222:59:2222:73|Removing instance LevelGateway_26 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2230:59:2230:73|Removing instance LevelGateway_27 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":298:54:298:79|Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":270:54:270:60|Removing instance Queue_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":235:54:235:54|Removing instance c (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z11_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z11_layer0_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4_3(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en_1 (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Removing sequential instance value_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v":123:65:123:71|Removing instance tdoeReg (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":84:2:84:7|Removing sequential instance reg\$(in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_5(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_4(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_4(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing sequential instance ram_sink (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance grantInProgress (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist Top_Level

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 219MB peak: 222MB)



Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                               Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                                    
0 -       MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     5933 
                                                                                                                                                    
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                    100.0 MHz     10.000        inferred     Inferred_clkgroup_4     363  
                                                                                                                                                    
0 -       MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_1     109  
                                                                                                                                                    
0 -       MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     31   
====================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                                                Clock Pin                                                                                                                              Non-clock Pin     Non-clock Pin                                                                                  
Clock                                                               Load      Pin                                                                                   Seq Example                                                                                                                            Seq Example       Comb Example                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              0         -                                                                                     -                                                                                                                                      -                 -                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                            
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock                  5933      MSS_SubSystem_sb_0.CCC_0.CCC_INST.GL0(CCC)                                            PB_Debouncer_0.DPB.C                                                                                                                   -                 MSS_SubSystem_sb_0.CCC_0.GL0_INST.I(BUFG)                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                            
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                    363       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)           MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                            
MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock               109       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_MDDR_APB                                                                 -                 MSS_SubSystem_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)                                
                                                                                                                                                                                                                                                                                                                                                                                                                            
MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     31        MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                   MSS_SubSystem_sb_0.CORERESETP_0.count_ddr_enable_q1.C                                                                                  -                 MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)                         
============================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Found inferred clock MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 5933 sequential elements including AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Found inferred clock MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found inferred clock MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 31 sequential elements including MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug_uj_jtag.v":195:0:195:5|Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 222MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_3(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\work\libero\igl2_miv_freertos_demo\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z9_layer0(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_5(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z13_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z14_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine xmit_state[5:0] (in view: work.UART_Term_UART_Term_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 218MB peak: 235MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 220MB peak: 235MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 109MB peak: 235MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Mar 19 11:46:38 2019

###########################################################]
Map & Optimize Report

# Tue Mar 19 11:46:39 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.0\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)

@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z8_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MiV_Core32(verilog)) on net DRV_TDO (in view: work.MiV_Core32(verilog)) has its enable tied to GND.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif3_core_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core_q1 because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif3_core_clk_base because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif2_core_clk_base because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif1_core_clk_base because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.release_sdif0_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Boundary register _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Boundary register _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 187MB)

@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_1.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_3(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\work\libero\igl2_miv_freertos_demo\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Boundary register s1_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.MSS_SubSystem_sb(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z9_layer0(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Found counter in view:work.CoreConfigMaster_Z9_layer0(verilog) instance pause_count[4:0] 
@N: MF179 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":573:21:573:46|Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z9_layer0(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_layer0_5(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z14_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z14_layer0(verilog) instance count_ddr[13:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 
@N: MO231 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_Term_UART_Term_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.UART_Term_UART_Term_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_Term_UART_Term_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\uart_term\uart_term_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance UART_Term_0.UART_Term_0.uUART.make_RX.last_bit[2] because it is equivalent to instance UART_Term_0.UART_Term_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 229MB)

@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Boundary register s2_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Boundary register debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 304MB peak: 304MB)

@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.masterDataInProg[3] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.masterDataInProg[2] because it is equivalent to instance AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_8.masterDataInProg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Boundary register MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.Top_Level(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Boundary register MiV_Core32_0.MiV_Core32_0.ChiselTop0.error._T_387_0 (in view: work.Top_Level(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 321MB peak: 337MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 321MB peak: 337MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 269MB peak: 337MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 274MB peak: 337MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 287MB peak: 337MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 282MB peak: 337MB)

@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Boundary register MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.Top_Level(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Boundary register MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.Top_Level(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Boundary register MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.Top_Level(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:45s; Memory used current: 282MB peak: 337MB)


Finished technology mapping (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 314MB peak: 360MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:53s		   -10.95ns		13291 /      6306
   2		0h:00m:54s		   -10.85ns		12275 /      6306
   3		0h:00m:54s		   -10.85ns		12275 /      6306
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":584:20:584:46|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_518_0_3 (in view: work.Top_Level(verilog)) with 60 loads 1 time to improve timing.
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1775:21:1775:50|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s0_clk_en (in view: work.Top_Level(verilog)) with 51 loads 3 times to improve timing.
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":235:18:235:34|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer.un1_m3 (in view: work.Top_Level(verilog)) with 71 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:01m:00s		    -9.68ns		12335 /      6306
   5		0h:01m:01s		    -9.37ns		12336 /      6306
   6		0h:01m:01s		    -8.88ns		12340 /      6306
   7		0h:01m:01s		    -8.66ns		12343 /      6306
   8		0h:01m:01s		    -8.18ns		12345 /      6306
   9		0h:01m:01s		    -7.96ns		12348 /      6306
  10		0h:01m:01s		    -8.48ns		12349 /      6306
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":584:20:584:46|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_436 (in view: work.Top_Level(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v":1564:78:1564:82|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.time\$lde (in view: work.Top_Level(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":443:18:443:34|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint._T_448 (in view: work.Top_Level(verilog)) with 68 loads 3 times to improve timing.
@N: FX271 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":120:60:120:69|Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.m17_m7_0 (in view: work.Top_Level(verilog)) with 62 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 11 LUTs via timing driven replication


  11		0h:01m:02s		    -8.02ns		12351 /      6306
  12		0h:01m:02s		    -8.17ns		12353 /      6306
@N: FP130 |Promoting Net MSS_SubSystem_sb_0_INIT_DONE on CLKINT  I_2742 
@N: FP130 |Promoting Net un1_MSS_SubSystem_sb_0 on CLKINT  I_2743 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_2744 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2745 
@N: FP130 |Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.AsyncResetSynchronizerShiftReg_w1_d3_i0_io_q on CLKINT  I_2746 
@N: FP130 |Promoting Net JTAG_0.JTAG_0.iURSTB on CLKINT  I_2747 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2748 
@N: FP130 |Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner_io_innerCtrl_sink_reset_n_i on CLKINT  I_2749 
@N: FP130 |Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_2750 
@N: FP130 |Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_2751 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 326MB peak: 360MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 337MB peak: 360MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 6293 clock pin(s) of sequential element(s)
0 instances converted, 6293 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                                    Drive Element Type     Fanout     Sample Instance                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
======================================================================================================================================================================
=================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================
Clock Tree ID     Driving Element                                               Drive Element Type     Fanout     Sample Instance                                                Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MSS_SubSystem_sb_0.CCC_0.CCC_INST                             CCC                    5901       MSS_SubSystem_sb_0.CORERESETP_0.sdif3_spll_lock_q1             Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_025                75         MSS_SubSystem_sb_0.CORECONFIGP_0.INIT_DONE_q2                  No generated or derived clock directive on output of sequential instance                                      
@K:CKID0003       MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                  RCOSC_25_50MHZ         20         MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]                  Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK           CFG4                   297        MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
===============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 233MB peak: 360MB)

Writing Analyst data base D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 295MB peak: 360MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 287MB peak: 360MB)


Start final timing analysis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 285MB peak: 360MB)

@W: MT246 :"d:\work\libero\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\ccc_0\mss_subsystem_sb_ccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MSS_SubSystem_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.FIC_2_APB_M_PCLK.
@W: MT420 |Found inferred clock MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MSS_SubSystem_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 19 11:47:55 2019
#


Top view:               Top_Level
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.475

                                                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                    100.0 MHz     89.6 MHz      10.000        11.161        -0.581     inferred     Inferred_clkgroup_4
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     60.7 MHz      10.000        16.475        -6.475     inferred     Inferred_clkgroup_0
MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     452.7 MHz     10.000        2.209         7.791      inferred     Inferred_clkgroup_2
MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock               100.0 MHz     131.8 MHz     10.000        7.585         1.208      inferred     Inferred_clkgroup_1
System                                                              100.0 MHz     154.2 MHz     10.000        6.485         3.515      system       system_clkgroup    
=======================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 |  10.000      3.515   |  No paths    -      |  10.000      6.623   |  No paths    -     
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               |  10.000      -6.475  |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock            |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock            MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock            |  10.000      3.373   |  No paths    -      |  5.000       2.968   |  5.000       1.208 
MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  10.000      7.791   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 System                                                           |  10.000      8.362   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock                 |  10.000      2.660   |  10.000      5.714  |  5.000       -0.157  |  5.000       -0.581
===========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                                                             Arrival           
Instance                                                                                           Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                   Clock                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.581
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.532
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.337
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.229
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       -0.157
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.106
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       -0.086
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.108       0.063 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.108       0.117 
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                   COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.108       0.212 
==========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                                                 Required           
Instance                                                                                                                                          Reference                                            Type     Pin     Net                Time         Slack 
                                                                                                                                                  Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]                                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     N_4965_i           4.662        -0.581
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1]                                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     N_4965_i           4.662        -0.581
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]                                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      _T_26_RNIK6B41     4.662        -0.554
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1]                                                                     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      _T_26_RNIK6B41     4.662        -0.554
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[5]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[6]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid              4.662        -0.236
==============================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.243
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                5
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                         Net      -        -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     B        In      -         0.357       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     Y        Out     0.148     0.505       -         
_T_205_0_a2_1                                                                                      Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     B        In      -         1.251       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     Y        Out     0.165     1.415       -         
_T_205                                                                                             Net      -        -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     C        In      -         2.517       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     Y        Out     0.203     2.720       -         
dmOuter_io_innerCtrl_valid                                                                         Net      -        -       1.233     -           36        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     C        In      -         3.953       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     Y        Out     0.203     4.156       -         
q_RNI2V6N                                                                                          Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     A        In      -         4.653       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     Y        Out     0.100     4.753       -         
N_4965_i                                                                                           Net      -        -       0.490     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]                      SLE      SLn      In      -         5.243       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 5.581 is 1.265(22.7%) logic and 4.315(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.243
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                5
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                         Net      -        -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     B        In      -         0.357       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     Y        Out     0.148     0.505       -         
_T_205_0_a2_1                                                                                      Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     B        In      -         1.251       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     Y        Out     0.165     1.415       -         
_T_205                                                                                             Net      -        -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     C        In      -         2.517       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     Y        Out     0.203     2.720       -         
dmOuter_io_innerCtrl_valid                                                                         Net      -        -       1.233     -           36        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     C        In      -         3.953       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     Y        Out     0.203     4.156       -         
q_RNI2V6N                                                                                          Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     A        In      -         4.653       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     Y        Out     0.100     4.753       -         
N_4965_i                                                                                           Net      -        -       0.490     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1]                      SLE      SLn      In      -         5.243       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 5.581 is 1.265(22.7%) logic and 4.315(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.195
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[1]                                                         Net      -        -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     A        In      -         0.357       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     Y        Out     0.100     0.457       -         
_T_205_0_a2_1                                                                                      Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     B        In      -         1.202       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     Y        Out     0.165     1.367       -         
_T_205                                                                                             Net      -        -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     C        In      -         2.469       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     Y        Out     0.203     2.672       -         
dmOuter_io_innerCtrl_valid                                                                         Net      -        -       1.233     -           36        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     C        In      -         3.905       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     Y        Out     0.203     4.108       -         
q_RNI2V6N                                                                                          Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     A        In      -         4.605       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     Y        Out     0.100     4.705       -         
N_4965_i                                                                                           Net      -        -       0.490     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]                      SLE      SLn      In      -         5.195       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 5.532 is 1.217(22.0%) logic and 4.315(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.195
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[1]                                                         Net      -        -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     A        In      -         0.357       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2_0_0                                           CFG2     Y        Out     0.100     0.457       -         
_T_205_0_a2_1                                                                                      Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     B        In      -         1.202       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     Y        Out     0.165     1.367       -         
_T_205                                                                                             Net      -        -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     C        In      -         2.469       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     Y        Out     0.203     2.672       -         
dmOuter_io_innerCtrl_valid                                                                         Net      -        -       1.233     -           36        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     C        In      -         3.905       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     Y        Out     0.203     4.108       -         
q_RNI2V6N                                                                                          Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     A        In      -         4.605       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     Y        Out     0.100     4.705       -         
N_4965_i                                                                                           Net      -        -       0.490     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[1]                      SLE      SLn      In      -         5.195       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 5.532 is 1.217(22.0%) logic and 4.315(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      4.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.337

    Number of logic level(s):                4
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                         Net      -        -       0.745     -           3         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     D        In      -         0.854       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm._T_205_0_a2                                               CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                             Net      -        -       1.102     -           11        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     C        In      -         2.273       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.io_innerCtrl_valid_0_a2_0_a2          CFG4     Y        Out     0.203     2.476       -         
dmOuter_io_innerCtrl_valid                                                                         Net      -        -       1.233     -           36        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     C        In      -         3.709       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N             CFG4     Y        Out     0.203     3.912       -         
q_RNI2V6N                                                                                          Net      -        -       0.497     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     A        In      -         4.409       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q_RNI2V6N_0           CFG1     Y        Out     0.100     4.509       -         
N_4965_i                                                                                           Net      -        -       0.490     -           2         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]                      SLE      SLn      In      -         4.999       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 5.337 is 1.270(23.8%) logic and 4.067(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                  Starting                                                                                  Arrival           
Instance                                                                                          Reference                                              Type     Pin     Net               Time        Slack 
                                                                                                  Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                          MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       _T_167_full       0.087       -6.475
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       value_1           0.108       -6.260
MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.value_1                MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       value_1           0.108       -6.231
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                  MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[0]     0.108       -6.168
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd[4]                                    MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[4]     0.087       -6.160
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                      MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       value_1           0.108       -6.122
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_send                                          MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       _T_167_send       0.108       -5.932
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                  MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[1]     0.108       -5.788
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_write                                         MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       _T_167_write      0.108       -5.768
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                                  MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[2]     0.108       -5.734
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                                                      Required           
Instance                                                      Reference                                              Type        Pin                Net                                     Time         Slack 
                                                              Clock                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[13]     CoreAHBLite_0_AHBmslave16_HADDR[13]     8.852        -6.475
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[15]     N_1035_i                                8.853        -6.474
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     9.274        -6.428
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[14]     CoreAHBLite_0_AHBmslave16_HADDR[14]     8.967        -6.360
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[12]     N_271_i                                 8.949        -6.359
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[9]      N_265_i                                 8.952        -6.356
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[16]     CoreAHBLite_0_AHBmslave16_HADDR[16]     8.978        -6.349
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[8]      N_263_i                                 8.979        -6.329
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[11]     N_269_i                                 8.980        -6.328
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[7]      N_261_i                                 8.994        -6.314
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.148
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.852

    - Propagation time:                      15.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.475

    Number of logic level(s):                11
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[13]
    The start point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                              SLE         Q                  Out     0.087     0.087       -         
_T_167_full                                                                                                           Net         -                  -       1.421     -           45        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                        CFG4        D                  In      -         1.509       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                        CFG4        Y                  Out     0.326     1.835       -         
_T_1                                                                                                                  Net         -                  -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                       CFG4        D                  In      -         2.084       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                       CFG4        Y                  Out     0.288     2.372       -         
_T_244                                                                                                                Net         -                  -       1.432     -           46        
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                      CFG4        B                  In      -         3.804       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                      CFG4        Y                  Out     0.165     3.968       -         
PREGATEDHADDR_1[28]                                                                                                   Net         -                  -       0.248     -           1         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                    CFG3        C                  In      -         4.217       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                    CFG3        Y                  Out     0.223     4.440       -         
M0GATEDHADDR[28]                                                                                                      Net         -                  -       1.102     -           11        
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                              CFG4        D                  In      -         5.542       -         
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                              CFG4        Y                  Out     0.326     5.868       -         
m0s6AddrSel                                                                                                           Net         -                  -       1.017     -           9         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                  CFG4        D                  In      -         6.885       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                  CFG4        Y                  Out     0.288     7.173       -         
masterAddrInProg[0]                                                                                                   Net         -                  -       1.242     -           27        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                        CFG4        B                  In      -         8.415       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                        CFG4        Y                  Out     0.164     8.579       -         
driveMaster4                                                                                                          Net         -                  -       1.233     -           26        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                    CFG4        D                  In      -         9.812       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                    CFG4        Y                  Out     0.288     10.100      -         
M1GATEDHADDR[28]                                                                                                      Net         -                  -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                    CFG2        A                  In      -         11.077      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                    CFG2        Y                  Out     0.100     11.177      -         
N_810                                                                                                                 Net         -                  -       1.102     -           11        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]     CFG4        C                  In      -         12.279      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]     CFG4        Y                  Out     0.226     12.504      -         
masterAddrInProg[0]                                                                                                   Net         -                  -       1.380     -           41        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0[13]                                               CFG4        D                  In      -         13.884      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0[13]                                               CFG4        Y                  Out     0.326     14.210      -         
CoreAHBLite_0_AHBmslave16_HADDR[13]                                                                                   Net         -                  -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                             MSS_025     F_FM0_ADDR[13]     In      -         15.327      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.475 is 3.955(24.0%) logic and 12.521(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            1.147
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.853

    - Propagation time:                      15.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.474

    Number of logic level(s):                11
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[15]
    The start point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                                                     Pin                Pin               Arrival     No. of    
Name                                                                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                               SLE         Q                  Out     0.087     0.087       -         
_T_167_full                                                                                                            Net         -                  -       1.421     -           45        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        D                  In      -         1.509       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        Y                  Out     0.326     1.835       -         
_T_1                                                                                                                   Net         -                  -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        D                  In      -         2.084       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        Y                  Out     0.288     2.372       -         
_T_244                                                                                                                 Net         -                  -       1.432     -           46        
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        B                  In      -         3.804       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        Y                  Out     0.165     3.968       -         
PREGATEDHADDR_1[28]                                                                                                    Net         -                  -       0.248     -           1         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        C                  In      -         4.217       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        Y                  Out     0.223     4.440       -         
M0GATEDHADDR[28]                                                                                                       Net         -                  -       1.102     -           11        
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        D                  In      -         5.542       -         
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        Y                  Out     0.326     5.868       -         
m0s6AddrSel                                                                                                            Net         -                  -       1.017     -           9         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        D                  In      -         6.885       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        Y                  Out     0.288     7.173       -         
masterAddrInProg[0]                                                                                                    Net         -                  -       1.242     -           27        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        B                  In      -         8.415       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        Y                  Out     0.164     8.579       -         
driveMaster4                                                                                                           Net         -                  -       1.233     -           26        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        D                  In      -         9.812       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        Y                  Out     0.288     10.100      -         
M1GATEDHADDR[28]                                                                                                       Net         -                  -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        A                  In      -         11.077      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        Y                  Out     0.100     11.177      -         
N_810                                                                                                                  Net         -                  -       1.102     -           11        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]      CFG4        C                  In      -         12.279      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]      CFG4        Y                  Out     0.226     12.504      -         
masterAddrInProg[0]                                                                                                    Net         -                  -       1.380     -           41        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNI2RPI2[5]     CFG4        D                  In      -         13.884      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNI2RPI2[5]     CFG4        Y                  Out     0.326     14.210      -         
N_1035_i                                                                                                               Net         -                  -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                              MSS_025     F_FM0_ADDR[15]     In      -         15.327      -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.474 is 3.954(24.0%) logic and 12.521(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.274

    - Propagation time:                      15.701
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.428

    Number of logic level(s):                12
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                                                    Pin              Pin               Arrival     No. of    
Name                                                                                                                  Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                              SLE         Q                Out     0.087     0.087       -         
_T_167_full                                                                                                           Net         -                -       1.421     -           45        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                        CFG4        D                In      -         1.509       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                        CFG4        Y                Out     0.326     1.835       -         
_T_1                                                                                                                  Net         -                -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                       CFG4        D                In      -         2.084       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                       CFG4        Y                Out     0.288     2.372       -         
_T_244                                                                                                                Net         -                -       1.432     -           46        
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                      CFG4        B                In      -         3.804       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                      CFG4        Y                Out     0.165     3.968       -         
PREGATEDHADDR_1[28]                                                                                                   Net         -                -       0.248     -           1         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                    CFG3        C                In      -         4.217       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                    CFG3        Y                Out     0.223     4.440       -         
M0GATEDHADDR[28]                                                                                                      Net         -                -       1.102     -           11        
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                              CFG4        D                In      -         5.542       -         
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                              CFG4        Y                Out     0.326     5.868       -         
m0s6AddrSel                                                                                                           Net         -                -       1.017     -           9         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                  CFG4        D                In      -         6.885       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                  CFG4        Y                Out     0.288     7.173       -         
masterAddrInProg[0]                                                                                                   Net         -                -       1.242     -           27        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                        CFG4        B                In      -         8.415       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                        CFG4        Y                Out     0.164     8.579       -         
driveMaster4                                                                                                          Net         -                -       1.233     -           26        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                    CFG4        D                In      -         9.812       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                    CFG4        Y                Out     0.288     10.100      -         
M1GATEDHADDR[28]                                                                                                      Net         -                -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                    CFG2        A                In      -         11.077      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                    CFG2        Y                Out     0.100     11.177      -         
N_810                                                                                                                 Net         -                -       1.102     -           11        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]     CFG4        C                In      -         12.279      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_1_0_RNIN3021[0]     CFG4        Y                Out     0.226     12.504      -         
masterAddrInProg[0]                                                                                                   Net         -                -       1.380     -           41        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_0_0_0                                                CFG4        D                In      -         13.884      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_0_0_0                                                CFG4        Y                Out     0.288     14.172      -         
HTRANS_0_0_0                                                                                                          Net         -                -       0.248     -           1         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_0_0                                                  CFG4        B                In      -         14.420      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_0_0                                                  CFG4        Y                Out     0.164     14.584      -         
CoreAHBLite_0_AHBmslave16_HTRANS[1]                                                                                   Net         -                -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                             MSS_025     F_FM0_TRANS1     In      -         15.701      -         
===========================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.428 is 3.659(22.3%) logic and 12.769(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            1.148
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.852

    - Propagation time:                      15.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.388

    Number of logic level(s):                11
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[13]
    The start point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                                                     Pin                Pin               Arrival     No. of    
Name                                                                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                               SLE         Q                  Out     0.087     0.087       -         
_T_167_full                                                                                                            Net         -                  -       1.421     -           45        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        D                  In      -         1.509       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        Y                  Out     0.326     1.835       -         
_T_1                                                                                                                   Net         -                  -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        D                  In      -         2.084       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        Y                  Out     0.288     2.372       -         
_T_244                                                                                                                 Net         -                  -       1.432     -           46        
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        B                  In      -         3.804       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        Y                  Out     0.165     3.968       -         
PREGATEDHADDR_1[28]                                                                                                    Net         -                  -       0.248     -           1         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        C                  In      -         4.217       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        Y                  Out     0.223     4.440       -         
M0GATEDHADDR[28]                                                                                                       Net         -                  -       1.102     -           11        
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        D                  In      -         5.542       -         
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        Y                  Out     0.326     5.868       -         
m0s6AddrSel                                                                                                            Net         -                  -       1.017     -           9         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        D                  In      -         6.885       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        Y                  Out     0.288     7.173       -         
masterAddrInProg[0]                                                                                                    Net         -                  -       1.242     -           27        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        B                  In      -         8.415       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        Y                  Out     0.164     8.579       -         
driveMaster4                                                                                                           Net         -                  -       1.233     -           26        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        D                  In      -         9.812       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        Y                  Out     0.288     10.100      -         
M1GATEDHADDR[28]                                                                                                       Net         -                  -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        A                  In      -         11.077      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        Y                  Out     0.100     11.177      -         
N_810                                                                                                                  Net         -                  -       1.102     -           11        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNIGN401[5]     CFG4        D                  In      -         12.279      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNIGN401[5]     CFG4        Y                  Out     0.271     12.550      -         
masterAddrInProg[1]                                                                                                    Net         -                  -       1.369     -           40        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0[13]                                                CFG4        C                  In      -         13.919      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0[13]                                                CFG4        Y                  Out     0.203     14.123      -         
CoreAHBLite_0_AHBmslave16_HADDR[13]                                                                                    Net         -                  -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                              MSS_025     F_FM0_ADDR[13]     In      -         15.240      -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.388 is 3.877(23.7%) logic and 12.510(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            1.147
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.853

    - Propagation time:                      15.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.387

    Number of logic level(s):                11
    Starting point:                          MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full / Q
    Ending point:                            MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[15]
    The start point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                                                     Pin                Pin               Arrival     No. of    
Name                                                                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_full                                                               SLE         Q                  Out     0.087     0.087       -         
_T_167_full                                                                                                            Net         -                  -       1.421     -           45        
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        D                  In      -         1.509       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIKC4U[1]                                                         CFG4        Y                  Out     0.326     1.835       -         
_T_1                                                                                                                   Net         -                  -       0.248     -           1         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        D                  In      -         2.084       -         
MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_286_RNIQTE52[1]                                                        CFG4        Y                  Out     0.288     2.372       -         
_T_244                                                                                                                 Net         -                  -       1.432     -           46        
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        B                  In      -         3.804       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.PREGATEDHADDR_1[28]                                                       CFG4        Y                  Out     0.165     3.968       -         
PREGATEDHADDR_1[28]                                                                                                    Net         -                  -       0.248     -           1         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        C                  In      -         4.217       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.masterstage_0.regHADDR_RNIO8T54[28]                                                     CFG3        Y                  Out     0.223     4.440       -         
M0GATEDHADDR[28]                                                                                                       Net         -                  -       1.102     -           11        
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        D                  In      -         5.542       -         
AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.m39                                                                               CFG4        Y                  Out     0.326     5.868       -         
m0s6AddrSel                                                                                                            Net         -                  -       1.017     -           9         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        D                  In      -         6.885       -         
AHB_Bus_0.AHB_Bus_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIJAFAL[0]                   CFG4        Y                  Out     0.288     7.173       -         
masterAddrInProg[0]                                                                                                    Net         -                  -       1.242     -           27        
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        B                  In      -         8.415       -         
AHB_Slave2MasterBridge_0.AHB_Slave2MasterBridge_0.driveMaster4                                                         CFG4        Y                  Out     0.164     8.579       -         
driveMaster4                                                                                                           Net         -                  -       1.233     -           26        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        D                  In      -         9.812       -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0_RNI53I6R                                     CFG4        Y                  Out     0.288     10.100      -         
M1GATEDHADDR[28]                                                                                                       Net         -                  -       0.977     -           8         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        A                  In      -         11.077      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_0_a2_0_a2_0[16]                                     CFG2        Y                  Out     0.100     11.177      -         
N_810                                                                                                                  Net         -                  -       1.102     -           11        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNIGN401[5]     CFG4        D                  In      -         12.279      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNIGN401[5]     CFG4        Y                  Out     0.271     12.550      -         
masterAddrInProg[1]                                                                                                    Net         -                  -       1.369     -           40        
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNI2RPI2[5]     CFG4        C                  In      -         13.919      -         
MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ns_i_a2_2_RNI2RPI2[5]     CFG4        Y                  Out     0.203     14.123      -         
N_1035_i                                                                                                               Net         -                  -       1.117     -           1         
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST                                                              MSS_025     F_FM0_ADDR[15]     In      -         15.240      -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.387 is 3.876(23.7%) logic and 12.510(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                                               Arrival          
Instance                                          Reference                                                           Type     Pin     Net               Time        Slack
                                                  Clock                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[0]      0.087       7.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[1]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[1]      0.087       7.961
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[3]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[3]      0.087       8.062
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[2]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[2]      0.087       8.140
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[11]     0.087       8.144
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[4]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[4]      0.108       8.180
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[12]     0.087       8.187
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[6]      0.087       8.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[13]     0.108       8.226
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[8]      0.108       8.258
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                                 Required          
Instance                                          Reference                                                           Type     Pin     Net                 Time         Slack
                                                  Clock                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled       MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      ddr_settled4        9.662        7.791
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[13]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[13]     9.745        8.173
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[12]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[12]     9.745        8.190
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[11]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[11]     9.745        8.206
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[10]     MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[10]     9.745        8.222
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[9]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[9]      9.745        8.239
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[8]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[8]      9.745        8.255
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[7]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[7]      9.745        8.271
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[6]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[6]      9.745        8.287
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[5]      MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[5]      9.745        8.304
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      1.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.791

    Number of logic level(s):                2
    Starting point:                          MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORERESETP_0.count_ddr[0]       SLE      Q        Out     0.087     0.087       -         
count_ddr[0]                                       Net      -        -       0.745     -           3         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     D        In      -         0.833       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4_8     CFG4     Y        Out     0.326     1.159       -         
ddr_settled4_8                                     Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     C        In      -         1.408       -         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled4       CFG4     Y        Out     0.210     1.617       -         
ddr_settled4                                       Net      -        -       0.254     -           1         
MSS_SubSystem_sb_0.CORERESETP_0.ddr_settled        SLE      EN       In      -         1.872       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.209 is 0.961(43.5%) logic and 1.248(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                                                                     Arrival          
Instance                                                      Reference                                                 Type        Pin                        Net                                         Time        Slack
                                                              Clock                                                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                         MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.208
MSS_SubSystem_sb_0.CORECONFIGP_0.state[1]                     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          state[1]                                    0.087       2.968
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[13]                    MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          paddr[13]                                   0.108       3.269
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PENABLE                 MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          CORECONFIGP_0_MDDR_APBmslave_PENABLE        0.108       3.325
MSS_SubSystem_sb_0.CORECONFIGP_0.paddr[15]                    MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          paddr[15]                                   0.108       3.344
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     MSS_025     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.029       3.373
MSS_SubSystem_sb_0.CORECONFIGP_0.state[0]                     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          state[0]                                    0.087       3.499
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     MSS_025     MDDR_FABRIC_PRDATA[8]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]      5.507       3.576
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     MSS_025     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.481       3.602
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     MSS_025     MDDR_FABRIC_PRDATA[10]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]     5.383       3.700
============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                                                          Required          
Instance                                                      Reference                                                 Type        Pin                  Net                                    Time         Slack
                                                              Clock                                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY           MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    FIC_2_APB_M_PREADYe_0                  4.745        1.208
MSS_SubSystem_sb_0.CORECONFIGP_0.state[1]                     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    state_ns[1]                            4.745        1.373
MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST     MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     MSS_025     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     3.935        1.563
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[5]                              4.745        1.573
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.648
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[1]                              4.745        1.648
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.931
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.931
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[4]                              4.745        1.931
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]        MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.931
==================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.208

    Number of logic level(s):                3
    Starting point:                          MSS_SubSystem_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY / D
    The start point is clocked by            MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            MSS_SubSystem_sb_HPMS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0.CORECONFIGP_0.psel                       SLE      Q        Out     0.108     0.108       -         
psel                                                        Net      -        -       0.815     -           5         
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PSEL_0_a2             CFG4     D        In      -         0.923       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PSEL_0_a2             CFG4     Y        Out     0.288     1.210       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                          Net      -        -       1.161     -           19        
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PSEL_0_a2_RNIVSIH     CFG2     B        In      -         2.372       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.MDDR_PSEL_0_a2_RNIVSIH     CFG2     Y        Out     0.148     2.520       -         
N_940_i                                                     Net      -        -       0.497     -           2         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADYe        CFG4     D        In      -         3.017       -         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADYe        CFG4     Y        Out     0.271     3.288       -         
FIC_2_APB_M_PREADYe_0                                       Net      -        -       0.248     -           1         
MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY         SLE      D        In      -         3.537       -         
======================================================================================================================
Total path delay (propagation time + setup) of 3.792 is 1.071(28.2%) logic and 2.721(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                  Arrival          
Instance                                                           Reference     Type      Pin          Net                  Time        Slack
                                                                   Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]          0.000       3.515
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]          0.000       3.581
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]          0.000       3.593
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]          0.000       3.624
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]          0.000       3.638
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]          0.000       3.716
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]          0.000       4.117
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]          0.000       4.160
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         JTAG_0_TGT_TDI_0     0.000       4.536
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt            0.000       4.681
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                              Required          
Instance                                             Reference     Type     Pin     Net                    Time         Slack
                                                     Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        3.515
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.787
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        3.787
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        4.012
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.536
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        4.847
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        5.163
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        5.259
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        5.259
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        5.259
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.230
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.515

    Number of logic level(s):                7
    Starting point:                          JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                               Pin          Pin               Arrival     No. of    
Name                                                               Type      Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                        Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4              CFG4      D            In      -         0.248       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4              CFG4      Y            Out     0.288     0.536       -         
un2_UTDODRV_4                                                      Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                CFG4      C            In      -         0.785       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                CFG4      Y            Out     0.210     0.994       -         
un2_UTDODRV                                                        Net       -            -       0.497     -           2         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                     CFG2      A            In      -         1.491       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state6                     CFG2      Y            Out     0.087     1.578       -         
state6                                                             Net       -            -       0.896     -           6         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_UDRUPD                 CFG3      B            In      -         2.474       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_UDRUPD                 CFG3      Y            Out     0.164     2.638       -         
un1_UDRUPD                                                         Net       -            -       0.855     -           5         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_0_sqmuxa_1       CFG4      C            In      -         3.493       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.un1_state_0_sqmuxa_1       CFG4      Y            Out     0.223     3.716       -         
un1_state_0_sqmuxa_1                                               Net       -            -       0.977     -           8         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]         CFG4      C            In      -         4.693       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]         CFG4      Y            Out     0.226     4.919       -         
state_24_2[3]                                                      Net       -            -       0.745     -           3         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]         CFG4      D            In      -         5.664       -         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]         CFG4      Y            Out     0.317     5.981       -         
state_24_1_iv_i[2]                                                 Net       -            -       0.248     -           1         
JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[2]                   SLE       D            In      -         6.230       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 6.485 is 1.770(27.3%) logic and 4.715(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 285MB peak: 360MB)


Finished timing report (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 285MB peak: 360MB)

---------------------------------------
Resource Usage Report for Top_Level 

Mapping to part: m2gl025vf256std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          13 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           21 uses
CFG2           1169 uses
CFG3           3847 uses
CFG4           5904 uses

Carry cells:
ARI1            1074 uses - used for arithmetic functions
ARI1            388 uses - used for Wide-Mux implementation
Total ARI1      1462 uses


Sequential Cells: 
SLE            6268 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 66
I/O primitives: 57
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          4 uses
OUTBUF         32 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 13

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    12403

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  6268 + 288 + 288 + 72 = 6916;
Total number of LUTs after P&R:  12403 + 288 + 288 + 72 = 13051;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 75MB peak: 360MB)

Process took 0h:01m:17s realtime, 0h:01m:16s cputime
# Tue Mar 19 11:47:56 2019

###########################################################]
