

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp1_lp2'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |    16392|    16392|        25|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     314|    -|
|Register         |        -|     -|     547|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     547|     406|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_270_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln25_fu_282_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_401_p2     |         +|   0|  0|  14|           7|           3|
    |ap_condition_624       |       and|   0|  0|   2|           1|           1|
    |ap_condition_628       |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_264_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln27_fu_357_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln6_fu_296_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln25_fu_310_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln6_fu_302_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          47|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add16_fu_74                           |   9|          2|   32|         64|
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load             |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |grp_fu_208_p0                         |  14|          3|   32|         96|
    |grp_fu_208_p1                         |  26|          5|   32|        160|
    |grp_fu_212_p0                         |  49|          9|   32|        288|
    |grp_fu_212_p1                         |  31|          6|   32|        192|
    |i_1_fu_66                             |   9|          2|    7|         14|
    |indvar_flatten_fu_70                  |   9|          2|   11|         22|
    |j_fu_62                               |   9|          2|    7|         14|
    |tmp1_address0                         |  14|          3|    6|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 314|         65|  221|        943|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add16_fu_74                      |  32|   0|   32|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |arrayidx45_promoted_reg_515      |  32|   0|   32|          0|
    |buff_A_1_load_1_reg_550          |  32|   0|   32|          0|
    |buff_A_1_load_reg_530            |  32|   0|   32|          0|
    |buff_A_load_1_reg_540            |  32|   0|   32|          0|
    |buff_A_load_reg_520              |  32|   0|   32|          0|
    |buff_x_1_load_1_reg_555          |  32|   0|   32|          0|
    |buff_x_1_load_reg_535            |  32|   0|   32|          0|
    |buff_x_load_1_reg_545            |  32|   0|   32|          0|
    |buff_x_load_reg_525              |  32|   0|   32|          0|
    |i_1_fu_66                        |   7|   0|    7|          0|
    |icmp_ln25_reg_457                |   1|   0|    1|          0|
    |icmp_ln25_reg_457_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70             |  11|   0|   11|          0|
    |j_fu_62                          |   7|   0|    7|          0|
    |or_ln6_reg_461                   |   1|   0|    1|          0|
    |reg_216                          |  32|   0|   32|          0|
    |reg_222                          |  32|   0|   32|          0|
    |reg_228                          |  32|   0|   32|          0|
    |reg_234                          |  32|   0|   32|          0|
    |reg_240                          |  32|   0|   32|          0|
    |select_ln6_reg_465               |   7|   0|    7|          0|
    |tmp1_addr_reg_470                |   6|   0|    6|          0|
    |tmp1_addr_reg_470_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_4_reg_565                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 547|   0|  547|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_375_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_375_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_375_p_opcode  |  out|    2|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_375_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_375_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_379_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_379_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_379_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|grp_fu_379_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp1_lp2|  return value|
|buff_A_address0      |  out|   11|   ap_memory|                    buff_A|         array|
|buff_A_ce0           |  out|    1|   ap_memory|                    buff_A|         array|
|buff_A_q0            |   in|   32|   ap_memory|                    buff_A|         array|
|buff_A_address1      |  out|   11|   ap_memory|                    buff_A|         array|
|buff_A_ce1           |  out|    1|   ap_memory|                    buff_A|         array|
|buff_A_q1            |   in|   32|   ap_memory|                    buff_A|         array|
|buff_A_1_address0    |  out|   11|   ap_memory|                  buff_A_1|         array|
|buff_A_1_ce0         |  out|    1|   ap_memory|                  buff_A_1|         array|
|buff_A_1_q0          |   in|   32|   ap_memory|                  buff_A_1|         array|
|buff_A_1_address1    |  out|   11|   ap_memory|                  buff_A_1|         array|
|buff_A_1_ce1         |  out|    1|   ap_memory|                  buff_A_1|         array|
|buff_A_1_q1          |   in|   32|   ap_memory|                  buff_A_1|         array|
|alpha                |   in|   32|     ap_none|                     alpha|        scalar|
|buff_x_address0      |  out|    5|   ap_memory|                    buff_x|         array|
|buff_x_ce0           |  out|    1|   ap_memory|                    buff_x|         array|
|buff_x_q0            |   in|   32|   ap_memory|                    buff_x|         array|
|buff_x_address1      |  out|    5|   ap_memory|                    buff_x|         array|
|buff_x_ce1           |  out|    1|   ap_memory|                    buff_x|         array|
|buff_x_q1            |   in|   32|   ap_memory|                    buff_x|         array|
|buff_x_1_address0    |  out|    5|   ap_memory|                  buff_x_1|         array|
|buff_x_1_ce0         |  out|    1|   ap_memory|                  buff_x_1|         array|
|buff_x_1_q0          |   in|   32|   ap_memory|                  buff_x_1|         array|
|buff_x_1_address1    |  out|    5|   ap_memory|                  buff_x_1|         array|
|buff_x_1_ce1         |  out|    1|   ap_memory|                  buff_x_1|         array|
|buff_x_1_q1          |   in|   32|   ap_memory|                  buff_x_1|         array|
|tmp1_address0        |  out|    6|   ap_memory|                      tmp1|         array|
|tmp1_ce0             |  out|    1|   ap_memory|                      tmp1|         array|
|tmp1_we0             |  out|    1|   ap_memory|                      tmp1|         array|
|tmp1_d0              |  out|   32|   ap_memory|                      tmp1|         array|
|tmp1_q0              |   in|   32|   ap_memory|                      tmp1|         array|
+---------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/gesummv.c:6]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [src/gesummv.c:6]   --->   Operation 29 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add16 = alloca i32 1"   --->   Operation 31 'alloca' 'add16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 32 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i_1" [src/gesummv.c:6]   --->   Operation 34 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/gesummv.c:6]   --->   Operation 35 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc46"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc46.split, i1 1, void %newFuncRoot"   --->   Operation 37 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [src/gesummv.c:25]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [src/gesummv.c:25]   --->   Operation 39 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln25_1 = add i11 %indvar_flatten_load, i11 1" [src/gesummv.c:25]   --->   Operation 40 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc49, void %for.inc69.preheader.exitStub" [src/gesummv.c:25]   --->   Operation 41 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/gesummv.c:6]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_1_load = load i7 %i_1" [src/gesummv.c:25]   --->   Operation 43 'load' 'i_1_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln25 = add i7 %i_1_load, i7 1" [src/gesummv.c:25]   --->   Operation 44 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/gesummv.c:26]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln6 = or i1 %first_iter_0, i1 %tmp" [src/gesummv.c:6]   --->   Operation 48 'or' 'or_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp, i7 0, i7 %j_load" [src/gesummv.c:6]   --->   Operation 49 'select' 'select_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln25 = select i1 %tmp, i7 %add_ln25, i7 %i_1_load" [src/gesummv.c:25]   --->   Operation 50 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %select_ln25" [src/gesummv.c:25]   --->   Operation 51 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25" [src/gesummv.c:25]   --->   Operation 52 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln25" [src/gesummv.c:25]   --->   Operation 53 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %or_ln6, void %for.inc46.split, void %for.first.iter.for.inc46" [src/gesummv.c:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%arrayidx45_promoted = load i6 %tmp1_addr" [src/gesummv.c:27]   --->   Operation 55 'load' 'arrayidx45_promoted' <Predicate = (!icmp_ln25 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln6_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 56 'partselect' 'lshr_ln6_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_1" [src/gesummv.c:6]   --->   Operation 57 'zext' 'zext_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 %lshr_ln6_1" [src/gesummv.c:27]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i11 %tmp_2" [src/gesummv.c:27]   --->   Operation 59 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln27_1" [src/gesummv.c:27]   --->   Operation 60 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln27_1" [src/gesummv.c:27]   --->   Operation 61 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/gesummv.c:27]   --->   Operation 62 'load' 'buff_A_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6" [src/gesummv.c:27]   --->   Operation 63 'getelementptr' 'buff_x_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr_1" [src/gesummv.c:27]   --->   Operation 64 'load' 'buff_x_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/gesummv.c:27]   --->   Operation 65 'load' 'buff_A_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6" [src/gesummv.c:27]   --->   Operation 66 'getelementptr' 'buff_x_1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr_1" [src/gesummv.c:27]   --->   Operation 67 'load' 'buff_x_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %lshr_ln6_1, i5 1" [src/gesummv.c:27]   --->   Operation 68 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %or_ln27" [src/gesummv.c:27]   --->   Operation 69 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 %or_ln27" [src/gesummv.c:27]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i11 %tmp_3" [src/gesummv.c:27]   --->   Operation 71 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln27_2" [src/gesummv.c:27]   --->   Operation 72 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln27_2" [src/gesummv.c:27]   --->   Operation 73 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/gesummv.c:27]   --->   Operation 74 'load' 'buff_A_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln27" [src/gesummv.c:27]   --->   Operation 75 'getelementptr' 'buff_x_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr" [src/gesummv.c:27]   --->   Operation 76 'load' 'buff_x_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/gesummv.c:27]   --->   Operation 77 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln27" [src/gesummv.c:27]   --->   Operation 78 'getelementptr' 'buff_x_1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr" [src/gesummv.c:27]   --->   Operation 79 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 %add_ln25_1, i11 %indvar_flatten" [src/gesummv.c:25]   --->   Operation 80 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln25, i7 %i_1" [src/gesummv.c:6]   --->   Operation 81 'store' 'store_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc46" [src/gesummv.c:26]   --->   Operation 82 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%arrayidx45_promoted = load i6 %tmp1_addr" [src/gesummv.c:27]   --->   Operation 83 'load' 'arrayidx45_promoted' <Predicate = (!icmp_ln25 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/gesummv.c:27]   --->   Operation 84 'load' 'buff_A_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr_1" [src/gesummv.c:27]   --->   Operation 85 'load' 'buff_x_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/gesummv.c:27]   --->   Operation 86 'load' 'buff_A_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr_1" [src/gesummv.c:27]   --->   Operation 87 'load' 'buff_x_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/gesummv.c:27]   --->   Operation 88 'load' 'buff_A_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr" [src/gesummv.c:27]   --->   Operation 89 'load' 'buff_x_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/gesummv.c:27]   --->   Operation 90 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr" [src/gesummv.c:27]   --->   Operation 91 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 92 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 92 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 93 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 93 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 94 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 95 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 95 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 96 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 97 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 98 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_x_load" [src/gesummv.c:27]   --->   Operation 98 'fmul' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 99 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 100 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 101 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_x_load" [src/gesummv.c:27]   --->   Operation 101 'fmul' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [3/3] (7.01ns)   --->   "%mul43_1 = fmul i32 %mul_1, i32 %buff_x_1_load" [src/gesummv.c:27]   --->   Operation 102 'fmul' 'mul43_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 103 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 %arrayidx45_promoted, i32 %add16" [src/gesummv.c:27]   --->   Operation 104 'store' 'store_ln27' <Predicate = (!icmp_ln25 & or_ln6)> <Delay = 0.42>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc46.split" [src/gesummv.c:26]   --->   Operation 105 'br' 'br_ln26' <Predicate = (!icmp_ln25 & or_ln6)> <Delay = 0.00>
ST_8 : Operation 106 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %buff_x_load" [src/gesummv.c:27]   --->   Operation 106 'fmul' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/3] (7.01ns)   --->   "%mul43_1 = fmul i32 %mul_1, i32 %buff_x_1_load" [src/gesummv.c:27]   --->   Operation 107 'fmul' 'mul43_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [3/3] (7.01ns)   --->   "%mul43_2 = fmul i32 %mul_2, i32 %buff_x_load_1" [src/gesummv.c:27]   --->   Operation 108 'fmul' 'mul43_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%add16_load = load i32 %add16" [src/gesummv.c:27]   --->   Operation 109 'load' 'add16_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 110 [4/4] (6.43ns)   --->   "%add = fadd i32 %add16_load, i32 %mul1" [src/gesummv.c:27]   --->   Operation 110 'fadd' 'add' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/3] (7.01ns)   --->   "%mul43_1 = fmul i32 %mul_1, i32 %buff_x_1_load" [src/gesummv.c:27]   --->   Operation 111 'fmul' 'mul43_1' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/3] (7.01ns)   --->   "%mul43_2 = fmul i32 %mul_2, i32 %buff_x_load_1" [src/gesummv.c:27]   --->   Operation 112 'fmul' 'mul43_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 113 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 114 [3/4] (6.43ns)   --->   "%add = fadd i32 %add16_load, i32 %mul1" [src/gesummv.c:27]   --->   Operation 114 'fadd' 'add' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/3] (7.01ns)   --->   "%mul43_2 = fmul i32 %mul_2, i32 %buff_x_load_1" [src/gesummv.c:27]   --->   Operation 115 'fmul' 'mul43_2' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 116 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 117 [2/4] (6.43ns)   --->   "%add = fadd i32 %add16_load, i32 %mul1" [src/gesummv.c:27]   --->   Operation 117 'fadd' 'add' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/gesummv.c:27]   --->   Operation 118 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 119 [1/4] (6.43ns)   --->   "%add = fadd i32 %add16_load, i32 %mul1" [src/gesummv.c:27]   --->   Operation 119 'fadd' 'add' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [3/3] (7.01ns)   --->   "%mul43_3 = fmul i32 %mul_3, i32 %buff_x_1_load_1" [src/gesummv.c:27]   --->   Operation 120 'fmul' 'mul43_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 121 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul43_1" [src/gesummv.c:27]   --->   Operation 121 'fadd' 'add_1' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [2/3] (7.01ns)   --->   "%mul43_3 = fmul i32 %mul_3, i32 %buff_x_1_load_1" [src/gesummv.c:27]   --->   Operation 122 'fmul' 'mul43_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 123 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul43_1" [src/gesummv.c:27]   --->   Operation 123 'fadd' 'add_1' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/3] (7.01ns)   --->   "%mul43_3 = fmul i32 %mul_3, i32 %buff_x_1_load_1" [src/gesummv.c:27]   --->   Operation 124 'fmul' 'mul43_3' <Predicate = (!icmp_ln25)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 125 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul43_1" [src/gesummv.c:27]   --->   Operation 125 'fadd' 'add_1' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 126 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul43_1" [src/gesummv.c:27]   --->   Operation 126 'fadd' 'add_1' <Predicate = (!icmp_ln25)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %select_ln6, i7 4" [src/gesummv.c:26]   --->   Operation 127 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln26, i32 6" [src/gesummv.c:26]   --->   Operation 128 'bitselect' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_4, void %new.latch.for.inc46.split, void %last.iter.for.inc46.split" [src/gesummv.c:26]   --->   Operation 129 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln26, i7 %j" [src/gesummv.c:6]   --->   Operation 130 'store' 'store_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 131 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul43_2" [src/gesummv.c:27]   --->   Operation 131 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 132 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul43_2" [src/gesummv.c:27]   --->   Operation 132 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 133 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul43_2" [src/gesummv.c:27]   --->   Operation 133 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 134 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul43_2" [src/gesummv.c:27]   --->   Operation 134 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 135 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul43_3" [src/gesummv.c:27]   --->   Operation 135 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 136 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul43_3" [src/gesummv.c:27]   --->   Operation 136 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 137 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul43_3" [src/gesummv.c:27]   --->   Operation 137 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.86>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gesummv_opt_6ee46e47e337b68f24f5f84a5cf74f02/opt.tcl:9]   --->   Operation 138 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul43_3" [src/gesummv.c:27]   --->   Operation 139 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 %add_3, i32 %add16" [src/gesummv.c:27]   --->   Operation 140 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %add_3, i6 %tmp1_addr" [src/gesummv.c:27]   --->   Operation 141 'store' 'store_ln27' <Predicate = (tmp_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln26 = br void %new.latch.for.inc46.split" [src/gesummv.c:26]   --->   Operation 142 'br' 'br_ln26' <Predicate = (tmp_4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111111111111000000000]
i_1                   (alloca           ) [ 01000000000000000000000000]
indvar_flatten        (alloca           ) [ 01000000000000000000000000]
add16                 (alloca           ) [ 01111111111111111111111110]
alpha_read            (read             ) [ 00111111111100000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
first_iter_0          (phi              ) [ 01000000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000000]
icmp_ln25             (icmp             ) [ 01111111111111111111111111]
add_ln25_1            (add              ) [ 00000000000000000000000000]
br_ln25               (br               ) [ 00000000000000000000000000]
j_load                (load             ) [ 00000000000000000000000000]
i_1_load              (load             ) [ 00000000000000000000000000]
add_ln25              (add              ) [ 00000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000000]
or_ln6                (or               ) [ 01111111100000000000000000]
select_ln6            (select           ) [ 00111111111111111000000000]
select_ln25           (select           ) [ 00000000000000000000000000]
trunc_ln25            (trunc            ) [ 00000000000000000000000000]
zext_ln25             (zext             ) [ 00000000000000000000000000]
tmp1_addr             (getelementptr    ) [ 01111111111111111111111111]
br_ln26               (br               ) [ 00000000000000000000000000]
lshr_ln6_1            (partselect       ) [ 00000000000000000000000000]
zext_ln6              (zext             ) [ 00000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln27_1           (zext             ) [ 00000000000000000000000000]
buff_A_addr           (getelementptr    ) [ 00100000000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 00100000000000000000000000]
buff_x_addr_1         (getelementptr    ) [ 00100000000000000000000000]
buff_x_1_addr_1       (getelementptr    ) [ 00100000000000000000000000]
or_ln27               (or               ) [ 00000000000000000000000000]
zext_ln27             (zext             ) [ 00000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln27_2           (zext             ) [ 00000000000000000000000000]
buff_A_addr_1         (getelementptr    ) [ 00100000000000000000000000]
buff_A_1_addr_1       (getelementptr    ) [ 00100000000000000000000000]
buff_x_addr           (getelementptr    ) [ 00100000000000000000000000]
buff_x_1_addr         (getelementptr    ) [ 00100000000000000000000000]
store_ln25            (store            ) [ 00000000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000000]
br_ln26               (br               ) [ 01000000000000000000000000]
arrayidx45_promoted   (load             ) [ 00011111100000000000000000]
buff_A_load           (load             ) [ 00011100000000000000000000]
buff_x_load           (load             ) [ 00011111100000000000000000]
buff_A_1_load         (load             ) [ 00011110000000000000000000]
buff_x_1_load         (load             ) [ 00011111110000000000000000]
buff_A_load_1         (load             ) [ 00011111000000000000000000]
buff_x_load_1         (load             ) [ 00011111111000000000000000]
buff_A_1_load_1       (load             ) [ 00011111111100000000000000]
buff_x_1_load_1       (load             ) [ 00011111111111100000000000]
mul                   (fmul             ) [ 00000011100000000000000000]
mul_1                 (fmul             ) [ 00000001110000000000000000]
mul_2                 (fmul             ) [ 00000000111000000000000000]
store_ln27            (store            ) [ 00000000000000000000000000]
br_ln26               (br               ) [ 00000000000000000000000000]
mul1                  (fmul             ) [ 00000000011110000000000000]
add16_load            (load             ) [ 00000000001110000000000000]
mul43_1               (fmul             ) [ 00000000001111111000000000]
mul43_2               (fmul             ) [ 01111000000111111111100000]
mul_3                 (fmul             ) [ 00000000000011100000000000]
add                   (fadd             ) [ 00000000000001111000000000]
mul43_3               (fmul             ) [ 01111111100000011111111110]
add_1                 (fadd             ) [ 01111000000000000111100000]
add_ln26              (add              ) [ 00000000000000000000000000]
tmp_4                 (bitselect        ) [ 01111111110000000111111111]
br_ln26               (br               ) [ 00000000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000000]
add_2                 (fadd             ) [ 00000111100000000000011110]
specpipeline_ln9      (specpipeline     ) [ 00000000000000000000000000]
add_3                 (fadd             ) [ 00000000010000000000000001]
store_ln27            (store            ) [ 00000000000000000000000000]
store_ln27            (store            ) [ 00000000000000000000000000]
br_ln26               (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alpha">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_x_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_x_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp1_lp2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add16_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add16/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="alpha_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arrayidx45_promoted/1 store_ln27/25 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buff_A_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buff_A_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="3"/>
<pin id="119" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buff_x_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="6"/>
<pin id="136" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_x_load/1 buff_x_load_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="7"/>
<pin id="146" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buff_x_1_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_1_addr_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="10"/>
<pin id="163" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_x_1_load/1 buff_x_1_load_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buff_A_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buff_A_1_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buff_x_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="buff_x_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_1_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="first_iter_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="first_iter_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add_1/13 add_2/17 add_3/21 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 mul_2/5 mul1/6 mul43_1/7 mul43_2/8 mul_3/9 mul43_3/12 "/>
</bind>
</comp>

<comp id="216" class="1005" name="reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 mul43_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 mul43_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 mul43_3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 add_3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln6_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln6_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln25_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_1_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln6_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln25_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln25_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln25_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lshr_ln6_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="0" index="3" bw="4" slack="0"/>
<pin id="332" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln27_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln27_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln27_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln27_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln25_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln6_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln27_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="6"/>
<pin id="395" dir="0" index="1" bw="32" slack="7"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add16_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="8"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add16_load/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="15"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln6_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="15"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/16 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln27_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="23"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/24 "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="indvar_flatten_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="445" class="1005" name="add16_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="7"/>
<pin id="447" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add16 "/>
</bind>
</comp>

<comp id="452" class="1005" name="alpha_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln25_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="461" class="1005" name="or_ln6_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="select_ln6_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="15"/>
<pin id="467" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp1_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="buff_A_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="1"/>
<pin id="477" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="buff_A_1_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="1"/>
<pin id="482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="buff_x_addr_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_addr_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="buff_x_1_addr_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="1"/>
<pin id="492" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_1_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="buff_A_addr_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="1"/>
<pin id="497" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="buff_A_1_addr_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="1"/>
<pin id="502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="buff_x_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="buff_x_1_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_1_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="arrayidx45_promoted_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="6"/>
<pin id="517" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arrayidx45_promoted "/>
</bind>
</comp>

<comp id="520" class="1005" name="buff_A_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="buff_x_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="4"/>
<pin id="527" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_x_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="buff_A_1_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2"/>
<pin id="532" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="buff_x_1_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="5"/>
<pin id="537" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buff_x_1_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="buff_A_load_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="3"/>
<pin id="542" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_A_load_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="buff_x_load_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="6"/>
<pin id="547" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="buff_x_load_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="buff_A_1_load_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="7"/>
<pin id="552" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="buff_A_1_load_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="buff_x_1_load_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="10"/>
<pin id="557" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buff_x_1_load_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="add16_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add16_load "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_4_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="9"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="147"><net_src comp="104" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="165" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="188"><net_src comp="172" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="219"><net_src comp="212" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="237"><net_src comp="212" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="243"><net_src comp="208" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="276" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="200" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="288" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="288" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="276" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="288" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="282" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="279" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="310" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="302" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="318" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="327" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="361"><net_src comp="327" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="318" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="357" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="387"><net_src comp="270" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="310" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="208" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="62" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="434"><net_src comp="66" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="441"><net_src comp="70" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="448"><net_src comp="74" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="455"><net_src comp="78" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="460"><net_src comp="264" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="296" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="302" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="473"><net_src comp="84" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="478"><net_src comp="97" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="483"><net_src comp="104" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="488"><net_src comp="121" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="493"><net_src comp="148" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="498"><net_src comp="165" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="503"><net_src comp="172" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="508"><net_src comp="180" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="513"><net_src comp="189" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="518"><net_src comp="91" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="523"><net_src comp="111" pin="7"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="528"><net_src comp="128" pin="7"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="533"><net_src comp="138" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="538"><net_src comp="155" pin="7"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="543"><net_src comp="111" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="548"><net_src comp="128" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="553"><net_src comp="138" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="558"><net_src comp="155" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="563"><net_src comp="397" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="568"><net_src comp="406" pin="3"/><net_sink comp="565" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp1 | {25 }
 - Input state : 
	Port: gesummv_Pipeline_lp1_lp2 : buff_A | {1 2 }
	Port: gesummv_Pipeline_lp1_lp2 : buff_A_1 | {1 2 }
	Port: gesummv_Pipeline_lp1_lp2 : alpha | {1 }
	Port: gesummv_Pipeline_lp1_lp2 : buff_x | {1 2 }
	Port: gesummv_Pipeline_lp1_lp2 : buff_x_1 | {1 2 }
	Port: gesummv_Pipeline_lp1_lp2 : tmp1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln6 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln25 : 2
		add_ln25_1 : 2
		br_ln25 : 3
		j_load : 1
		i_1_load : 1
		add_ln25 : 2
		tmp : 2
		or_ln6 : 3
		select_ln6 : 3
		select_ln25 : 3
		trunc_ln25 : 4
		zext_ln25 : 4
		tmp1_addr : 5
		br_ln26 : 3
		arrayidx45_promoted : 6
		lshr_ln6_1 : 4
		zext_ln6 : 5
		tmp_2 : 5
		zext_ln27_1 : 6
		buff_A_addr : 7
		buff_A_1_addr : 7
		buff_A_load : 8
		buff_x_addr_1 : 6
		buff_x_load : 7
		buff_A_1_load : 8
		buff_x_1_addr_1 : 6
		buff_x_1_load : 7
		or_ln27 : 5
		zext_ln27 : 5
		tmp_3 : 5
		zext_ln27_2 : 6
		buff_A_addr_1 : 7
		buff_A_1_addr_1 : 7
		buff_A_load_1 : 8
		buff_x_addr : 6
		buff_x_load_1 : 7
		buff_A_1_load_1 : 8
		buff_x_1_addr : 6
		buff_x_1_load_1 : 7
		store_ln25 : 3
		store_ln6 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_4 : 1
		br_ln26 : 2
		store_ln6 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln27 : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_208      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_212      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln25_1_fu_270   |    0    |    0    |    18   |
|    add   |    add_ln25_fu_282    |    0    |    0    |    14   |
|          |    add_ln26_fu_401    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln25_fu_264   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln6_fu_302   |    0    |    0    |    7    |
|          |   select_ln25_fu_310  |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln6_fu_296     |    0    |    0    |    2    |
|          |     or_ln27_fu_357    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | alpha_read_read_fu_78 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_288      |    0    |    0    |    0    |
|          |      tmp_4_fu_406     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln25_fu_318   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln25_fu_322   |    0    |    0    |    0    |
|          |    zext_ln6_fu_337    |    0    |    0    |    0    |
|   zext   |   zext_ln27_1_fu_351  |    0    |    0    |    0    |
|          |    zext_ln27_fu_363   |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_377  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|   lshr_ln6_1_fu_327   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_2_fu_343     |    0    |    0    |    0    |
|          |      tmp_3_fu_369     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   429   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add16_load_reg_560    |   32   |
|       add16_reg_445       |   32   |
|     alpha_read_reg_452    |   32   |
|arrayidx45_promoted_reg_515|   32   |
|  buff_A_1_addr_1_reg_500  |   11   |
|   buff_A_1_addr_reg_480   |   11   |
|  buff_A_1_load_1_reg_550  |   32   |
|   buff_A_1_load_reg_530   |   32   |
|   buff_A_addr_1_reg_495   |   11   |
|    buff_A_addr_reg_475    |   11   |
|   buff_A_load_1_reg_540   |   32   |
|    buff_A_load_reg_520    |   32   |
|  buff_x_1_addr_1_reg_490  |    5   |
|   buff_x_1_addr_reg_510   |    5   |
|  buff_x_1_load_1_reg_555  |   32   |
|   buff_x_1_load_reg_535   |   32   |
|   buff_x_addr_1_reg_485   |    5   |
|    buff_x_addr_reg_505    |    5   |
|   buff_x_load_1_reg_545   |   32   |
|    buff_x_load_reg_525    |   32   |
|    first_iter_0_reg_197   |    1   |
|        i_1_reg_431        |    7   |
|     icmp_ln25_reg_457     |    1   |
|   indvar_flatten_reg_438  |   11   |
|         j_reg_424         |    7   |
|       or_ln6_reg_461      |    1   |
|          reg_216          |   32   |
|          reg_222          |   32   |
|          reg_228          |   32   |
|          reg_234          |   32   |
|          reg_240          |   32   |
|     select_ln6_reg_465    |    7   |
|     tmp1_addr_reg_470     |    6   |
|       tmp_4_reg_565       |    1   |
+---------------------------+--------+
|           Total           |   650  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_128 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_208    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_208    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_212    |  p0  |   8  |  32  |   256  ||    43   |
|     grp_fu_212    |  p1  |   5  |  32  |   160  ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   716  ||  6.139  ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   184  |
|  Register |    -   |    -   |   650  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1005  |   613  |
+-----------+--------+--------+--------+--------+
