// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VmkTbSoc.h for the primary calling header

#include "VmkTbSoc.h"
#include "VmkTbSoc__Syms.h"

VL_INLINE_OPT void VmkTbSoc::_sequent__TOP__7(VmkTbSoc__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VmkTbSoc::_sequent__TOP__7\n"); );
    VmkTbSoc* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp1158[3];
    WData/*95:0*/ __Vtemp1159[3];
    // Body
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh6116 
        = (((((QData)((IData)((2U | ((3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_fs_warl)) 
                                     << 0x1fU)))) << 0x1fU) 
             | ((QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mxr) 
                                  << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_sum)))) 
                << 0x11U)) | ((QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_fs_warl) 
                                                << 5U) 
                                               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_spp)))) 
                              << 7U)) | (QData)((IData)(
                                                        (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_spie) 
                                                          << 4U) 
                                                         | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_sie)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
        = (((((((((QData)((IData)((0xaU | ((3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_fs_warl)) 
                                           << 0x1fU)))) 
                  << 0x1fU) | ((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_tsr)) 
                               << 0x15U)) | ((QData)((IData)(
                                                             (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_tw) 
                                                               << 1U) 
                                                              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_tvm)))) 
                                             << 0x13U)) 
               | ((QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mxr) 
                                    << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_sum)))) 
                  << 0x11U)) | ((QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mprv_warl) 
                                                  << 4U) 
                                                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_fs_warl)))) 
                                << 0xcU)) | ((QData)((IData)(
                                                             (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mpp_warl) 
                                                               << 3U) 
                                                              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_spp)))) 
                                             << 7U)) 
            | ((QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mpie) 
                                 << 2U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_spie)))) 
               << 4U)) | (QData)((IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_mie) 
                                           << 2U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mstatus_sie)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_FULL_N 
        = (1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request__DOT__empty_reg)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__CAN_FIRE_RL_debug_loop_rl_pop_apb_req)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_response_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__CAN_FIRE_RL_debug_loop_rl_pop_apb_req)
            ? (0x200000000ULL | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__resp_prdata___05Fh3450)) 
                                  << 1U) | (QData)((IData)(
                                                           (1U 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[1U] 
                                                                >> 4U) 
                                                               | ((((0U 
                                                                     != 
                                                                     (0x3fffffffU 
                                                                      & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[1U] 
                                                                              >> 8U)) 
                                                                          - (IData)(0x100U)) 
                                                                         >> 2U))) 
                                                                    & (1U 
                                                                       != 
                                                                       (0x3fffffffU 
                                                                        & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[1U] 
                                                                                >> 8U)) 
                                                                            - (IData)(0x100U)) 
                                                                           >> 2U)))) 
                                                                   & (2U 
                                                                      != 
                                                                      (0x3fffffffU 
                                                                       & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[1U] 
                                                                               >> 8U)) 
                                                                           - (IData)(0x100U)) 
                                                                          >> 2U)))) 
                                                                  & (3U 
                                                                     != 
                                                                     (0x3fffffffU 
                                                                      & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_request_D_OUT[1U] 
                                                                              >> 8U)) 
                                                                          - (IData)(0x100U)) 
                                                                         >> 2U))))))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__debug_memory__DOT__debug_loop_s_xactor_ff_response_rv);
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_arfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_arfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_rd_addr_full)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_rfifo_ENQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_rd_data_full) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_rfifo__DOT__full_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_write_response 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_data_full) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_wr_state));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_write_request 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_addr_full) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_data_full)) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_wr_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_bfifo_ENQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_resp_full) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_bfifo__DOT__full_reg));
    vlTOPp->mkTbSoc__DOT___theResult___05F___05Fh22300 
        = ((((2U == (7U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[1U] 
                            << 0x12U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[0U] 
                                         >> 0xeU)))) 
             & (5U != (0x1fU & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[0U]))) 
            & (7U != (0x1fU & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[0U])))
            ? vlTOPp->mkTbSoc__DOT__store_data___05F_1___05Fh23293
            : (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[4U])) 
                << 0x2fU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[3U])) 
                              << 0xfU) | ((QData)((IData)(
                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_commitlog[2U])) 
                                          >> 0x11U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__m_xactor_crg_rd_data_full_port2___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_receive_response)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__m_xactor_crg_rd_data_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__rg_replace_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_ptwalk_resp_to_dtlb) 
            & (~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                          >> 7U)))) ? (3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__rg_replace)))
            : 0U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_2_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_12) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_2));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_bfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_12) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_2));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_2_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2)) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_send_error_response 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_data_full_port1___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_read_state));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_4_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4)) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_receive_read_request 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_addr_full) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_read_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_response 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_rd_data_full_port1___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_capture_response));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_10) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_0_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_10) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_5)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master)) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U]);
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v0)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v1)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v2)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v3)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v4)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v5)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v6)));
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7))) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram
                [vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0__DOT__ram__v7)));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_0_DEQ 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U]) 
             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U])) 
            | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U])) 
           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[2U];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[0U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[1U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[1U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[1U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[1U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_D_IN[2U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[2U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_2)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[2U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_4)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[2U]
                        : 0U)));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_10) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2_DEQ 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_10) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U]) 
             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U])) 
            | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U])) 
           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_10) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[2U];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[0U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[1U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[1U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[1U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[1U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_rfifo_D_IN[2U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[2U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_12)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[2U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_14)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[2U]
                        : 0U)));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_1_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_11) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_1)) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_5) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1_DEQ 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_5) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U]) 
             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U])) 
            | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U])) 
           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_5) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_rfifo__DOT__data0_reg[2U];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[0U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[0U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[0U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[0U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[1U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[1U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[1U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[1U]
                        : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_D_IN[2U] 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_6)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_rfifo__DOT__data0_reg[2U]
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_7)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_rfifo__DOT__data0_reg[2U]
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_resp_slave_to_master_9)
                        ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_rfifo__DOT__data0_reg[2U]
                        : 0U)));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_read_response 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_rd_data_full_port1___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_capture_response));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_req_count_write_1___05FPSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_send_wr_burst_req) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_send_rd_burst_req));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_accum_err_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_write_response_to_axi) 
           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_accum_err) 
              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_xactor_ff_response_D_OUT)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_res_count_write_1___05FPSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_write_response_to_axi) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_response_to_axi));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__empty_reg) 
            & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_xactor_ff_request_rv[2U] 
                  >> 8U))) & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg;
    __Vtemp1158[0U] = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[2U] 
                        << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[1U] 
                                  >> 0x1fU));
    __Vtemp1158[1U] = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[3U] 
                        << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[2U] 
                                  >> 0x1fU));
    __Vtemp1158[2U] = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[4U] 
                        << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[3U] 
                                  >> 0x1fU));
    VL_ADD_W(3, __Vtemp1159, __Vtemp1158, vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__SEXT_INV_rg_op2_2_PLUS_1_3___05F_d14);
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial_BITS_126_TO_63_ULT_rg_op2___05F_d10) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U] 
            = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[2U] 
                << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[1U] 
                          >> 0x1fU));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U] 
            = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[3U] 
                << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[2U] 
                          >> 0x1fU));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[2U] 
            = (1U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[4U] 
                      << 1U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[3U] 
                                >> 0x1fU)));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U] 
            = __Vtemp1159[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U] 
            = __Vtemp1159[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[2U] 
            = (1U & __Vtemp1159[2U]);
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_3_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_13) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_8)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_3));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_bfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_13) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_8)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_3));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7 
        = ((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__empty_reg) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_arfifo__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_2__DOT__not_ring_full)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1__DOT__not_ring_full)) 
            & ((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU)))) 
                & ((0x1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                       >> 0x1dU))) 
                   | (0x10fffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))))) 
               & ((((0x11300U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                    & (0x11340U >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU)))) 
                   | ((0x2000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                              >> 0x1dU))) 
                      & (0x20bffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                                >> 0x1dU))))) 
                  | ((0x100U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                     & (0x10fU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))))))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5 
        = (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__empty_reg) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_0__DOT__not_ring_full)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1__DOT__not_ring_full)) 
             & (0x80000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                        >> 0x1dU)))) 
            & (0x8fffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                       >> 0x1dU)))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9 
        = ((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__empty_reg) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_4__DOT__not_ring_full)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1__DOT__not_ring_full)) 
            & ((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU)))) 
                & ((0x1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                       >> 0x1dU))) 
                   | (0x10fffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))))) 
               & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                    | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU)))) 
                   & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                             >> 0x1dU))) 
                      | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                               >> 0x1dU))))) 
                  & ((0x100U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                     | (0x10fU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))))))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_0_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)
                              ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_0_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_arfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__empty_reg) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_1__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1__DOT__not_ring_full)) 
              & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))))) 
             & (0x1000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                    >> 0x1dU)))) & 
            (0x10fffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg 
                                  >> 0x1dU)))) & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_send_request 
        = (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__m_xactor_crg_rd_addr_full_port2___05Fread)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__ff_lower_order_bits__DOT__not_ring_full)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_configure_registers 
        = ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_resp_full_port1___05Fread)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_addr_full)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_data_full)) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_write_request_data_channel 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_data_full) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_write_state));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_4_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_14) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_bfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_14) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[0U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[1U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[2U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__data0_reg[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_receive_write_request 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_addr_full) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_data_full)) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_write_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_response 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_data_full) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_state));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_0_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_4) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_3)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_2)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_bfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_2) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_3)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_14) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_13)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_12)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_bfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_12) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_10)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_13)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_0_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_10) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_bfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_10) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_9) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_8)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_5));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_7) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_5)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_8)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_9));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_7)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_bfifo__DOT__data0_reg)
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_5)
                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_bfifo__DOT__data0_reg)
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_8)
                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_bfifo__DOT__data0_reg)
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_resp_slave_to_master_9)
                        ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_bfifo__DOT__data0_reg)
                        : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[0U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[1U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[2U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__data0_reg[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_request 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_addr_full) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_data_full)) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_resp_full_port1___05Fread))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request__DOT__empty_reg) 
           & (~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_response_rv 
                         >> 0x21U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__empty_reg) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_awfifo__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_2_ff__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_2__DOT__not_ring_full)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__full_reg)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1__DOT__not_ring_full)) 
            & (((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU)))) 
               & (((0x11300U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                   & (0x11340U >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU)))) 
                  | ((0x2000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                             >> 0x1dU))) 
                     & (0x20bffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                               >> 0x1dU))))))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__empty_reg) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_0_ff__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_0__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1__DOT__not_ring_full)) 
             & (0x80000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU)))) 
            & (0x8fffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                       >> 0x1dU)))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__empty_reg) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_3_ff__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_3__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1__DOT__not_ring_full)) 
             & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU))))) 
            & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                       >> 0x1dU))) 
                  | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU)))) 
                 & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU))) 
                    | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                             >> 0x1dU))))) 
                & (0x20000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU)))) 
               & (0x2000cU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                       >> 0x1dU))))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_0_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)
                     ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)
                              ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_awfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_0_enqw_whas 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh5618 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)
                   ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)
                            ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)
                                     ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__empty_reg) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_4_ff__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_4__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1__DOT__not_ring_full)) 
             & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU))))) 
            & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                      >> 0x1dU))) | 
                 (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                      >> 0x1dU)))) 
                & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                   | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                            >> 0x1dU))))) 
               & ((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                       >> 0x1dU))) 
                  | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU)))))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_valid_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__CAN_FIRE_RL_single_step_div) 
            & ((0ULL == vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_op2) 
               | (0x21U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_count)))) 
           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__CAN_FIRE_RL_rl_capture_output) 
               & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__ff_ordering__DOT__data0_reg))) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_valid)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__tx_mbox_out_w_ena_whas 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__CAN_FIRE_RL_rl_capture_output) 
           & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__ff_ordering__DOT__data0_reg) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_out_0__DOT__empty_reg)) 
              | ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__ff_ordering__DOT__data0_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_valid))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___05FEN_mv_output 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__CAN_FIRE_RL_rl_capture_output) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__ff_ordering__DOT__data0_reg)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_out_0__DOT__empty_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__bht_index___05F_h8122 
        = (0xffU & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U] 
                       << 0x1eU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U] 
                                    >> 2U)) ^ (3U & 
                                               ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U] 
                                                 << 0x16U) 
                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U] 
                                                   >> 0xaU)))) 
                    ^ (0x10U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__rg_ghr) 
                                << 1U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143 
        = ((0x3fffffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9 
                                     >> 1U)) == (0x3fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])) 
                                                     << 0x3eU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
                                                        << 0x1eU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U])) 
                                                          >> 2U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_pending_req_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__CAN_FIRE_RL_rl_fill_from_memory) 
            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_read_mem_response_rv_port1___05Fread[0U] 
               >> 1U)) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__CAN_FIRE_RL_rl_capture_io_response));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl_49_SRL_mav_upd_on_trap_ca_ETC___05F_d675 
        = (1U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl 
                          >> (0x3fU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause)))) 
                 & (~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause) 
                       >> 6U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d670 
        = (1U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl 
                          >> (0x3fU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause)))) 
                 & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause) 
                    >> 6U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma___05FETC___05F_d7315 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma_trai_ETC___05F_d7301)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_ma_trai_ETC___05F_d7304)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_ma_trai_ETC___05F_d7308)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_ma_trai_ETC___05F_d7311)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma___05FETC___05F_d7332 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma_trai_ETC___05F_d7318)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_ma_trai_ETC___05F_d7321)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7325)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7328)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7347 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7333)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7336)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7340)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7343)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7363 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7349)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7352)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7356)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7359)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7269 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_train_ETC___05F_d7255)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_ma_train_ETC___05F_d7258)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_ma_train_ETC___05F_d7262)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_ma_train_ETC___05F_d7265)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_t_ETC___05F_d7284 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_train_ETC___05F_d7270)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_ma_train_ETC___05F_d7273)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_ma_train_ETC___05F_d7277)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_ma_train_ETC___05F_d7280)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_train_ETC___05F_d7469 
        = ((((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_train_ETC___05F_d7255) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_ma_train_ETC___05F_d7258) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1))) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_ma_train_ETC___05F_d7262) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2))) 
                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_ma_train_ETC___05F_d7265) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3))) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_train_ETC___05F_d7270) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                      | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_ma_train_ETC___05F_d7273) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5))) 
                     | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_ma_train_ETC___05F_d7277) 
                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6))) 
                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_ma_train_ETC___05F_d7280) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)))) 
                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_train_ETC___05F_d7286) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
                     | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_ma_train_ETC___05F_d7289) 
                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9))) 
                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_ma_trai_ETC___05F_d7293) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10))) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_ma_trai_ETC___05F_d7296) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)))) 
               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma_trai_ETC___05F_d7301) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_ma_trai_ETC___05F_d7304) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13))) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_ma_trai_ETC___05F_d7308) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14))) 
                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_ma_trai_ETC___05F_d7311) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)))) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma_trai_ETC___05F_d7318) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_ma_trai_ETC___05F_d7321) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17))) 
                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7325) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18))) 
                 | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7328) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)))) 
             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7333) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7336) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21))) 
                 | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7340) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22))) 
                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7343) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)))) 
            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7349) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                 | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7352) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25))) 
                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7356) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26))) 
               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7359) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)))) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7364) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7367) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29))) 
               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7371) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30))) 
              | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_ma_train___05FETC___05F_d7463) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_t_ETC___05F_d7300 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_train_ETC___05F_d7286)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))) 
                   & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_ma_train_ETC___05F_d7289)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)))) 
                  & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_ma_trai_ETC___05F_d7293)) 
                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)))) 
                 & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_ma_trai_ETC___05F_d7296)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[2U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[3U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[3U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370 
        = ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
            ? ((0x800U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                ? ((0x400U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                    ? ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_63)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_62))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_61)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_60)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_59)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_58))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_57)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_56))))
                    : ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_55)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_54))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_53)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_52)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_51)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_50))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_49)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_48)))))
                : ((0x400U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                    ? ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_47)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_46))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_45)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_44)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_43)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_42))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_41)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_40))))
                    : ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_39)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_38))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_37)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_36)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_35)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_34))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_33)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_32))))))
            : ((0x800U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                ? ((0x400U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                    ? ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_31)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_30))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_29)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_28)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_27)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_26))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_25)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_24))))
                    : ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_23)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_22))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_21)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_20)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_19)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_18))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_17)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_16)))))
                : ((0x400U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                    ? ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_15)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_14))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_13)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_12)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_11)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_10))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_9)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_8))))
                    : ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                        ? ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_7)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_6))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_5)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_4)))
                        : ((0x100U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                            ? ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_3)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_2))
                            : ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U])
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_1)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_0)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info___05F38_BITS_12_TO_7___05FETC___05F_d858 
        = ((0x3fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[1U] 
                      << 0x19U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_release_info[0U] 
                                   >> 7U))) == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__rg_recent_req));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__CAN_FIRE_RL_mkConnectionGetPut)
            ? (0x10000000000ULL | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_core_respone__DOT__data0_reg)
            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv);
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[0U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[1U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[2U] 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__data0_reg[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[0U] 
        = (IData)((((QData)((IData)((0x3ffffU & ((IData)(0x3ffffU) 
                                                 << 
                                                 (0x1fU 
                                                  & ((IData)(9U) 
                                                     * 
                                                     (3U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                                                 >> 8U))))))))) 
                    << 0x2cU) | (0xfffffffffffULL & 
                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                  >> 0x14U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[1U] 
        = ((0xc0000000U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_satp 
                                    >> 0x2cU)) << 0x1eU)) 
           | (IData)(((((QData)((IData)((0x3ffffU & 
                                         ((IData)(0x3ffffU) 
                                          << (0x1fU 
                                              & ((IData)(9U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                                             >> 8U))))))))) 
                        << 0x2cU) | (0xfffffffffffULL 
                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                        >> 0x14U))) 
                      >> 0x20U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[2U] 
        = ((0xffffffc0U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__tag_vpn___05Fh7330 
                           << 6U)) | (0x3fU & ((IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_satp 
                                                        >> 0x2cU)) 
                                               >> 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[3U] 
        = ((0x1feU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                               >> 0xaU)) << 1U)) | 
           (0x3fU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__tag_vpn___05Fh7330 
                     >> 0x1aU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[0U] 
        = (IData)((((QData)((IData)((0x3ffffU & ((IData)(0x3ffffU) 
                                                 << 
                                                 (0x1fU 
                                                  & ((IData)(9U) 
                                                     * 
                                                     (3U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                                                 >> 8U))))))))) 
                    << 0x2cU) | (0xfffffffffffULL & 
                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                  >> 0x14U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[1U] 
        = ((0xc0000000U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_satp 
                                    >> 0x2cU)) << 0x1eU)) 
           | (IData)(((((QData)((IData)((0x3ffffU & 
                                         ((IData)(0x3ffffU) 
                                          << (0x1fU 
                                              & ((IData)(9U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                                             >> 8U))))))))) 
                        << 0x2cU) | (0xfffffffffffULL 
                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                                        >> 0x14U))) 
                      >> 0x20U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[2U] 
        = ((0xffffffc0U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__tag_vpn___05Fh5808 
                           << 6U)) | (0x3fU & ((IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_satp 
                                                        >> 0x2cU)) 
                                               >> 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__MUX_v_vpn_tag_0_write_1___05FVAL_1[3U] 
        = ((0x1feU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                               >> 0xaU)) << 1U)) | 
           (0x3fU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__tag_vpn___05Fh5808 
                     >> 0x1aU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__WILL_FIRE_RL_rl_itlb_req_to_ptwalk 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_request_to_ptw__DOT__empty_reg) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__full_reg)) 
            & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_ptw_state))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_dtlb_req_to_ptwalk)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_request_to_ptw_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__CAN_FIRE_RL_rl_send_response) 
            & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                  >> 0xbU))) & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                                >> 0xcU));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5764 
        = ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3998 
            << 8U) | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpcfg0_pmp0cfg_warl)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1358 
        = ((0x1ffffffeU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                           >> 2U)) | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                   >> 0x1bU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1358 
        = ((0x1ffffffeU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                           >> 2U)) | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                   >> 0x1bU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1138 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 0x13U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh409 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[0U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh918 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 0xbU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1138 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 0x13U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh918 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 0xbU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh409 
        = ((0x1ffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                            << 0x1eU) | (0x3ffffffeU 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[0U] 
                                            >> 2U)))) 
           | (2U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                           >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_imem_line_request 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__fetch_xactor_crg_rd_addr_full_port2___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_read_mem_request__DOT__empty_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_rd_request__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_rd_request__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__ring_empty 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__ring_empty;
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0][0U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0][1U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0][2U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v0[2U];
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr__v1) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[0U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[0U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[0U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[1U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[1U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[1U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[2U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[2U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[2U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[3U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[3U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[3U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[4U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[4U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[4U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[5U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[5U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[5U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[6U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[6U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__arr[6U][2U] = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__head 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__head;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__hasodata 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__hasodata;
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_write_request)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_addr_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_data_full_port1___05Fread 
        = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_write_response) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_write_request))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_data_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo_DEQ 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__m_xactor_crg_rd_data_full_port2___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_rfifo__DOT__empty_reg));
    if (vlTOPp->RST_N) {
        if (vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_wfifo_DEQ) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_wfifo__DOT__full_reg = 1U;
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_wfifo__DOT__full_reg = 1U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__registerfile__DOT__initialize_EN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__registerfile__DOT__initialize) 
           & (0x1fU == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__registerfile__DOT__rg_index)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_rg_rd_counter_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_send_error_response) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_rg_rd_counter_892_EQ_axi4_err_rg_rd_l_ETC___05F_d1894)))
            ? (0xffU & ((IData)(1U) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_rg_rd_counter)))
            : 0U);
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_rg_rd_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__data0_reg;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_capture_response_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_response)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_capture_response));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__new_address___05Fh2788 
        = ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                    >> 0x1dU)) + ((IData)(1U) << (7U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                                             >> 0x12U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__x___05Fh2833 
        = (7U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                          >> 0x12U)) + ((3U == (0xffU 
                                                & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                                           >> 0x15U))))
                                         ? 2U : ((7U 
                                                  == 
                                                  (0xffU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                                              >> 0x15U))))
                                                  ? 3U
                                                  : 
                                                 ((0xfU 
                                                   == 
                                                   (0xffU 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                                               >> 0x15U))))
                                                   ? 4U
                                                   : 1U)))));
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_rd_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_rd_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__data0_reg;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__new_address___05Fh2383 
        = ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                    >> 0x1dU)) + ((IData)(1U) << (7U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                                             >> 0x12U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__x___05Fh2428 
        = (7U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                          >> 0x12U)) + ((3U == (0xffU 
                                                & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                                           >> 0x15U))))
                                         ? 2U : ((7U 
                                                  == 
                                                  (0xffU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                                              >> 0x15U))))
                                                  ? 3U
                                                  : 
                                                 ((0xfU 
                                                   == 
                                                   (0xffU 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                                               >> 0x15U))))
                                                   ? 4U
                                                   : 1U)))));
    if (vlTOPp->RST_N) {
        if (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_state_EN) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_state 
                = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_read_request) 
                   & (0U != (0xffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_rg_rd_addr 
                                              >> 0x15U)))));
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_state = 0U;
    }
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__CAN_FIRE_RL_uart_ifc_uart_receive_buffer_shift) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__uart_ifc_uart_vrRecvBuffer_3 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__uart_ifc_uart_vrRecvBuffer_4;
    }
    if (vlTOPp->mkTbSoc__DOT__CAN_FIRE_RL_uart_ifc_uart_receive_buffer_shift) {
        vlTOPp->mkTbSoc__DOT__uart_ifc_uart_vrRecvBuffer_3 
            = vlTOPp->mkTbSoc__DOT__uart_ifc_uart_vrRecvBuffer_4;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_xactor_ff_response_FULL_N 
        = (1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_xactor_ff_response__DOT__empty_reg)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_res_count_write_1___05FPSEL_1)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi 
        = (((((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_xactor_ff_request_rv[2U] 
                  >> 8U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__empty_reg)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__empty_reg)) 
            & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_state))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh10704 
        = ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[2U])) 
             << 0x37U) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U])) 
                           << 0x17U) | ((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U])) 
                                        >> 9U))) >> 
           (0x38U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                              >> 0x1dU)) << 3U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh10751 
        = (0xffU & ((0xffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U] 
                               << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U] 
                                            >> 1U))) 
                    >> (7U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                      >> 0x1dU)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_07_EQ_rg_child_burst_66___05F_d308 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count) 
           == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count) 
           == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__remainder___05Fh499[0U] 
        = ((0xfffffffeU & ((IData)((((QData)((IData)(
                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U])))) 
                           << 1U)) | (1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[1U] 
                                            >> 0x1eU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__remainder___05Fh499[1U] 
        = ((1U & ((IData)((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U])))) 
                  >> 0x1fU)) | (0xfffffffeU & ((IData)(
                                                       ((((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U]))) 
                                                        >> 0x20U)) 
                                               << 1U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__remainder___05Fh499[2U] 
        = (1U & ((IData)(((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U]))) 
                          >> 0x20U)) >> 0x1fU));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d20 
        = (((0xfffffffffffffffeULL & (((QData)((IData)(
                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[1U])) 
                                       << 0x21U) | 
                                      ((QData)((IData)(
                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__IF_partial_BITS_126_TO_63_ULT_rg_op2_0_THEN_pa_ETC___05F_d16[0U])) 
                                       << 1U))) | (QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__partial[1U] 
                                                                      >> 0x1eU))))) 
           < vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__div___DOT__rg_op2);
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12 
        = (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__empty_reg) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_arfifo__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_2__DOT__not_ring_full)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2__DOT__not_ring_full)) 
             & ((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                  | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU)))) 
                 & ((0x1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                    | (0x10fffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))))) 
                & ((((0x11300U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))) 
                     & (0x11340U >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                             >> 0x1dU)))) 
                    | ((0x2000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                               >> 0x1dU))) 
                       & (0x20bffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                                 >> 0x1dU))))) 
                   | ((0x100U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                      & (0x10fU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU))))))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__empty_reg) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_0__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2__DOT__not_ring_full)) 
              & (0x80000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU)))) 
             & (0x8fffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                        >> 0x1dU)))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14 
        = (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__empty_reg) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_4__DOT__not_ring_full)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2__DOT__not_ring_full)) 
             & ((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                  | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU)))) 
                 & ((0x1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                    | (0x10fffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))))) 
                & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                     | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU)))) 
                    & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                              >> 0x1dU))) 
                       | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                                >> 0x1dU))))) 
                   & ((0x100U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                      | (0x10fU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                           >> 0x1dU))))))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)
                              ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_1_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__empty_reg) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_1__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2__DOT__not_ring_full)) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                  | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                            >> 0x1dU))))) 
              & (0x1000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                     >> 0x1dU)))) & 
             (0x10fffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg 
                                   >> 0x1dU)))) & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start_address_1_ULT_rg_end_address_8___05F_d39 
        = (vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start_address 
           < vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_end_address);
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_data_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_configure_registers)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_data_full));
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_rg_wr_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__data0_reg;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__MUX_axi4_err_s_xactor_rg_wr_resp_write_1___05FSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_write_request_data_channel) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_rg_wr_data[0U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_data_full_port1___05Fread 
        = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_write_request_data_channel) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_receive_write_request))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_data_full));
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_rg_wr_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__data0_reg;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__MUX_rg_wr_state_write_1___05FSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_response) 
           & vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_wr_data[0U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0_ena 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_request) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_response));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_data_full_port1___05Fread 
        = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_response) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_request))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_data_full));
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_wr_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__data0_reg;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_tick_D_IN 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_tick)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_FULL_N 
        = (1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request__DOT__empty_reg)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__MUX_clint_ifc_rg_mtip_write_1___05FSEL_1 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req) 
            & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
               >> 4U)) & (0x800U == (0x1fffffffU & 
                                     ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                         << 0x18U) 
                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                           >> 8U)) 
                                       - (IData)(0x2000000U)) 
                                      >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__MUX_clint_ifc_rg_mtime_inner_reg_write_1___05FSEL_2 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req) 
            & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
               >> 4U)) & (0x17ffU == (0x1fffffffU & 
                                      ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                          << 0x18U) 
                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                            >> 8U)) 
                                        - (IData)(0x2000000U)) 
                                       >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__resp_prdata___05Fh10648 
        = ((((0U == (0x1fffffffU & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                       << 0x18U) | 
                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                       >> 8U)) - (IData)(0x2000000U)) 
                                    >> 3U))) ? ((0U 
                                                 == 
                                                 (3U 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                        >> 8U))))
                                                 ? (IData)(
                                                           ((QData)((IData)(
                                                                            (1U 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_msip_inner_reg)))) 
                                                            >> 
                                                            (0x38U 
                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                                 << 0x1bU) 
                                                                | (0x7fffff8U 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                                      >> 5U))))))
                                                 : 0U)
              : 0U) | ((0x800U == (0x1fffffffU & ((
                                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                     << 0x18U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                       >> 8U)) 
                                                   - (IData)(0x2000000U)) 
                                                  >> 3U)))
                        ? (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                   >> (0x38U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                 << 0x1bU) 
                                                | (0x7fffff8U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                      >> 5U))))))
                        : 0U)) | ((0x17ffU == (0x1fffffffU 
                                               & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                     << 0x18U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                       >> 8U)) 
                                                   - (IData)(0x2000000U)) 
                                                  >> 3U)))
                                   ? (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                              >> (0x38U 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                      << 0x1bU) 
                                                     | (0x7fffff8U 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                           >> 5U))))))
                                   : 0U));
    if ((0U == (7U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                       << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                    >> 8U))))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
            = (QData)((IData)(((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                << 0x1cU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[0U] 
                                             >> 4U))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70 
            = (0xffU & (0xfU & vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[0U]));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
            = ((QData)((IData)(((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                 << 0x1cU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[0U] 
                                              >> 4U)))) 
               << (0x38U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                             << 0x1bU) | (0x7fffff8U 
                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                             >> 5U)))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70 
            = (0xffU & ((0xfU & vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[0U]) 
                        << (7U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                   << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                >> 8U)))));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb_RDY_put_core_request_put 
        = ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_sfence)) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_tlb_miss))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_core_respone__DOT__full_reg)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_request_to_ptw__DOT__full_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_ptwalk_resp_to_itlb 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_tlb_miss) 
              & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_sfence))) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_core_respone__DOT__full_reg)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__empty_reg)) 
           & (1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_ptw_state)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__x___05Fh2661 
        = ((0x800U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev[0U])
            ? (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev[1U] 
                      << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev[0U] 
                                   >> 1U))) : 1U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev_9_BITS_13_TO_12_0_EQ_rg_eEpoch_1_CONCA_ETC___05F_d64 
        = ((3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev[1U] 
                   << 0x14U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__rg_prev[0U] 
                                >> 0xcU))) == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage1__DOT__curr_epoch___05Fh1651));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__empty_reg) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_awfifo__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_2_ff__DOT__full_reg)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_2__DOT__not_ring_full)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__full_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2__DOT__not_ring_full)) 
             & (((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU)))) 
                & (((0x11300U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU))) 
                    & (0x11340U >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                            >> 0x1dU)))) 
                   | ((0x2000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                              >> 0x1dU))) 
                      & (0x20bffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                                >> 0x1dU))))))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10 
        = ((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__empty_reg) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__full_reg)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_0_ff__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_0__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2__DOT__not_ring_full)) 
              & (0x80000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU)))) 
             & (0x8fffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU)))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13 
        = ((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__empty_reg) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__full_reg)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_3_ff__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_3__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2__DOT__not_ring_full)) 
              & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU))))) 
             & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                   | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU)))) 
                  & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                            >> 0x1dU))) 
                     | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                              >> 0x1dU))))) 
                 & (0x20000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU)))) 
                & (0x2000cU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh5653 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_0_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_0_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh5618));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_1_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)
                     ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)
                              ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_enqw_whas 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh5915 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)
                   ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)
                            ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)
                                     ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14 
        = ((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__empty_reg) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__full_reg)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_4_ff__DOT__full_reg)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_4__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2__DOT__not_ring_full)) 
              & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU))) 
                 | (0x8fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU))))) 
             & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                       >> 0x1dU))) 
                  | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                         >> 0x1dU)))) 
                 & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                           >> 0x1dU))) 
                    | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                             >> 0x1dU))))) 
                & ((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                        >> 0x1dU))) 
                   | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg 
                                          >> 0x1dU)))))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_13 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_mbox_out_ff__DOT__not_ring_full) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__tx_mbox_out_w_ena_whas));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_out_0_FULL_N 
        = (1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_out_0__DOT__empty_reg)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___05FEN_mv_output)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__y___05Fh379939 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__x___05Fh379938 
        = (0x3fU & ((((((((((((((((((((((((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                 + 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30))) 
                                                + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29))) 
                                               + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))) 
                                              + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27))) 
                                             + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26))) 
                                            + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25))) 
                                           + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))) 
                                          + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23))) 
                                         + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22))) 
                                        + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21))) 
                                       + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))) 
                                      + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19))) 
                                     + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18))) 
                                    + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17))) 
                                   + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))) 
                                  + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15))) 
                                 + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14))) 
                                + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13))) 
                               + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))) 
                              + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11))) 
                             + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10))) 
                            + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9))) 
                           + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))) 
                          + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7))) 
                         + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6))) 
                        + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5))) 
                       + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4))) 
                      + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3))) 
                     + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2))) 
                    + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav___05FETC___05F_d6787 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))) 
                   | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                         >> 1U))) & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143)) 
                                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9))) 
                                     | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                           >> 1U)))) 
                 & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138)) 
                       | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10))) 
                      | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                            >> 1U))) & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133)) 
                                         | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11))) 
                                        | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                              >> 1U)))) 
                    & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128)) 
                          | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))) 
                         | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                               >> 1U))) & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123)) 
                                            | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13))) 
                                           | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                 >> 1U)))) 
                       & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14))) 
                            | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                  >> 1U))) & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113)) 
                                               | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15))) 
                                              | (~ 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                  >> 1U)))) 
                          & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108)) 
                                | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))) 
                               | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                     >> 1U))) & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103)) 
                                                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17))) 
                                                 | (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                     >> 1U)))) 
                             & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98)) 
                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18))) 
                                  | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                        >> 1U))) & 
                                 (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93)) 
                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19))) 
                                  | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                        >> 1U)))) & 
                                (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88)) 
                                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))) 
                                   | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                         >> 1U))) & 
                                  (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83)) 
                                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21))) 
                                   | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                         >> 1U)))) 
                                 & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78)) 
                                       | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22))) 
                                      | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                            >> 1U))) 
                                     & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73)) 
                                         | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23))) 
                                        | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                              >> 1U)))) 
                                    & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68)) 
                                          | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))) 
                                         | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                               >> 1U))) 
                                        & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63)) 
                                            | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25))) 
                                           | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                 >> 1U)))) 
                                       & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58)) 
                                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26))) 
                                            | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                  >> 1U))) 
                                           & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53)) 
                                               | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27))) 
                                              | (~ 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                  >> 1U)))) 
                                          & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48)) 
                                                | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))) 
                                               | (~ 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                   >> 1U))) 
                                              & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43)) 
                                                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29))) 
                                                 | (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                     >> 1U)))) 
                                             & ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38)) 
                                                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30))) 
                                                 | (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                     >> 1U))) 
                                                & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33)) 
                                                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31))) 
                                                   | (~ 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                       >> 1U))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav___05FETC___05F_d6983 
        = (1U & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148)) 
                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))) 
                   | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U])) 
                  & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143)) 
                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9))) 
                     | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U]))) 
                 & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138)) 
                       | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10))) 
                      | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U])) 
                     & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133)) 
                         | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11))) 
                        | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U]))) 
                    & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128)) 
                          | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))) 
                         | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U])) 
                        & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123)) 
                            | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13))) 
                           | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U]))) 
                       & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14))) 
                            | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U])) 
                           & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113)) 
                               | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15))) 
                              | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U]))) 
                          & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108)) 
                                | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))) 
                               | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U])) 
                              & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103)) 
                                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17))) 
                                 | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U]))) 
                             & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98)) 
                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18))) 
                                  | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U])) 
                                 & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93)) 
                                     | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19))) 
                                    | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U]))) 
                                & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88)) 
                                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))) 
                                     | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U])) 
                                    & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83)) 
                                        | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21))) 
                                       | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U]))) 
                                   & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78)) 
                                         | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22))) 
                                        | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U])) 
                                       & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73)) 
                                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23))) 
                                          | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U]))) 
                                      & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68)) 
                                            | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))) 
                                           | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U])) 
                                          & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63)) 
                                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25))) 
                                             | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U]))) 
                                         & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58)) 
                                               | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26))) 
                                              | (~ 
                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U])) 
                                             & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53)) 
                                                 | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27))) 
                                                | (~ 
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U]))) 
                                            & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48)) 
                                                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))) 
                                                 | (~ 
                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U])) 
                                                & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43)) 
                                                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29))) 
                                                   | (~ 
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U]))) 
                                               & ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38)) 
                                                    | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30))) 
                                                   | (~ 
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U])) 
                                                  & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33)) 
                                                      | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31))) 
                                                     | (~ 
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U])))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6853 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 1U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 1U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 1U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 1U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 1U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 1U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 1U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 1U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 1U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 1U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 1U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 1U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 1U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 1U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 1U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 1U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 1U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 1U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 1U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 1U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 1U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 1U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 1U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1004 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1cU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1cU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1cU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1cU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1cU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1cU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1cU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1cU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1cU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1cU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1cU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1cU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1cU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1cU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1cU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1cU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1cU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1cU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1cU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1cU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1cU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1cU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1cU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1cU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1100 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1bU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1bU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1bU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1bU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1bU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1bU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1bU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1bU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1bU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1bU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1bU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1bU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1bU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1bU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1bU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1bU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1bU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1bU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1bU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1bU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1bU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1bU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1bU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1bU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1195 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1aU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1aU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1aU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1aU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1aU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1aU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1aU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1aU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1aU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1aU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1aU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1aU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1aU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1aU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1aU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1aU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1aU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1aU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1aU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1aU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1aU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1aU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1aU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1aU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1291 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x19U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x19U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x19U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x19U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x19U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x19U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x19U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x19U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x19U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x19U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x19U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x19U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x19U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x19U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x19U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x19U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x19U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x19U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x19U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x19U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x19U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x19U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x19U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x19U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1386 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x18U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x18U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x18U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x18U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x18U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x18U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x18U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x18U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x18U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x18U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x18U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x18U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x18U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x18U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x18U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x18U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x18U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x18U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x18U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x18U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x18U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x18U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x18U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x18U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1482 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x17U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x17U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x17U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x17U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x17U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x17U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x17U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x17U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x17U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x17U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x17U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x17U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x17U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x17U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x17U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x17U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x17U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x17U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x17U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x17U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x17U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x17U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x17U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x17U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1577 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x16U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x16U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x16U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x16U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x16U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x16U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x16U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x16U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x16U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x16U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x16U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x16U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x16U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x16U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x16U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x16U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x16U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x16U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x16U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x16U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x16U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x16U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x16U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x16U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1673 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x15U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x15U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x15U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x15U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x15U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x15U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x15U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x15U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x15U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x15U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x15U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x15U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x15U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x15U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x15U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x15U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x15U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x15U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x15U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x15U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x15U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x15U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x15U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x15U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1768 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x14U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x14U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x14U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x14U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x14U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x14U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x14U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x14U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x14U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x14U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x14U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x14U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x14U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x14U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x14U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x14U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x14U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x14U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x14U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x14U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x14U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x14U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x14U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x14U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1864 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x13U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x13U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x13U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x13U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x13U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x13U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x13U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x13U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x13U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x13U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x13U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x13U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x13U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x13U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x13U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x13U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x13U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x13U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x13U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x13U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x13U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x13U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x13U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x13U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1959 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x12U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x12U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x12U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x12U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x12U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x12U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x12U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x12U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x12U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x12U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x12U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x12U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x12U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x12U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x12U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x12U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x12U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x12U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x12U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x12U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x12U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x12U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x12U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x12U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2055 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x11U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x11U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x11U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x11U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x11U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x11U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x11U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x11U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x11U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x11U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x11U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x11U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x11U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x11U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x11U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x11U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x11U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x11U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x11U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x11U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x11U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x11U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x11U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x11U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2150 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x10U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x10U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x10U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x10U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x10U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x10U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x10U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x10U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x10U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x10U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x10U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x10U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x10U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x10U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x10U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x10U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x10U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x10U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x10U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x10U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x10U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x10U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x10U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x10U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2246 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xfU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xfU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xfU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xfU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xfU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xfU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xfU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xfU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xfU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xfU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xfU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xfU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xfU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xfU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xfU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xfU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xfU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xfU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xfU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xfU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xfU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xfU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xfU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xfU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2341 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xeU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xeU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xeU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xeU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xeU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xeU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xeU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xeU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xeU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xeU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xeU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xeU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xeU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xeU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xeU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xeU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xeU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xeU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xeU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xeU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xeU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xeU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xeU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xeU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2437 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xdU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xdU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xdU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xdU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xdU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xdU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xdU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xdU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xdU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xdU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xdU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xdU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xdU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xdU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xdU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xdU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xdU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xdU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xdU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xdU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xdU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xdU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xdU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xdU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2532 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xcU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xcU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xcU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xcU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xcU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xcU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xcU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xcU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xcU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xcU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xcU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xcU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xcU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xcU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xcU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xcU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xcU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xcU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xcU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xcU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xcU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xcU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xcU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xcU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2628 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xbU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xbU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xbU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xbU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xbU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xbU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xbU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xbU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xbU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xbU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xbU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xbU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xbU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xbU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xbU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xbU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xbU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xbU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xbU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xbU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xbU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xbU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xbU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xbU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2723 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0xaU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                >> 0xaU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                   >> 0xaU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                     >> 0xaU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                      >> 0xaU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                        >> 0xaU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                         >> 0xaU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                           >> 0xaU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                            >> 0xaU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                              >> 0xaU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                               >> 0xaU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                 >> 0xaU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                  >> 0xaU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                    >> 0xaU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                     >> 0xaU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                       >> 0xaU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                        >> 0xaU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                          >> 0xaU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                           >> 0xaU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                             >> 0xaU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                              >> 0xaU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0xaU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0xaU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0xaU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2819 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 9U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 9U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 9U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 9U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 9U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 9U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 9U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 9U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 9U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 9U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 9U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 9U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 9U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 9U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 9U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 9U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 9U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 9U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 9U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 9U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 9U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 9U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 9U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 9U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2914 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 8U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 8U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 8U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 8U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 8U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 8U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 8U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 8U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 8U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 8U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 8U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 8U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 8U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 8U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 8U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 8U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 8U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 8U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 8U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 8U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 8U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 8U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 8U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 8U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3010 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 7U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 7U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 7U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 7U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 7U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 7U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 7U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 7U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 7U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 7U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 7U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 7U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 7U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 7U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 7U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 7U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 7U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 7U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 7U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 7U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 7U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 7U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 7U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 7U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3105 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 6U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 6U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 6U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 6U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 6U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 6U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 6U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 6U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 6U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 6U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 6U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 6U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 6U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 6U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 6U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 6U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 6U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 6U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 6U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 6U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 6U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 6U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 6U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 6U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3201 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 5U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 5U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 5U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 5U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 5U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 5U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 5U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 5U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 5U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 5U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 5U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 5U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 5U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 5U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 5U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 5U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 5U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 5U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 5U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 5U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 5U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 5U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 5U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 5U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3296 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 4U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 4U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 4U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 4U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 4U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 4U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 4U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 4U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 4U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 4U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 4U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 4U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 4U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 4U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 4U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 4U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 4U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 4U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 4U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 4U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 4U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 4U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 4U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 4U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d336 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[2U] 
                >> 3U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[2U] 
                              >> 3U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[2U] 
                                               >> 3U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[2U] 
                                                 >> 3U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[2U] 
                                                  >> 3U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[2U] 
                                                    >> 3U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[2U] 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[2U] 
                                                       >> 3U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[2U] 
                                                        >> 3U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[2U] 
                                                          >> 3U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[2U] 
                                                           >> 3U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[2U] 
                                                             >> 3U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[2U] 
                                                              >> 3U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[2U] 
                                                                >> 3U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[2U] 
                                                                 >> 3U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[2U] 
                                                                   >> 3U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[2U] 
                                                                    >> 3U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[2U] 
                                                                      >> 3U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[2U] 
                                                                       >> 3U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[2U] 
                                                                         >> 3U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[2U] 
                                                                          >> 3U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[2U] 
                                                                            >> 3U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[2U] 
                                                                            >> 3U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[2U] 
                                                                              >> 3U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3392 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 3U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 3U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 3U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 3U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 3U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 3U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 3U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 3U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 3U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 3U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 3U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 3U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 3U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 3U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 3U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 3U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 3U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 3U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 3U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 3U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 3U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 3U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 3U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3487 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 2U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 2U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 2U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 2U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 2U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 2U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 2U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 2U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 2U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 2U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 2U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 2U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 2U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 2U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 2U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 2U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 2U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 2U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 2U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 2U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 2U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 2U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 2U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 2U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3583 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                              >> 1U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                               >> 1U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                 >> 1U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                  >> 1U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                    >> 1U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                     >> 1U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                       >> 1U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                        >> 1U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                          >> 1U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                           >> 1U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                             >> 1U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                              >> 1U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                >> 1U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                 >> 1U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                   >> 1U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                    >> 1U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                      >> 1U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                       >> 1U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                         >> 1U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                          >> 1U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                            >> 1U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                            >> 1U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                              >> 1U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3678 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U]) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U])) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U]) 
               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U])) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U]) 
                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U])) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U]) 
                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U])) 
                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                         & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U]) 
                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U])) 
                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U]) 
                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                              & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U])) 
                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U]) 
                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U])) 
                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U]) 
                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U])) 
                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U]) 
                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U])) 
                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U]) 
                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U])) 
                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U]) 
                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U])) 
                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U]) 
                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U])))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3774 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1fU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1fU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1fU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1fU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1fU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1fU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1fU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1fU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1fU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1fU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1fU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1fU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1fU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1fU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1fU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1fU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1fU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1fU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1fU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1fU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1fU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1fU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1fU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1fU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3869 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1eU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1eU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1eU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1eU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1eU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1eU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1eU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1eU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1eU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1eU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1eU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1eU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1eU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1eU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1eU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1eU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1eU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1eU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1eU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1eU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1eU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1eU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1eU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1eU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3965 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1dU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1dU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1dU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1dU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1dU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1dU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1dU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1dU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1dU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1dU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1dU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1dU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1dU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1dU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1dU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1dU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1dU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1dU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1dU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1dU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1dU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1dU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1dU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1dU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4060 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1cU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1cU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1cU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1cU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1cU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1cU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1cU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1cU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1cU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1cU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1cU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1cU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1cU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1cU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1cU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1cU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1cU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1cU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1cU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1cU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1cU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1cU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1cU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1cU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4156 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1bU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1bU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1bU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1bU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1bU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1bU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1bU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1bU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1bU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1bU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1bU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1bU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1bU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1bU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1bU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1bU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1bU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1bU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1bU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1bU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1bU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1bU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1bU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1bU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4251 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x1aU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x1aU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x1aU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x1aU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x1aU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x1aU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x1aU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x1aU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x1aU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x1aU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x1aU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x1aU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x1aU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x1aU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x1aU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x1aU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x1aU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x1aU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x1aU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x1aU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x1aU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x1aU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x1aU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x1aU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d431 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[2U] 
                >> 2U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[2U] 
                              >> 2U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[2U] 
                                               >> 2U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[2U] 
                                                 >> 2U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[2U] 
                                                  >> 2U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[2U] 
                                                    >> 2U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[2U] 
                                                     >> 2U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[2U] 
                                                       >> 2U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[2U] 
                                                        >> 2U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[2U] 
                                                          >> 2U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[2U] 
                                                           >> 2U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[2U] 
                                                             >> 2U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[2U] 
                                                              >> 2U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[2U] 
                                                                >> 2U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[2U] 
                                                                 >> 2U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[2U] 
                                                                   >> 2U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[2U] 
                                                                    >> 2U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[2U] 
                                                                      >> 2U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[2U] 
                                                                       >> 2U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[2U] 
                                                                         >> 2U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[2U] 
                                                                          >> 2U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[2U] 
                                                                            >> 2U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[2U] 
                                                                            >> 2U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[2U] 
                                                                              >> 2U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4347 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x19U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x19U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x19U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x19U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x19U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x19U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x19U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x19U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x19U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x19U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x19U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x19U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x19U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x19U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x19U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x19U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x19U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x19U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x19U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x19U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x19U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x19U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x19U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x19U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4442 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x18U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x18U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x18U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x18U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x18U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x18U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x18U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x18U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x18U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x18U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x18U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x18U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x18U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x18U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x18U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x18U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x18U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x18U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x18U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x18U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x18U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x18U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x18U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x18U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4538 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x17U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x17U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x17U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x17U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x17U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x17U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x17U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x17U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x17U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x17U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x17U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x17U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x17U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x17U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x17U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x17U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x17U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x17U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x17U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x17U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x17U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x17U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x17U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x17U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4633 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x16U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x16U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x16U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x16U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x16U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x16U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x16U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x16U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x16U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x16U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x16U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x16U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x16U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x16U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x16U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x16U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x16U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x16U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x16U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x16U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x16U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x16U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x16U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x16U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4729 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x15U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x15U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x15U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x15U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x15U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x15U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x15U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x15U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x15U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x15U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x15U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x15U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x15U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x15U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x15U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x15U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x15U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x15U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x15U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x15U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x15U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x15U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x15U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x15U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4824 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x14U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x14U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x14U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x14U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x14U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x14U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x14U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x14U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x14U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x14U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x14U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x14U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x14U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x14U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x14U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x14U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x14U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x14U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x14U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x14U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x14U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x14U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x14U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x14U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4920 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x13U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x13U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x13U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x13U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x13U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x13U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x13U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x13U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x13U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x13U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x13U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x13U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x13U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x13U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x13U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x13U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x13U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x13U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x13U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x13U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x13U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x13U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x13U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x13U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5015 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x12U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x12U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x12U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x12U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x12U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x12U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x12U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x12U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x12U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x12U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x12U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x12U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x12U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x12U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x12U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x12U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x12U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x12U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x12U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x12U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x12U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x12U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x12U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x12U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5111 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x11U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x11U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x11U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x11U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x11U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x11U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x11U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x11U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x11U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x11U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x11U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x11U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x11U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x11U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x11U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x11U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x11U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x11U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x11U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x11U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x11U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x11U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x11U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x11U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5206 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0x10U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                 >> 0x10U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                     >> 0x10U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                       >> 0x10U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                        >> 0x10U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                          >> 0x10U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                           >> 0x10U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                             >> 0x10U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                              >> 0x10U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                                >> 0x10U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                                 >> 0x10U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                   >> 0x10U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                    >> 0x10U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                      >> 0x10U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                       >> 0x10U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                         >> 0x10U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                          >> 0x10U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                            >> 0x10U))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                             >> 0x10U)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                               >> 0x10U))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                                >> 0x10U)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0x10U))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0x10U)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0x10U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d527 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[2U] 
                >> 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[2U] 
                              >> 1U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[2U] 
                                               >> 1U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[2U] 
                                                 >> 1U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[2U] 
                                                  >> 1U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[2U] 
                                                    >> 1U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[2U] 
                                                     >> 1U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[2U] 
                                                       >> 1U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[2U] 
                                                        >> 1U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[2U] 
                                                          >> 1U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[2U] 
                                                           >> 1U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[2U] 
                                                             >> 1U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[2U] 
                                                              >> 1U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[2U] 
                                                                >> 1U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[2U] 
                                                                 >> 1U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[2U] 
                                                                   >> 1U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[2U] 
                                                                    >> 1U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[2U] 
                                                                      >> 1U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[2U] 
                                                                       >> 1U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[2U] 
                                                                         >> 1U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[2U] 
                                                                          >> 1U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[2U] 
                                                                            >> 1U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[2U] 
                                                                            >> 1U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[2U] 
                                                                              >> 1U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5302 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xfU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xfU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xfU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xfU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xfU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xfU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xfU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xfU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xfU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xfU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xfU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xfU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xfU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xfU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xfU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xfU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xfU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xfU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xfU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xfU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xfU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xfU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xfU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xfU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5397 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xeU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xeU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xeU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xeU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xeU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xeU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xeU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xeU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xeU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xeU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xeU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xeU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xeU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xeU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xeU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xeU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xeU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xeU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xeU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xeU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xeU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xeU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xeU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xeU))))))))))))));
}
