// Seed: 3770599504
module module_0 (
    output uwire id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input uwire id_8
);
  wire id_10;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_5;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
endmodule
