{"sha": "6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmRlYmJmZjZjYTNjM2VlN2EzZTA4YTY1ZjFmZTE3OTA0ZTBhNTJkNw==", "commit": {"author": {"name": "Andre Simoes Dias Vieira", "email": "andre.simoesdiasvieira@arm.com", "date": "2020-03-23T17:23:25Z"}, "committer": {"name": "Andre Vieira", "email": "andre.simoesdiasvieira@arm.com", "date": "2020-03-23T17:45:26Z"}, "message": "arm: Add earlyclobber to MVE instructions that require it\n\nThis patch adds an earlyclobber to the MVE instructions that require it and were\nmissing it. These are vrev64 and 32-bit element variants of vcadd, vhcadd vcmul,\nvmull[bt] and vqdmull[bt].\n\ngcc/ChangeLog:\n2020-03-23  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n\n\t* config/arm/mve.md (earlyclobber_32): New mode attribute.\n\t(mve_vrev64q_*, mve_vcaddq*, mve_vhcaddq_*, mve_vcmulq_*,\n\t mve_vmull[bt]q_*, mve_vqdmull[bt]q_*): Add appropriate early clobbers.", "tree": {"sha": "18c6800c25d9a4a48c18470e3e42744cf81ad308", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/18c6800c25d9a4a48c18470e3e42744cf81ad308"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7/comments", "author": {"login": "avieira-arm", "id": 68072104, "node_id": "MDQ6VXNlcjY4MDcyMTA0", "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4", "gravatar_id": "", "url": "https://api.github.com/users/avieira-arm", "html_url": "https://github.com/avieira-arm", "followers_url": "https://api.github.com/users/avieira-arm/followers", "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}", "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions", "organizations_url": "https://api.github.com/users/avieira-arm/orgs", "repos_url": "https://api.github.com/users/avieira-arm/repos", "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/avieira-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "avieira-arm", "id": 68072104, "node_id": "MDQ6VXNlcjY4MDcyMTA0", "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4", "gravatar_id": "", "url": "https://api.github.com/users/avieira-arm", "html_url": "https://github.com/avieira-arm", "followers_url": "https://api.github.com/users/avieira-arm/followers", "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}", "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions", "organizations_url": "https://api.github.com/users/avieira-arm/orgs", "repos_url": "https://api.github.com/users/avieira-arm/repos", "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/avieira-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "4dcc4502f316a7320fe72b62c60af12c77e1c96c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4dcc4502f316a7320fe72b62c60af12c77e1c96c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4dcc4502f316a7320fe72b62c60af12c77e1c96c"}], "stats": {"total": 76, "additions": 42, "deletions": 34}, "files": [{"sha": "fcd34fd8fae68e9635be77047a1951da77b4d9d0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "patch": "@@ -1,3 +1,9 @@\n+2020-03-23  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* config/arm/mve.md (earlyclobber_32): New mode attribute.\n+\t(mve_vrev64q_*, mve_vcaddq*, mve_vhcaddq_*, mve_vcmulq_*,\n+\t mve_vmull[bt]q_*, mve_vqdmull[bt]q_*): Add appropriate early clobbers.\n+\n 2020-03-23  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/94261"}, {"sha": "699290e77002201fd0235309bc5f678d96e79cac", "filename": "gcc/config/arm/mve.md", "status": "modified", "additions": 36, "deletions": 34, "changes": 70, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7/gcc%2Fconfig%2Farm%2Fmve.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7/gcc%2Fconfig%2Farm%2Fmve.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fmve.md?ref=6debbff6ca3c3ee7a3e08a65f1fe17904e0a52d7", "patch": "@@ -411,6 +411,8 @@\n (define_mode_attr MVE_H_ELEM [ (V8HI \"V8HI\") (V4SI \"V4HI\")])\n (define_mode_attr V_sz_elem1 [(V16QI \"b\") (V8HI  \"h\") (V4SI \"w\") (V8HF \"h\")\n \t\t\t      (V4SF \"w\")])\n+(define_mode_attr earlyclobber_32 [(V16QI \"=w\") (V8HI \"=w\") (V4SI \"=&w\")\n+\t\t\t\t\t\t(V8HF \"=w\") (V4SF \"=&w\")])\n \n (define_int_iterator VCVTQ_TO_F [VCVTQ_TO_F_S VCVTQ_TO_F_U])\n (define_int_iterator VMVNQ_N [VMVNQ_N_U VMVNQ_N_S])\n@@ -856,7 +858,7 @@\n ;;\n (define_insn \"mve_vrev64q_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=&w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")]\n \t VREV64Q_F))\n   ]\n@@ -967,7 +969,7 @@\n ;;\n (define_insn \"mve_vrev64q_<supf><mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=&w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")]\n \t VREV64Q))\n   ]\n@@ -1541,7 +1543,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot270_<supf><mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VCADDQ_ROT270))\n@@ -1556,7 +1558,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot90_<supf><mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VCADDQ_ROT90))\n@@ -1841,7 +1843,7 @@\n ;;\n (define_insn \"mve_vhcaddq_rot270_s<mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VHCADDQ_ROT270_S))\n@@ -1856,7 +1858,7 @@\n ;;\n (define_insn \"mve_vhcaddq_rot90_s<mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VHCADDQ_ROT90_S))\n@@ -2096,7 +2098,7 @@\n ;;\n (define_insn \"mve_vmullbq_int_<supf><mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMULLBQ_INT))\n@@ -2111,7 +2113,7 @@\n ;;\n (define_insn \"mve_vmulltq_int_<supf><mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMULLTQ_INT))\n@@ -2621,7 +2623,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot270_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCADDQ_ROT270_F))\n@@ -2636,7 +2638,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot90_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCADDQ_ROT90_F))\n@@ -2831,7 +2833,7 @@\n ;;\n (define_insn \"mve_vcmulq_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCMULQ_F))\n@@ -2846,7 +2848,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot180_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCMULQ_ROT180_F))\n@@ -2861,7 +2863,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot270_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCMULQ_ROT270_F))\n@@ -2876,7 +2878,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot90_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")]\n \t VCMULQ_ROT90_F))\n@@ -3236,7 +3238,7 @@\n ;;\n (define_insn \"mve_vqdmullbq_n_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:<V_elem> 2 \"s_register_operand\" \"r\")]\n \t VQDMULLBQ_N_S))\n@@ -3251,7 +3253,7 @@\n ;;\n (define_insn \"mve_vqdmullbq_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_5 2 \"s_register_operand\" \"w\")]\n \t VQDMULLBQ_S))\n@@ -3266,7 +3268,7 @@\n ;;\n (define_insn \"mve_vqdmulltq_n_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:<V_elem> 2 \"s_register_operand\" \"r\")]\n \t VQDMULLTQ_N_S))\n@@ -3281,7 +3283,7 @@\n ;;\n (define_insn \"mve_vqdmulltq_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_5 2 \"s_register_operand\" \"w\")]\n \t VQDMULLTQ_S))\n@@ -6134,7 +6136,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot270_m_<supf><mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6151,7 +6153,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot90_m_<supf><mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6355,7 +6357,7 @@\n ;;\n (define_insn \"mve_vmullbq_int_m_<supf><mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6372,7 +6374,7 @@\n ;;\n (define_insn \"mve_vmulltq_int_m_<supf><mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6763,7 +6765,7 @@\n ;;\n (define_insn \"mve_vhcaddq_rot270_m_s<mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6780,7 +6782,7 @@\n ;;\n (define_insn \"mve_vhcaddq_rot90_m_s<mode>\"\n   [\n-   (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_2 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -7341,7 +7343,7 @@\n ;;\n (define_insn \"mve_vqdmullbq_m_n_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n@@ -7358,7 +7360,7 @@\n ;;\n (define_insn \"mve_vqdmullbq_m_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n@@ -7375,7 +7377,7 @@\n ;;\n (define_insn \"mve_vqdmulltq_m_n_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n@@ -7392,7 +7394,7 @@\n ;;\n (define_insn \"mve_vqdmulltq_m_s<mode>\"\n   [\n-   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n@@ -7646,7 +7648,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot270_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n@@ -7663,7 +7665,7 @@\n ;;\n (define_insn \"mve_vcaddq_rot90_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n@@ -7748,7 +7750,7 @@\n ;;\n (define_insn \"mve_vcmulq_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n@@ -7765,7 +7767,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot180_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n@@ -7782,7 +7784,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot270_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n@@ -7799,7 +7801,7 @@\n ;;\n (define_insn \"mve_vcmulq_rot90_m_f<mode>\"\n   [\n-   (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n+   (set (match_operand:MVE_0 0 \"s_register_operand\" \"<earlyclobber_32>\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")"}]}