

================================================================
== Vitis HLS Report for 'dataflow_in_loop_Row_Loop'
================================================================
* Date:           Fri Nov 28 18:38:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      571|      571|  5.710 us|  5.710 us|  269|  269|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 7 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 8 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 9 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i9 %i_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%C_c = alloca i64 1"   --->   Operation 12 'alloca' 'C_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (1.41ns)   --->   "%call_ln0 = call void @entry_proc, i64 %C_read, i64 %C_c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (2.57ns)   --->   "%tmp = call i8 @Read_Loop_proc, i8 %gmem0, i8 %empty, i64 %A_read, i8 %gmem1, i64 %B_read, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_7"   --->   Operation 14 'call' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%tmp = call i8 @Read_Loop_proc, i8 %gmem0, i8 %empty, i64 %A_read, i8 %gmem1, i64 %B_read, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_7"   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Col_Loop_proc, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowB_7, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Col_Loop_proc, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowB_7, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.57>
ST_5 : Operation 18 [2/2] (2.57ns)   --->   "%call_ln0 = call void @Write_Loop_proc, i8 %gmem2, i8 %tmp, i64 %C_c, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %C_c, i64 %C_c"   --->   Operation 19 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln44 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [image_diff_posterize.c:44]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Write_Loop_proc, i8 %gmem2, i8 %tmp, i64 %C_c, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.58ns
The critical path consists of the following:
	wire read operation ('B_read') on port 'B' [33]  (0 ns)
	'call' operation ('tmp') to 'Read_Loop_proc' [45]  (2.58 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Write_Loop_proc' [47]  (2.58 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
