
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.914 ; gain = 10.105
Command: synth_design -top test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1132.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Users/cadyz/Documents/350Project/test.v:1]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/cadyz/Documents/350Project/test.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/cadyz/Documents/350Project/test.v:52]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/cadyz/Documents/350Project/test.v:53]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/cadyz/Documents/350Project/test.v:54]
WARNING: [Synth 8-6090] variable 'o1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:84]
WARNING: [Synth 8-6090] variable 'counter1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:85]
WARNING: [Synth 8-6090] variable 'o2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:98]
WARNING: [Synth 8-6090] variable 'counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:99]
WARNING: [Synth 8-6090] variable 'o3' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:112]
WARNING: [Synth 8-6090] variable 'counter3' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:113]
WARNING: [Synth 8-6090] variable 'o4' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:126]
WARNING: [Synth 8-6090] variable 'counter4' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:127]
WARNING: [Synth 8-6090] variable 'o1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:135]
WARNING: [Synth 8-6090] variable 'o2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:136]
WARNING: [Synth 8-6090] variable 'o3' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:137]
WARNING: [Synth 8-6090] variable 'o4' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:138]
WARNING: [Synth 8-6090] variable 'counter1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:143]
WARNING: [Synth 8-6090] variable 'counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:145]
WARNING: [Synth 8-6090] variable 'counter3' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:147]
WARNING: [Synth 8-6090] variable 'counter4' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/cadyz/Documents/350Project/test.v:149]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/cadyz/Documents/350Project/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/cadyz/Documents/350Project/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (1#1) [C:/Users/cadyz/Documents/350Project/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM2' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 152'b00101110001011110110100101101101011000010110011101100101011100110010111101101001011011010110000101100111011001010011000000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/image0.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ImageData0' [C:/Users/cadyz/Documents/350Project/VGAController.v:80]
WARNING: [Synth 8-7023] instance 'ImageData0' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:80]
INFO: [Synth 8-6157] synthesizing module 'RAM2__parameterized0' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 160'b0010111000101111011010010110110101100001011001110110010101110011001011110110001101101111011011000110111101110010011100110011000000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/colors0.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2__parameterized0' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ColorPalette0' [C:/Users/cadyz/Documents/350Project/VGAController.v:94]
WARNING: [Synth 8-7023] instance 'ColorPalette0' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:94]
INFO: [Synth 8-6157] synthesizing module 'RAM2__parameterized1' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 152'b00101110001011110110100101101101011000010110011101100101011100110010111101101001011011010110000101100111011001010011000100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/image1.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2__parameterized1' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ImageData1' [C:/Users/cadyz/Documents/350Project/VGAController.v:108]
WARNING: [Synth 8-7023] instance 'ImageData1' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:108]
INFO: [Synth 8-6157] synthesizing module 'RAM2__parameterized2' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 160'b0010111000101111011010010110110101100001011001110110010101110011001011110110001101101111011011000110111101110010011100110011000100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/colors1.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2__parameterized2' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ColorPalette1' [C:/Users/cadyz/Documents/350Project/VGAController.v:122]
WARNING: [Synth 8-7023] instance 'ColorPalette1' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:122]
INFO: [Synth 8-6157] synthesizing module 'RAM2__parameterized3' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 152'b00101110001011110110100101101101011000010110011101100101011100110010111101101001011011010110000101100111011001010011001000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/image2.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2__parameterized3' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ImageData2' [C:/Users/cadyz/Documents/350Project/VGAController.v:137]
WARNING: [Synth 8-7023] instance 'ImageData2' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:137]
INFO: [Synth 8-6157] synthesizing module 'RAM2__parameterized4' [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 160'b0010111000101111011010010110110101100001011001110110010101110011001011110110001101101111011011000110111101110010011100110011001000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file './images/colors2.mem' is read successfully [C:/Users/cadyz/Documents/350Project/RAM2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM2__parameterized4' (2#1) [C:/Users/cadyz/Documents/350Project/RAM2.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM2' is unconnected for instance 'ColorPalette2' [C:/Users/cadyz/Documents/350Project/VGAController.v:151]
WARNING: [Synth 8-7023] instance 'ColorPalette2' of module 'RAM2' has 5 connections declared, but only 4 given [C:/Users/cadyz/Documents/350Project/VGAController.v:151]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (3#1) [C:/Users/cadyz/Documents/350Project/VGAController.v:2]
INFO: [Synth 8-6155] done synthesizing module 'test' (4#1) [C:/Users/cadyz/Documents/350Project/test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1418.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cadyz/Documents/350Project/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'in1_IBUF'. [C:/Users/cadyz/Documents/350Project/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cadyz/Documents/350Project/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cadyz/Documents/350Project/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cadyz/Documents/350Project/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1418.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1418.047 ; gain = 285.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	            2700K Bit	(307200 X 9 bit)          RAMs := 3     
	               3K Bit	(256 X 12 bit)          RAMs := 3     
+---Muxes : 
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP imgAddress, operation Mode is: (C or 0)+(A:0x280)*B.
DSP Report: operator imgAddress is absorbed into DSP imgAddress.
DSP Report: operator imgAddress0 is absorbed into DSP imgAddress.
DSP Report: operator imgAddress is absorbed into DSP imgAddress.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 480, Available = 270. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM2:                 | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM2__parameterized1: | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM2__parameterized3: | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------------+-----------+----------------------+-----------------+
|VGA         | ColorPalette0/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
|VGA         | ColorPalette1/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
|VGA         | ColorPalette2/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
+------------+-------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | (C or 0)+(A:0x280)*B | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM2:                 | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM2__parameterized1: | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
|RAM2__parameterized3: | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------------+-----------+----------------------+-----------------+
|VGA         | ColorPalette0/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
|VGA         | ColorPalette1/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
|VGA         | ColorPalette2/MemoryArray_reg | Implied   | 256 x 12             | RAM256X1S x 12  | 
+------------+-------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_0' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_0' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_1' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_1' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_2' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_2' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_3' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_3' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_4' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_4' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_5' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_5' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_6' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_6' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_0_7' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_0_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_1_7' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_1_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_0' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_0' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_1' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_1' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_2' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_2' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_3' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_3' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_4' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_4' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_5' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_5' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_6' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_6' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_2_7' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_2_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_3_7' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_3_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_0' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_0' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_1' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_1' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_2' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_2' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_3' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_3' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_4' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_4' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_5' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_5' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_6' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_6' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_6_7' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_6_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_7_7' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_7_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_0' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_0' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_1' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_1' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_2' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_2' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_3' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_3' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_4' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_4' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_5' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_5' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_6' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_6' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_8_7' (RAMB36E1) to 'VGA/ImageData0/MemoryArray_reg_8_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData2/MemoryArray_reg_9_7' (RAMB36E1_1) to 'VGA/ImageData0/MemoryArray_reg_9_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_0' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_0' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_1' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_1' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_2' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_2' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_3' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_3' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_4' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_4' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_5' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_5' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_6' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_6' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_0_7' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_0_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_1_7' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_1_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_0' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_0' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_1' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_1' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_2' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_2' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_2'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_3' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_3' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_3'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_4' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_4' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_4'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_5' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_5' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_5'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_6' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_6' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_6'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_2_7' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_2_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_3_7' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_3_7'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_6_0' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_6_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_7_0' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_7_0'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_6_1' (RAMB36E1) to 'VGA/ImageData1/MemoryArray_reg_6_1'
INFO: [Synth 8-223] decloning instance 'VGA/ImageData0/MemoryArray_reg_7_1' (RAMB36E1_1) to 'VGA/ImageData1/MemoryArray_reg_7_1'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData0/MemoryArray_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData1/MemoryArray_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/ImageData2/MemoryArray_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:07 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:22 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:22 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:22 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:22 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   159|
|3     |DSP48E1   |     1|
|4     |LUT1      |     9|
|5     |LUT2      |   292|
|6     |LUT3      |   163|
|7     |LUT4      |   274|
|8     |LUT5      |    68|
|9     |LUT6      |   162|
|10    |RAM256X1S |    36|
|11    |RAMB36E1  |   112|
|57    |FDCE      |    20|
|58    |FDRE      |   227|
|59    |IBUF      |     6|
|60    |OBUF      |    26|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1451.762 ; gain = 318.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:03:26 . Memory (MB): peak = 1451.762 ; gain = 318.848
Synthesis Optimization Complete : Time (s): cpu = 00:03:23 ; elapsed = 00:03:34 . Memory (MB): peak = 1451.762 ; gain = 318.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1451.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 36 instances

Synth Design complete, checksum: b206492d
INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 33 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:03:56 . Memory (MB): peak = 1451.762 ; gain = 318.848
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/cadyz/Documents/350Project/vivado_project/vivado_project.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 22:47:02 2021...
