Timing Analyzer report for i2c_top
Sun May 21 13:03:30 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; i2c_top                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.8%      ;
;     Processors 3-4         ;   5.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; i2c_top.sdc   ; OK     ; Sun May 21 13:03:29 2023 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                  ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; 426.8 MHz ; 402.09 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.657 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.737 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk                                                  ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.657 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.263      ;
; 17.686 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.234      ;
; 17.716 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.204      ;
; 17.776 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.144      ;
; 17.800 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.120      ;
; 17.803 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.117      ;
; 17.832 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.088      ;
; 17.832 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.088      ;
; 17.862 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.058      ;
; 17.862 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.058      ;
; 17.922 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.998      ;
; 17.929 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.991      ;
; 17.946 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.974      ;
; 17.946 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.974      ;
; 17.949 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.971      ;
; 17.978 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.942      ;
; 17.978 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.942      ;
; 17.981 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.939      ;
; 18.008 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.912      ;
; 18.008 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.912      ;
; 18.011 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.909      ;
; 18.068 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.852      ;
; 18.075 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.845      ;
; 18.076 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.844      ;
; 18.092 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.828      ;
; 18.092 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.828      ;
; 18.092 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.828      ;
; 18.095 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.825      ;
; 18.623 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.297      ;
; 18.652 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.268      ;
; 18.660 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.260      ;
; 18.661 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.259      ;
; 18.661 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.259      ;
; 18.677 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.243      ;
; 18.677 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.243      ;
; 18.679 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.241      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.737 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.756 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.764 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 1.092 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.100 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.109 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.223 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.233 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.233 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.240 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.242 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.249 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.544      ;
; 1.364 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.657      ;
; 1.364 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.657      ;
; 1.373 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.666      ;
; 1.380 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.382 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.675      ;
; 1.389 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.504 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.797      ;
; 1.520 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.813      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 473.26 MHz ; 402.09 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.887 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.686 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk                                                  ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.887 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 2.043      ;
; 17.929 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 2.001      ;
; 17.968 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.962      ;
; 18.008 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.922      ;
; 18.013 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.917      ;
; 18.013 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.917      ;
; 18.055 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.875      ;
; 18.055 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.875      ;
; 18.094 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.836      ;
; 18.094 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.836      ;
; 18.134 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.796      ;
; 18.134 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.796      ;
; 18.139 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.791      ;
; 18.139 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.791      ;
; 18.145 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.785      ;
; 18.181 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.749      ;
; 18.181 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.749      ;
; 18.185 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.745      ;
; 18.220 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.710      ;
; 18.220 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.710      ;
; 18.224 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.706      ;
; 18.260 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.670      ;
; 18.260 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.670      ;
; 18.260 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.670      ;
; 18.265 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.665      ;
; 18.265 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.665      ;
; 18.271 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.659      ;
; 18.271 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.659      ;
; 18.760 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.170      ;
; 18.785 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.145      ;
; 18.791 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.139      ;
; 18.791 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.139      ;
; 18.792 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.138      ;
; 18.804 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.126      ;
; 18.804 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.126      ;
; 18.806 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.124      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.686 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.688 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.691 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.708 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 1.006 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.008 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.012 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.021 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.025 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.101 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.368      ;
; 1.107 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.374      ;
; 1.107 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.374      ;
; 1.128 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.131 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.398      ;
; 1.131 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.398      ;
; 1.134 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.134 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.143 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.148 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.415      ;
; 1.229 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.229 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.250 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.253 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.520      ;
; 1.256 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.265 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.532      ;
; 1.351 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.618      ;
; 1.372 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.639      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 18.986 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.293 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk                                                  ; 9.594 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.797 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.986 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.964      ;
; 18.990 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.960      ;
; 19.000 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.950      ;
; 19.039 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.911      ;
; 19.054 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.896      ;
; 19.054 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.896      ;
; 19.058 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.892      ;
; 19.058 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.892      ;
; 19.068 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.882      ;
; 19.068 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.882      ;
; 19.106 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.844      ;
; 19.107 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.843      ;
; 19.122 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.828      ;
; 19.122 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.828      ;
; 19.126 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.824      ;
; 19.126 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.824      ;
; 19.126 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.824      ;
; 19.130 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.820      ;
; 19.135 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.815      ;
; 19.136 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.814      ;
; 19.136 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.814      ;
; 19.174 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.776      ;
; 19.174 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.776      ;
; 19.175 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.775      ;
; 19.203 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.747      ;
; 19.204 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.746      ;
; 19.204 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.746      ;
; 19.204 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.746      ;
; 19.397 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.553      ;
; 19.410 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.540      ;
; 19.410 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.540      ;
; 19.410 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.540      ;
; 19.410 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.540      ;
; 19.419 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.531      ;
; 19.419 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.531      ;
; 19.422 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.528      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.293 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.303 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.442 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.452 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.505 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.509 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.518 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.572 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.575 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.584 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.587 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.638 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.759      ;
; 0.650 ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 17.657 ; 0.293 ; N/A      ; N/A     ; 9.594               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.657 ; 0.293 ; N/A      ; N/A     ; 9.718               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; Target                                                                                        ; Clock                                                ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; clk                                                                                           ; clk                                                  ; Base      ; Constrained   ;
; count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ;                                                      ; Base      ; Unconstrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------+-----------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun May 21 13:03:29 2023
Info: Command: quartus_sta i2c_top -c i2c_top
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'i2c_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Warning (332060): Node: count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hw_test:hw_test_inst|N[0] is being clocked by count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.657               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.737               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hw_test:hw_test_inst|N[0] is being clocked by count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.887               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.686               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hw_test:hw_test_inst|N[0] is being clocked by count:count_inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.986               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):     9.797               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 835 megabytes
    Info: Processing ended: Sun May 21 13:03:30 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


