#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023fb9e7be10 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0000023fb9ce5f30_0 .var "clk", 0 0;
v0000023fb9ce5670_0 .var "data_in", 0 0;
v0000023fb9ce5c10_0 .var "reset_n", 0 0;
v0000023fb9ce5a30_0 .var "rx_start", 0 0;
E_0000023fb9cc1cc0 .event negedge, v0000023fb9ce5f30_0;
S_0000023fb9cc3e90 .scope module, "top" "top" 3 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_start";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "frame_error";
L_0000023fb9cdffd0 .functor NOT 1, L_0000023fb9d40210, C4<0>, C4<0>, C4<0>;
L_0000023fb9cdf630 .functor AND 1, L_0000023fb9cdffd0, v0000023fb9d40d50_0, C4<1>, C4<1>;
v0000023fb9d40c10_0 .net *"_ivl_5", 0 0, L_0000023fb9d40210;  1 drivers
v0000023fb9d3fe50_0 .net *"_ivl_6", 0 0, L_0000023fb9cdffd0;  1 drivers
v0000023fb9d41070_0 .net "bit_clear", 0 0, v0000023fb9ce53f0_0;  1 drivers
v0000023fb9d41110_0 .net "bit_count", 2 0, v0000023fb9ce5b70_0;  1 drivers
v0000023fb9d416b0_0 .net "bit_count_eq_5", 0 0, v0000023fb9ce5ad0_0;  1 drivers
v0000023fb9d3fef0_0 .net "bit_increament", 0 0, v0000023fb9d414d0_0;  1 drivers
o0000023fb9ce8218 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fb9d40490_0 .net "clk", 0 0, o0000023fb9ce8218;  0 drivers
v0000023fb9d41750_0 .net "clk_clear", 0 0, v0000023fb9d40f30_0;  1 drivers
v0000023fb9d402b0_0 .net "clk_count", 2 0, v0000023fb9ce5d50_0;  1 drivers
v0000023fb9d40030_0 .net "clk_count_eq_5", 0 0, v0000023fb9ce5df0_0;  1 drivers
v0000023fb9d40530_0 .net "clk_increament", 0 0, v0000023fb9d3ff90_0;  1 drivers
o0000023fb9ce8908 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fb9d41430_0 .net "data_in", 0 0, o0000023fb9ce8908;  0 drivers
v0000023fb9d40710_0 .net "data_out", 4 0, v0000023fb9d3fb30_0;  1 drivers
v0000023fb9d40850_0 .net "frame_error", 0 0, L_0000023fb9cdf630;  1 drivers
v0000023fb9d405d0_0 .net "frame_error_gen", 0 0, v0000023fb9d40d50_0;  1 drivers
o0000023fb9ce8278 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fb9d417f0_0 .net "reset_n", 0 0, o0000023fb9ce8278;  0 drivers
o0000023fb9ce8698 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fb9d40df0_0 .net "rx_start", 0 0, o0000023fb9ce8698;  0 drivers
v0000023fb9d3fa90_0 .net "shift_en", 0 0, v0000023fb9d41570_0;  1 drivers
L_0000023fb9d40210 .part v0000023fb9d3fb30_0, 4, 1;
S_0000023fb9cc4020 .scope module, "bit_cmp" "comparator" 3 47, 4 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "value1";
    .port_info 1 /INPUT 3 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_0000023fb9cc1dc0 .param/l "VALUE_WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0000023fb9ce5ad0_0 .var "is_equal", 0 0;
v0000023fb9ce5210_0 .net "value1", 2 0, v0000023fb9ce5b70_0;  alias, 1 drivers
L_0000023fb9e800d0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023fb9ce57b0_0 .net "value2", 2 0, L_0000023fb9e800d0;  1 drivers
E_0000023fb9cc1f00 .event anyedge, v0000023fb9ce5210_0, v0000023fb9ce57b0_0;
S_0000023fb9cd83b0 .scope module, "bit_counter" "counter" 3 25, 5 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 3 "count";
v0000023fb9ce5850_0 .net "clear", 0 0, v0000023fb9ce53f0_0;  alias, 1 drivers
v0000023fb9ce58f0_0 .net "clk", 0 0, o0000023fb9ce8218;  alias, 0 drivers
v0000023fb9ce5b70_0 .var "count", 2 0;
v0000023fb9ce5cb0_0 .net "increament", 0 0, v0000023fb9d414d0_0;  alias, 1 drivers
v0000023fb9ce52b0_0 .net "reset_n", 0 0, o0000023fb9ce8278;  alias, 0 drivers
E_0000023fb9cc1e40/0 .event negedge, v0000023fb9ce52b0_0;
E_0000023fb9cc1e40/1 .event posedge, v0000023fb9ce58f0_0;
E_0000023fb9cc1e40 .event/or E_0000023fb9cc1e40/0, E_0000023fb9cc1e40/1;
S_0000023fb9cd8540 .scope module, "clk_cmp" "comparator" 3 41, 4 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "value1";
    .port_info 1 /INPUT 3 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_0000023fb9cc15c0 .param/l "VALUE_WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0000023fb9ce5df0_0 .var "is_equal", 0 0;
v0000023fb9ce55d0_0 .net "value1", 2 0, v0000023fb9ce5d50_0;  alias, 1 drivers
L_0000023fb9e80088 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023fb9ce5030_0 .net "value2", 2 0, L_0000023fb9e80088;  1 drivers
E_0000023fb9cc1a80 .event anyedge, v0000023fb9ce55d0_0, v0000023fb9ce5030_0;
S_0000023fb9cdec60 .scope module, "clk_counter" "counter" 3 17, 5 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 3 "count";
v0000023fb9ce50d0_0 .net "clear", 0 0, v0000023fb9d40f30_0;  alias, 1 drivers
v0000023fb9ce5170_0 .net "clk", 0 0, o0000023fb9ce8218;  alias, 0 drivers
v0000023fb9ce5d50_0 .var "count", 2 0;
v0000023fb9ce5350_0 .net "increament", 0 0, v0000023fb9d3ff90_0;  alias, 1 drivers
v0000023fb9ce5530_0 .net "reset_n", 0 0, o0000023fb9ce8278;  alias, 0 drivers
S_0000023fb9cdedf0 .scope module, "controller" "controller" 3 53, 6 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_start";
    .port_info 3 /INPUT 1 "clk_count_eq_5";
    .port_info 4 /INPUT 1 "bit_count_eq_5";
    .port_info 5 /OUTPUT 1 "frame_error_gen";
    .port_info 6 /OUTPUT 1 "shift_en";
    .port_info 7 /OUTPUT 1 "clk_clear";
    .port_info 8 /OUTPUT 1 "clk_increament";
    .port_info 9 /OUTPUT 1 "bit_clear";
    .port_info 10 /OUTPUT 1 "bit_increament";
P_0000023fb9cbad10 .param/l "CHECK" 0 6 21, C4<11>;
P_0000023fb9cbad48 .param/l "IDLE" 0 6 18, C4<00>;
P_0000023fb9cbad80 .param/l "SAMPLE" 0 6 20, C4<10>;
P_0000023fb9cbadb8 .param/l "WAIT" 0 6 19, C4<01>;
v0000023fb9ce53f0_0 .var "bit_clear", 0 0;
v0000023fb9ce5490_0 .net "bit_count_eq_5", 0 0, v0000023fb9ce5ad0_0;  alias, 1 drivers
v0000023fb9d414d0_0 .var "bit_increament", 0 0;
v0000023fb9d41610_0 .net "clk", 0 0, o0000023fb9ce8218;  alias, 0 drivers
v0000023fb9d40f30_0 .var "clk_clear", 0 0;
v0000023fb9d400d0_0 .net "clk_count_eq_5", 0 0, v0000023fb9ce5df0_0;  alias, 1 drivers
v0000023fb9d3ff90_0 .var "clk_increament", 0 0;
v0000023fb9d40d50_0 .var "frame_error_gen", 0 0;
v0000023fb9d40ad0_0 .var "next_state", 0 0;
v0000023fb9d412f0_0 .var "present_state", 0 0;
v0000023fb9d40cb0_0 .net "reset_n", 0 0, o0000023fb9ce8278;  alias, 0 drivers
v0000023fb9d40170_0 .net "rx_start", 0 0, o0000023fb9ce8698;  alias, 0 drivers
v0000023fb9d41570_0 .var "shift_en", 0 0;
E_0000023fb9cc1e80 .event anyedge, v0000023fb9d412f0_0;
E_0000023fb9cc1840/0 .event anyedge, v0000023fb9d412f0_0, v0000023fb9d40170_0, v0000023fb9d40ad0_0, v0000023fb9ce5df0_0;
E_0000023fb9cc1840/1 .event anyedge, v0000023fb9ce5ad0_0;
E_0000023fb9cc1840 .event/or E_0000023fb9cc1840/0, E_0000023fb9cc1840/1;
S_0000023fb9cd6e90 .scope module, "shift" "shift_register" 3 33, 7 1 0, S_0000023fb9cc3e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 5 "data_out";
P_0000023fb9cc1640 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000000101>;
v0000023fb9d41390_0 .net "clk", 0 0, o0000023fb9ce8218;  alias, 0 drivers
v0000023fb9d40350_0 .net "data_in", 0 0, o0000023fb9ce8908;  alias, 0 drivers
v0000023fb9d3fb30_0 .var "data_out", 4 0;
v0000023fb9d40b70_0 .net "reset_n", 0 0, o0000023fb9ce8278;  alias, 0 drivers
v0000023fb9d40fd0_0 .net "shift_en", 0 0, v0000023fb9d41570_0;  alias, 1 drivers
    .scope S_0000023fb9e7be10;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce5f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce5c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce5a30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023fb9ce5670_0, 0, 1;
T_0.0 ;
    %delay 5, 0;
    %load/vec4 v0000023fb9ce5f30_0;
    %inv;
    %store/vec4 v0000023fb9ce5f30_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0000023fb9e7be10;
T_1 ;
    %wait E_0000023fb9cc1cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce5c10_0, 0, 1;
    %wait E_0000023fb9cc1cc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce5c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce5a30_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 26 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0000023fb9ce5670_0, 0, 1;
    %wait E_0000023fb9cc1cc0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023fb9e7be10;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023fb9cdec60;
T_3 ;
    %wait E_0000023fb9cc1e40;
    %load/vec4 v0000023fb9ce5530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023fb9ce5d50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023fb9ce50d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0000023fb9ce5d50_0;
    %addi 1, 0, 3;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0000023fb9ce5d50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023fb9cd83b0;
T_4 ;
    %wait E_0000023fb9cc1e40;
    %load/vec4 v0000023fb9ce52b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023fb9ce5b70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023fb9ce5850_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0000023fb9ce5b70_0;
    %addi 1, 0, 3;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0000023fb9ce5b70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023fb9cd6e90;
T_5 ;
    %wait E_0000023fb9cc1e40;
    %load/vec4 v0000023fb9d40b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023fb9d3fb30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023fb9d40fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0000023fb9d40350_0;
    %load/vec4 v0000023fb9d3fb30_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0000023fb9d3fb30_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0000023fb9d3fb30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023fb9cd8540;
T_6 ;
    %wait E_0000023fb9cc1a80;
    %load/vec4 v0000023fb9ce55d0_0;
    %load/vec4 v0000023fb9ce5030_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce5df0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce5df0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023fb9cc4020;
T_7 ;
    %wait E_0000023fb9cc1f00;
    %load/vec4 v0000023fb9ce5210_0;
    %load/vec4 v0000023fb9ce57b0_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce5ad0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce5ad0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023fb9cdedf0;
T_8 ;
    %wait E_0000023fb9cc1840;
    %load/vec4 v0000023fb9d412f0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %vpi_call 6 27 "$display", "[%0t] rx_start = %0d", $time, v0000023fb9d40170_0 {0 0 0};
    %load/vec4 v0000023fb9d40170_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/u 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
    %vpi_call 6 29 "$display", "[%0t] IDLE: present_state = %0H next_state = %0H", $time, v0000023fb9d412f0_0, v0000023fb9d40ad0_0 {0 0 0};
    %jmp T_8.5;
T_8.1 ;
    %vpi_call 6 32 "$display", "[%0t] clk_count_eq_5 = %0d", $time, v0000023fb9d400d0_0 {0 0 0};
    %load/vec4 v0000023fb9d400d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
    %vpi_call 6 36 "$display", "next_state = %0h", v0000023fb9d40ad0_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
T_8.9 ;
    %vpi_call 6 41 "$display", "[%0t] WAIT: present_state = %0H next_state = %0H", $time, v0000023fb9d412f0_0, v0000023fb9d40ad0_0 {0 0 0};
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000023fb9ce5490_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/u 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
    %vpi_call 6 46 "$display", "[%0t] present_state = %0H next_state = %0H", $time, v0000023fb9d412f0_0, v0000023fb9d40ad0_0 {0 0 0};
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40ad0_0, 0, 1;
    %vpi_call 6 51 "$display", "[%0t] present_state = %0H next_state = %0H", $time, v0000023fb9d412f0_0, v0000023fb9d40ad0_0 {0 0 0};
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023fb9cdedf0;
T_9 ;
    %wait E_0000023fb9cc1e80;
    %load/vec4 v0000023fb9d412f0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d41570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d40f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d3ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9ce53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d414d0_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d41570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d3ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d414d0_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d41570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d40f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d3ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce53f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d414d0_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d40d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d41570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d40f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fb9d3ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9ce53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fb9d414d0_0, 0, 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023fb9cdedf0;
T_10 ;
    %wait E_0000023fb9cc1e40;
    %load/vec4 v0000023fb9d40cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fb9d412f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 6 102 "$display", "[%0t] SEQUENTIAL BLOCK: next_state = %0H", $time, v0000023fb9d40ad0_0 {0 0 0};
    %load/vec4 v0000023fb9d40ad0_0;
    %assign/vec4 v0000023fb9d412f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023fb9cdedf0;
T_11 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\top_tb.sv";
    "./top.v";
    "./comparator.v";
    "./counter.v";
    "./controller.v";
    "./shift_register.v";
