;redcode
;assert 1
	SPL 0, 202
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP 900, 902
	SPL 0, 202
	JMN @-10, #2
	SUB -10, @2
	MOV -7, <-170
	DAT #0, <2
	DAT #0, <2
	SPL 700, 15
	SLT 0, @2
	ADD 270, 1
	SUB @121, 103
	SPL <127, 150
	SUB @121, 103
	ADD 0, 9
	SUB 270, 1
	ADD 270, 1
	ADD 270, 1
	SLT 0, @2
	SUB #-7, <-20
	SPL 0, 202
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMP @72, #207
	JMP @72, #207
	JMP @72, #207
	ADD 0, 9
	ADD 0, 9
	SLT 0, @2
	DJN -1, @-20
	SLT 0, @2
	SLT 0, @2
	SLT 0, @2
	MOV -1, <-20
	SPL 0, 202
	SUB -207, <-120
	SPL 0, 202
	SUB -207, <-120
	SPL 0, 202
	CMP -207, <-120
	CMP -207, <-120
	JMN 0, 202
	JMN 0, 202
	CMP -207, <-120
	CMP -207, <-120
	JMN 0, 202
	CMP -207, <-120
