
| Title                               | GPU                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| ----------------------------------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| Description of the Proposed Project | Add a new component GPU_SingleCycle or GPU_Pipelined to FIUSCIS_CDA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Deliverables                        | BDF and BSF file(s) for the component in Quartus that follows the example of a real world GPU (look at For The Curious in the ZyBook, sections 10.22-10.27.  Plus NVIDIA's site.  Key components I see will be: (1) A multicore CPU, which you can do through Quartus symbols (boxes) and (2) Shared memory that all of the cores can access. V file of a testbench for the GPU, that can issue different instructions on each processor to achieve parallelism. PDF file of documentation of all of the components that you built and their functionality, with visuals. |

[[Planning]]

[[References]]




