Instruction[16] Enable[1] Carry[1] Imm32_Enable[1] Imm5[5] Imm32[32] ALU_Opcode[4] Rm[3] Rn[3] Rd[3] Flags_Update_Mask[4]

1111111111111111 0 0 0 00000 00000000000000000000000000000000 0000 000 000 000 0000

# 9.1.1.1 LSL (immediate) : Logical Shift Left
# LSL R5, R7 11111
0000011111101111 1 0 0 11111 00000000000000000000000000000000 0010 101 000 111 1110

# 9.1.1.2 LSR (immediate) : Logical Shift Right
# LSR R5, R7 11111
0000111111101111 1 0 0 11111 00000000000000000000000000000000 0011 101 000 111 1110

# 9.1.1.3 ASR : Arithmetic Shift Right
# LSR R5, R7 11111
0001011111101111 1 0 0 11111 00000000000000000000000000000000 0100 101 000 111 1110

# 9.1.1.4 ADD : Add register
# LSR R5, R7, R3
0001100011111101 1 0 0 00000 00000000000000000000000000000000 0101 011 111 101 1111
