Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 14 20:43:47 2020
| Host         : UK1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   600 |
|    Minimum number of control sets                        |   600 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1429 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   600 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    71 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    44 |
| >= 16              |   331 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           26556 |         3993 |
| No           | No                    | Yes                    |             756 |          189 |
| No           | Yes                   | No                     |            2615 |          592 |
| Yes          | No                    | No                     |           41406 |         6995 |
| Yes          | No                    | Yes                    |            4281 |          621 |
| Yes          | Yes                   | No                     |            2181 |          605 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0[0]                                                                 |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/div/div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/Q[0]                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0[0]                                                                 |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/float_div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/Q[0]                                                                                                                                                       |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0[0]                                                                 |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                     |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                            |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0[0]                                                                 |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                      |                1 |              1 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                         | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                2 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                            |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                            |                1 |              3 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                   |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/multip_cnt[3]_i_1_n_0                                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                   |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                   |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                   |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/tran_state[3]_i_1_n_0                                                                                                                                                                                                                            | rst_n_IBUF                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                  |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/float_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                       |                2 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                              |                1 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                   |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                3 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                      |                4 |              4 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/E[0]                                                                                                                                                                                                                                         | rst_n_IBUF                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                 |                2 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                      | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                    | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                2 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                 |                1 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                2 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                2 |              5 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                     |                2 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_wrapper0/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/det_add_state[5]_i_1_n_0                                                                                                                                                                                                              | rst_n_IBUF                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                3 |              6 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                1 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/public_state[3]_i_1_n_0                                                                                                                                                                                                               | rst_n_IBUF                                                                                                                                                                                                                              |                1 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                4 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/det_multip_state[6]_i_1_n_0                                                                                                                                                                                                           | rst_n_IBUF                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                   |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                   |                1 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                1 |              7 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt                                                                                                                                                                                                 | rst_n_IBUF                                                                                                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/int32_to_float/type_tran/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                 |                3 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                               |                3 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in12_out                                                                                                                   |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in12_out                                                                                                                   |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                                             |                4 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/div/div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                                         |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                               |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                                             |                3 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                               |                3 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_1_in12_out                                                                                                                             |                4 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/float_div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                            |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                             |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/p_1_in12_out                                                                                                                   |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                               |                4 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip3/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                             |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                             |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                             |                2 |              9 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                        |                4 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/multip_wait[9]_i_1_n_0                                                                                                                                                                                                    | rst_n_IBUF                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/matrix/E[0]                                                                                                                                                                                                                           | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/rom/temp_input_time1[9]_i_1_n_0                                                                                                                                                                                                         | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt_reg[0]_2[0]                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt_reg[0]_1[0]                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                3 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_add_state[9]_i_1_n_0                                                                                                                                                                                                          | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/multip_state[9]_i_1_n_0                                                                                                                                                                                                   | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt_reg[1]_1[0]                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                3 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/square_root/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                        |                3 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                |                2 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                2 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |                4 |             11 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_indata[10]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                                                                       | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                                                                                | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                   |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_ce_non_real_time.ce_predicted_reg[0]                                                                        | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                5 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                                                                                              | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                                                                       | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                                                                                              | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_ce_non_real_time.ce_predicted_reg[0]                                                                        | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                5 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_multip_state[12]_i_1_n_0                                                                                                                                                                                                      | rst_n_IBUF                                                                                                                                                                                                                              |                2 |             13 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                |                3 |             13 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/rom/E[0]                                                                                                                                                                                                                                | rst_n_IBUF                                                                                                                                                                                                                              |                3 |             13 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/cnt_ce_7                                                                                                                                                                | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_8                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/cnt_ce                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_8                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/CE                                                                                                                                                                      | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/CE                                                                                                                                                                      | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                             |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/cnt_ce_7                                                                                                                                                                | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/cnt_ce                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                     |                4 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                         |                4 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/cnt_ce_0                                                                                                      | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                        | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                      |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                      |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                                                                         | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                                                                     | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/cnt_ce                                                                                                        | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                   |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                        | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                                                                                                 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                          |                5 |             14 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/float_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[4]                                                                                                                                                     |                3 |             15 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             15 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                                 |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                                 |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                               |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_state[15]_i_1_n_0                                                                                                                                                                                                       | rst_n_IBUF                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                7 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                   |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                     |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/cnt[0]_i_1__1_n_0                                                                                                                                                                                              | rst_n_IBUF                                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                 |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/cnt[0]_i_1__0_n_0                                                                                                                                                                                   | rst_n_IBUF                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                   |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                   |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                 |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/sel                                                                                                                                                                                                 | rst_n_IBUF                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                                 |                3 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                               |                2 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                                                               |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                                                            |                7 |             18 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                            | design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                |                7 |             19 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                3 |             20 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                               |                9 |             20 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_indata[10]_i_1_n_0                                                                                                                                                                                                      | chan_10/int32_to_float/type_tran_indata[31]_i_1_n_0                                                                                                                                                                                     |                3 |             21 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                |                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                |                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/rom/qianwei3_reg[0]_0[0]                                                                                                                                                                                                                | rst_n_IBUF                                                                                                                                                                                                                              |                4 |             23 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/rom/qianwei2_reg[0]_0[0]                                                                                                                                                                                                                | rst_n_IBUF                                                                                                                                                                                                                              |                5 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             27 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |                7 |             28 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                   |                6 |             28 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                          |               10 |             28 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/int32_to_float/type_tran/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                                          |                5 |             30 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/float_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_0                                                                                                                     |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[1]_rep                                                                                                                                                                                                                   | rst_n_IBUF                                                                                                                                                                                                                              |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                7 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                  |               10 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                8 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                4 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/S3[31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                9 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/S1[31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                  |                7 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                  |                8 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                              |                8 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                4 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                6 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                4 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                9 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/S2[31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             35 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             35 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[3]_rep__0                                                                                                                                                                                                                    | rst_n_IBUF                                                                                                                                                                                                                              |                8 |             39 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[767]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_outtime[191]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[703]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[63]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[383]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[511]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[319]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[447]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_outtime[63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/type_tran_outtime[127]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[575]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[191]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[127]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[639]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/int32_to_float/p_0_in[255]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             43 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                           |                7 |             45 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               14 |             46 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                         |               10 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               14 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               14 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               11 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper0/design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               13 |             47 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                         |                8 |             48 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                             |                                                                                                                                                                                                                                         |                7 |             48 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                         |               10 |             48 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper0/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                               |                                                                                                                                                                                                                                         |                7 |             48 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                  |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                  |                9 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                  |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                              |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_1/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                            |                8 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip3/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                             |               12 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                             |               10 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                               |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/multip/multip2/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                             |               10 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                               |                8 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/div/div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                                         |               14 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                              |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                            |                8 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/adder/add_2/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                            |                8 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/square_root/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                        |               10 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                |                7 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | chan_10/pinv_B/inv/float_div/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                            |               14 |             51 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             54 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             54 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                  |                9 |             54 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                  |                9 |             54 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt_reg[0]_0[0]                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                8 |             55 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_tlast_cnt_reg[1]_0[0]                                                                                                                                                                                     | rst_n_IBUF                                                                                                                                                                                                                              |                8 |             55 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/E[0]                                                                                                                                                                                                           | rst_n_IBUF                                                                                                                                                                                                                              |               10 |             55 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             63 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A02[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             63 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A00[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             63 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A01[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             63 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/float_data[63]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/p_0_in[191]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/p_0_in[127]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/p_0_in[63]                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C2[127]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C1[127]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C1[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C2[191]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C1[191]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/C2[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A2[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A1[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A2[127]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A1[127]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A0[191]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A0[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A1[191]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/div_b_data[63]_i_2_n_0                                                                                                                                                                                                                | chan_10/pinv_B/inv/matrix/div_state_reg[0]                                                                                                                                                                                              |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/div_a_data[63]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/det_result[63]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A22[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A21[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A20[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A12[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A11[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/adjoint_matrix_A10[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/add_b2_data[63]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/add_b1_data[63]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/add_a2_data[63]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/add_a1_data[63]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[2][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_state_reg[4][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_state_reg[2][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[20][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[18][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_done_reg_rep_2[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A0[127]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_result[63]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_done_reg_0[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_done_reg_3[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/float_to_int/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/float_to_int/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/float_div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/float_div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/float_div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/float_div/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_multip_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/inv_A2[191]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/square_root/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/square_root/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/floating_sub_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                                                                                                       | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                   |                9 |             68 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                     | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                   |               14 |             68 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                |                                                                                                                                                                                                                                         |                9 |             68 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |            103 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/A01_multip_A12[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               19 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/A02_multip_A10[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               17 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div/div_a_data                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/sub_input1[63]_i_1_n_0                                                                                                                                                                                                    | rst_n_IBUF                                                                                                                                                                                                                              |               18 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/multip_a2_data_adjoint[63]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               36 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/div_data2[63]_i_1_n_0                                                                                                                                                                                                                            | rst_n_IBUF                                                                                                                                                                                                                              |               28 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[16]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               21 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/multip_a1_data_det[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               37 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[17][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               40 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/A12_multip_A21[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               17 |            128 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[7][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               29 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/result_1[63]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               28 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/result_1[63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               35 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[7]_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               31 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[2]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               35 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[2]_rep[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[14]_rep[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               37 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_done_reg_rep_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[9][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               31 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[18][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               35 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[16]_rep[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[6][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               30 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[7]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[11]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               31 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[10][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               31 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[15][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               30 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[19]_rep[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               29 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[14]_rep_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               33 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[1]_rep_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[16][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[2][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_state_reg[11][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[11]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               31 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[12][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[11][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               33 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[0][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/multip_a1_data_public[63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               68 |            256 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_state_reg[2]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               70 |            256 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                        |               57 |            272 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |              101 |            384 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/multip_2_input_1[63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               98 |            384 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/adder/add_a1_data                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               67 |            384 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/multip/multip_a1_data                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               59 |            384 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | extract_time_top/fft_multiplier_ifft/cmpy_0_tb/U0/i_synth/i_has_aresetn.i_reg_reset/dout_i[0]                                                                                                                                           |               97 |            533 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/inv/tran_en                                                                                                                                                                                                                               | rst_n_IBUF                                                                                                                                                                                                                              |               77 |            573 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/tran_en                                                                                                                                                                                                                                   | rst_n_IBUF                                                                                                                                                                                                                              |               77 |            573 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/E[0]                                                                                                                                                                                                                      | rst_n_IBUF                                                                                                                                                                                                                              |               82 |            576 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/pinv_done                                                                                                                                                                                                                                 | rst_n_IBUF                                                                                                                                                                                                                              |               84 |            576 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | rst_n_IBUF                                                                                                                                                                                                                              |              156 |            627 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  |                                                                                                                                                                                                                                         |               80 |            682 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_1/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  |                                                                                                                                                                                                                                         |               84 |            682 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  |                                                                                                                                                                                                                                         |               85 |            682 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/martix_multip_0/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                  |                                                                                                                                                                                                                                         |              195 |           1152 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | chan_10/pinv_B/matrix_tran_0/E[0]                                                                                                                                                                                                                        | rst_n_IBUF                                                                                                                                                                                                                              |              146 |           1153 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel2_to_fft/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  |                                                                                                                                                                                                                                         |              806 |           6605 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/channel1_to_fft/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                  |                                                                                                                                                                                                                                         |              833 |           6605 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 | extract_time_top/fft_multiplier_ifft/ifft/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                           |                                                                                                                                                                                                                                         |             1767 |          15328 |
|  design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             4013 |          28310 |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


