library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test_datapath is
	generic(n : integer := 4);
	port(	in1 : in std_logic_vector(n-1 downto 0);
			in2 : in std_logic_vector(n-1 downto 0);
			o	 : out std_logic_vector(n-1 downto 0);
			s	 : in std_logic);
end test_datapath;

architecture behv of test_datapath is

begin

	muxA : entity work.muxsel(mux2sel) port map(I1=>in1, I2=>in2, O=>o, s2=>s);

end behv;