#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2770b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2767f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x27a6290 .functor NOT 1, L_0x27a7c90, C4<0>, C4<0>, C4<0>;
L_0x27a7a20 .functor XOR 1, L_0x27a78c0, L_0x27a7980, C4<0>, C4<0>;
L_0x27a7b80 .functor XOR 1, L_0x27a7a20, L_0x27a7ae0, C4<0>, C4<0>;
v0x27a55c0_0 .net *"_ivl_10", 0 0, L_0x27a7ae0;  1 drivers
v0x27a56c0_0 .net *"_ivl_12", 0 0, L_0x27a7b80;  1 drivers
v0x27a57a0_0 .net *"_ivl_2", 0 0, L_0x27a7800;  1 drivers
v0x27a5890_0 .net *"_ivl_4", 0 0, L_0x27a78c0;  1 drivers
v0x27a5970_0 .net *"_ivl_6", 0 0, L_0x27a7980;  1 drivers
v0x27a5aa0_0 .net *"_ivl_8", 0 0, L_0x27a7a20;  1 drivers
v0x27a5b80_0 .var "clk", 0 0;
v0x27a5c20_0 .var/2u "stats1", 159 0;
v0x27a5ce0_0 .var/2u "strobe", 0 0;
v0x27a5e30_0 .net "tb_match", 0 0, L_0x27a7c90;  1 drivers
v0x27a5ef0_0 .net "tb_mismatch", 0 0, L_0x27a6290;  1 drivers
v0x27a5fb0_0 .net "x", 0 0, v0x27a2a30_0;  1 drivers
v0x27a6050_0 .net "y", 0 0, v0x27a2af0_0;  1 drivers
v0x27a60f0_0 .net "z_dut", 0 0, L_0x27a76a0;  1 drivers
v0x27a61c0_0 .net "z_ref", 0 0, L_0x27a6400;  1 drivers
L_0x27a7800 .concat [ 1 0 0 0], L_0x27a6400;
L_0x27a78c0 .concat [ 1 0 0 0], L_0x27a6400;
L_0x27a7980 .concat [ 1 0 0 0], L_0x27a76a0;
L_0x27a7ae0 .concat [ 1 0 0 0], L_0x27a6400;
L_0x27a7c90 .cmp/eeq 1, L_0x27a7800, L_0x27a7b80;
S_0x276f150 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x2767f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a6360 .functor NOT 1, v0x27a2af0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6400 .functor OR 1, v0x27a2a30_0, L_0x27a6360, C4<0>, C4<0>;
v0x2771ff0_0 .net *"_ivl_0", 0 0, L_0x27a6360;  1 drivers
v0x2772090_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a2530_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a25d0_0 .net "z", 0 0, L_0x27a6400;  alias, 1 drivers
S_0x27a2710 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x2767f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x27a2950_0 .net "clk", 0 0, v0x27a5b80_0;  1 drivers
v0x27a2a30_0 .var "x", 0 0;
v0x27a2af0_0 .var "y", 0 0;
E_0x274d1d0 .event negedge, v0x27a2950_0;
E_0x274f650/0 .event negedge, v0x27a2950_0;
E_0x274f650/1 .event posedge, v0x27a2950_0;
E_0x274f650 .event/or E_0x274f650/0, E_0x274f650/1;
S_0x27a2b90 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x2767f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a75a0 .functor OR 1, L_0x27a6660, L_0x27a6b70, C4<0>, C4<0>;
L_0x27a7610 .functor AND 1, L_0x27a6d30, L_0x27a7450, C4<1>, C4<1>;
L_0x27a76a0 .functor XOR 1, L_0x27a75a0, L_0x27a7610, C4<0>, C4<0>;
v0x27a4cc0_0 .net "and_out", 0 0, L_0x27a7610;  1 drivers
v0x27a4d80_0 .net "or_out", 0 0, L_0x27a75a0;  1 drivers
v0x27a4e40_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a4ee0_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a4f80_0 .net "z", 0 0, L_0x27a76a0;  alias, 1 drivers
v0x27a5070_0 .net "z1", 0 0, L_0x27a6660;  1 drivers
v0x27a5110_0 .net "z2", 0 0, L_0x27a6b70;  1 drivers
v0x27a51e0_0 .net "z3", 0 0, L_0x27a6d30;  1 drivers
v0x27a52b0_0 .net "z4", 0 0, L_0x27a7450;  1 drivers
S_0x27a2d70 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0x27a2b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a65d0 .functor XOR 1, v0x27a2a30_0, v0x27a2af0_0, C4<0>, C4<0>;
L_0x27a6660 .functor AND 1, L_0x27a65d0, v0x27a2a30_0, C4<1>, C4<1>;
v0x27a2fe0_0 .net *"_ivl_0", 0 0, L_0x27a65d0;  1 drivers
v0x27a30e0_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a31f0_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a32e0_0 .net "z", 0 0, L_0x27a6660;  alias, 1 drivers
S_0x27a33e0 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0x27a2b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a6cc0 .functor XOR 1, v0x27a2a30_0, v0x27a2af0_0, C4<0>, C4<0>;
L_0x27a6d30 .functor AND 1, L_0x27a6cc0, v0x27a2a30_0, C4<1>, C4<1>;
v0x27a3630_0 .net *"_ivl_0", 0 0, L_0x27a6cc0;  1 drivers
v0x27a3730_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a37f0_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a3890_0 .net "z", 0 0, L_0x27a6d30;  alias, 1 drivers
S_0x27a3990 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0x27a2b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a6790 .functor NOT 1, v0x27a2af0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6820 .functor AND 1, v0x27a2a30_0, L_0x27a6790, C4<1>, C4<1>;
L_0x27a6900 .functor NOT 1, v0x27a2a30_0, C4<0>, C4<0>, C4<0>;
L_0x27a6970 .functor AND 1, L_0x27a6900, v0x27a2af0_0, C4<1>, C4<1>;
L_0x27a6a60 .functor OR 1, L_0x27a6820, L_0x27a6970, C4<0>, C4<0>;
L_0x27a6b70 .functor NOT 1, L_0x27a6a60, C4<0>, C4<0>, C4<0>;
v0x27a3c10_0 .net *"_ivl_0", 0 0, L_0x27a6790;  1 drivers
v0x27a3cf0_0 .net *"_ivl_2", 0 0, L_0x27a6820;  1 drivers
v0x27a3dd0_0 .net *"_ivl_4", 0 0, L_0x27a6900;  1 drivers
v0x27a3ec0_0 .net *"_ivl_6", 0 0, L_0x27a6970;  1 drivers
v0x27a3fa0_0 .net *"_ivl_8", 0 0, L_0x27a6a60;  1 drivers
v0x27a40d0_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a4170_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a42a0_0 .net "z", 0 0, L_0x27a6b70;  alias, 1 drivers
S_0x27a43e0 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0x27a2b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27a6e60 .functor NOT 1, v0x27a2af0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6ef0 .functor AND 1, v0x27a2a30_0, L_0x27a6e60, C4<1>, C4<1>;
L_0x27a6fd0 .functor NOT 1, v0x27a2a30_0, C4<0>, C4<0>, C4<0>;
L_0x27a7250 .functor AND 1, L_0x27a6fd0, v0x27a2af0_0, C4<1>, C4<1>;
L_0x27a7340 .functor OR 1, L_0x27a6ef0, L_0x27a7250, C4<0>, C4<0>;
L_0x27a7450 .functor NOT 1, L_0x27a7340, C4<0>, C4<0>, C4<0>;
v0x27a45e0_0 .net *"_ivl_0", 0 0, L_0x27a6e60;  1 drivers
v0x27a46e0_0 .net *"_ivl_2", 0 0, L_0x27a6ef0;  1 drivers
v0x27a47c0_0 .net *"_ivl_4", 0 0, L_0x27a6fd0;  1 drivers
v0x27a4880_0 .net *"_ivl_6", 0 0, L_0x27a7250;  1 drivers
v0x27a4960_0 .net *"_ivl_8", 0 0, L_0x27a7340;  1 drivers
v0x27a4a40_0 .net "x", 0 0, v0x27a2a30_0;  alias, 1 drivers
v0x27a4ae0_0 .net "y", 0 0, v0x27a2af0_0;  alias, 1 drivers
v0x27a4b80_0 .net "z", 0 0, L_0x27a7450;  alias, 1 drivers
S_0x27a5410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x2767f30;
 .timescale -12 -12;
E_0x274f790 .event anyedge, v0x27a5ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a5ce0_0;
    %nor/r;
    %assign/vec4 v0x27a5ce0_0, 0;
    %wait E_0x274f790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a2710;
T_1 ;
    %wait E_0x274f650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x27a2af0_0, 0;
    %assign/vec4 v0x27a2a30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x27a2710;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x274d1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2767f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a5b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a5ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2767f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a5b80_0;
    %inv;
    %store/vec4 v0x27a5b80_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2767f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a2950_0, v0x27a5ef0_0, v0x27a5fb0_0, v0x27a6050_0, v0x27a61c0_0, v0x27a60f0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2767f30;
T_6 ;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2767f30;
T_7 ;
    %wait E_0x274f650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a5c20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a5c20_0, 4, 32;
    %load/vec4 v0x27a5e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a5c20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a5c20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a5c20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27a61c0_0;
    %load/vec4 v0x27a61c0_0;
    %load/vec4 v0x27a60f0_0;
    %xor;
    %load/vec4 v0x27a61c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a5c20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27a5c20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a5c20_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/mt2015_q4/iter0/response21/top_module.sv";
