Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 10
        -capacitance
Design : arbiter_ibus
Version: M-2016.12-SP2
Date   : Wed Jul  4 09:42:46 2018
****************************************

Operating Conditions: ss_nominal_max_1p08v_125c   Library: sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c
Wire Load Model Mode: top

  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[9]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U114/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U114/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[9] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[9] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[8]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U113/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U113/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[8] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[8] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[7]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U112/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U112/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[7] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[7] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[6]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U111/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U111/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[6] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[6] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[5]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U110/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U110/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[5] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[5] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[4]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U109/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U109/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[4] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[4] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[3]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U108/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U108/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[3] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[3] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[2]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U107/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U107/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[2] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[2] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[1]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U106/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U106/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[1] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[1] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: wbm_adr_o[28]
              (input port clocked by CLK)
  Endpoint: wbm_dat_i[0]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wbm_adr_o[28] (in)                                 0.00       1.00 f
  wbm_adr_o[28] (net)            3         0.00      0.00       1.00 f
  U83/D (OR4_X1M_A9TH)                               0.00       1.00 f
  U83/Y (OR4_X1M_A9TH)                               0.18       1.18 f
  n39 (net)                      2         0.00      0.00       1.18 f
  U77/B (NOR2_X1M_A9TH)                              0.00       1.18 f
  U77/Y (NOR2_X1M_A9TH)                              0.10       1.27 r
  n31 (net)                      1         0.00      0.00       1.27 r
  U79/C (NAND4XXXB_X1M_A9TH)                         0.00       1.27 r
  U79/Y (NAND4XXXB_X1M_A9TH)                         0.14       1.41 f
  n38 (net)                      1         0.00      0.00       1.41 f
  U103/A (NOR2_X1M_A9TH)                             0.00       1.41 f
  U103/Y (NOR2_X1M_A9TH)                             0.19       1.60 r
  n42 (net)                      6         0.01      0.00       1.60 r
  U84/A (OR2_X1M_A9TH)                               0.00       1.60 r
  U84/Y (OR2_X1M_A9TH)                               0.49       2.09 r
  n43 (net)                     34         0.03      0.00       2.09 r
  U81/A (INV_X1M_A9TH)                               0.00       2.09 r
  U81/Y (INV_X1M_A9TH)                               0.55       2.64 f
  n44 (net)                     36         0.04      0.00       2.64 f
  U105/A0 (AO22_X1M_A9TH)                            0.00       2.64 f
  U105/Y (AO22_X1M_A9TH)                             0.35       2.99 f
  wbm_dat_i[0] (net)             1         0.00      0.00       2.99 f
  wbm_dat_i[0] (out)                                 0.00       2.99 f
  data arrival time                                             2.99

  clock CLK (rise edge)                              4.00       4.00
  clock network delay (ideal)                        0.00       4.00
  output external delay                             -1.00       3.00
  data required time                                            3.00
  ---------------------------------------------------------------------
  data required time                                            3.00
  data arrival time                                            -2.99
  ---------------------------------------------------------------------
  slack (MET)                                                   0.01


1
