# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trigger_test.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../trigger_test.ip_user_files/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd" \
"../../../../trigger_test.srcs/sources_1/new/record_control.vhd" \
"../../../../trigger_test.srcs/sources_1/new/adc_to_bram.vhd" \
"../../../../trigger_test.srcs/sim_1/new/test_record_control.vhd" \

# Do not sort compile order
nosort
