{
  "module_name": "gcc-sdx65.c",
  "hash_id": "11c5e0fb9b8424ce2de3aacb8f7eeb0143dbac3bfd69a90ee41db5df3ba371ba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sdx65.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gcc-sdx65.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_EVEN,\n\tP_GPLL0_OUT_MAIN,\n\tP_PCIE_PIPE_CLK,\n\tP_SLEEP_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x6d000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0_ao[] = {\n\t{ .fw_name = \"bi_tcxo_ao\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_PCIE_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .fw_name = \"pcie_pipe_clk\"},\n\t{ .fw_name = \"bi_tcxo\"},\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .fw_name = \"usb3_phy_wrapper_gcc_usb30_pipe_clk\"},\n\t{ .fw_name = \"bi_tcxo\"},\n};\n\nstatic struct clk_regmap_mux gcc_pcie_aux_clk_src = {\n\t.reg = 0x43060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_aux_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_pcie_pipe_clk_src = {\n\t.reg = 0x43044,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_5,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_5,\n\t\t\t.num_parents = 2,\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_phy_pipe_clk_src = {\n\t.reg = 0x1706c,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_6,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_6,\n\t\t\t.num_parents = 2,\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_i2c_apps_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1c024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000, P_BI_TCXO, 10, 1, 2),\n\tF(4800000, P_BI_TCXO, 4, 0, 0),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(15000000, P_GPLL0_OUT_EVEN, 5, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24000000, P_GPLL0_OUT_MAIN, 12.5, 1, 2),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1c00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1e024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1e00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x20024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2000c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x22024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2200c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_uart1_apps_clk_src[] = {\n\tF(3686400, P_GPLL0_OUT_EVEN, 1, 192, 15625),\n\tF(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(16000000, P_GPLL0_OUT_EVEN, 1, 4, 75),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(19354839, P_GPLL0_OUT_MAIN, 15.5, 1, 2),\n\tF(20000000, P_GPLL0_OUT_MAIN, 15, 1, 2),\n\tF(20689655, P_GPLL0_OUT_MAIN, 14.5, 1, 2),\n\tF(21428571, P_GPLL0_OUT_MAIN, 14, 1, 2),\n\tF(22222222, P_GPLL0_OUT_MAIN, 13.5, 1, 2),\n\tF(23076923, P_GPLL0_OUT_MAIN, 13, 1, 2),\n\tF(24000000, P_GPLL0_OUT_MAIN, 5, 1, 5),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(26086957, P_GPLL0_OUT_MAIN, 11.5, 1, 2),\n\tF(27272727, P_GPLL0_OUT_MAIN, 11, 1, 2),\n\tF(28571429, P_GPLL0_OUT_MAIN, 10.5, 1, 2),\n\tF(32000000, P_GPLL0_OUT_MAIN, 1, 4, 75),\n\tF(40000000, P_GPLL0_OUT_MAIN, 15, 0, 0),\n\tF(46400000, P_GPLL0_OUT_MAIN, 1, 29, 375),\n\tF(48000000, P_GPLL0_OUT_MAIN, 12.5, 0, 0),\n\tF(51200000, P_GPLL0_OUT_MAIN, 1, 32, 375),\n\tF(56000000, P_GPLL0_OUT_MAIN, 1, 7, 75),\n\tF(58982400, P_GPLL0_OUT_MAIN, 1, 1536, 15625),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(63157895, P_GPLL0_OUT_MAIN, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x1d00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x1f00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x2100c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x2300c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_cpuss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_cpuss_ahb_clk_src = {\n\t.cmd_rcgr = 0x3000c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_cpuss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_cpuss_ahb_clk_src\",\n\t\t.parent_data = gcc_parent_data_0_ao,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x37004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = 4,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x38004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = 4,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x39004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = 4,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_aux_phy_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_aux_phy_clk_src = {\n\t.cmd_rcgr = 0x43048,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_aux_phy_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_aux_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_rchng_phy_clk_src[] = {\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_rchng_phy_clk_src = {\n\t.cmd_rcgr = 0x43064,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_rchng_phy_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_rchng_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = 4,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x24010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x1a010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_master_clk_src[] = {\n\tF(200000000, P_GPLL0_OUT_EVEN, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_master_clk_src = {\n\t.cmd_rcgr = 0x17030,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x17048,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_aux_phy_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb3_phy_aux_clk_src[] = {\n\tF(1000000, P_BI_TCXO, 1, 5, 96),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x17070,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_cpuss_ahb_postdiv_clk_src = {\n\t.reg = 0x30024,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gcc_cpuss_ahb_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_cpuss_ahb_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x17060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_usb30_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ahb_pcie_link_clk = {\n\t.halt_reg = 0x2e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ahb_pcie_link_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x1b004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6d008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x1c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x1c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x20008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x20004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x22008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x22008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x22004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x22004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x1b00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6d008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x1d004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x1f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x21004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x23004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x23004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_blsp1_uart4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x27004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x27004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d008,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x37000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x37000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x38000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x38000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x39000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_clkref_en = {\n\t.halt_reg = 0x88004,\n\t \n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x88004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_aux_clk = {\n\t.halt_reg = 0x43034,\n\t \n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x43034,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_cfg_ahb_clk = {\n\t.halt_reg = 0x4302c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x4302c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_mstr_axi_clk = {\n\t.halt_reg = 0x43024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x43024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_pipe_clk = {\n\t.halt_reg = 0x4303c,\n\t \n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x4303c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_rchng_phy_clk = {\n\t.halt_reg = 0x43030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x43030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_rchng_phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_rchng_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_sleep_clk = {\n\t.halt_reg = 0x43038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x43038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_aux_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_slv_axi_clk = {\n\t.halt_reg = 0x4301c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x4301c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_slv_q2a_axi_clk = {\n\t.halt_reg = 0x43018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x43018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x2400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x24004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x24004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x24004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x24008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x24008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx1_usb2_clkref_en = {\n\t.halt_reg = 0x88008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x88008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx1_usb2_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x1a00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x1a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x17018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x1702c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1702c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mstr_axi_clk = {\n\t.halt_reg = 0x17020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x17028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_slv_ahb_clk = {\n\t.halt_reg = 0x17024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x17064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc usb30_gdsc = {\n\t.gdscr = 0x17004,\n\t.pd = {\n\t\t.name = \"usb30_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie_gdsc = {\n\t.gdscr = 0x43004,\n\t.pd = {\n\t\t.name = \"pcie_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x17068,\n\t \n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x17068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x17068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_clkref_en = {\n\t.halt_reg = 0x88000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x88000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x19008,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x19008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x19008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_xo_div4_clk = {\n\t.halt_reg = 0x2e010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2e010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_xo_div4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_xo_pcie_link_clk = {\n\t.halt_reg = 0x2e008,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x2e008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_xo_pcie_link_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gcc_sdx65_clocks[] = {\n\t[GCC_AHB_PCIE_LINK_CLK] = &gcc_ahb_pcie_link_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK_SRC] = &gcc_blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK_SRC] = &gcc_blsp1_qup1_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK_SRC] = &gcc_blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK_SRC] = &gcc_blsp1_qup2_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK_SRC] = &gcc_blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK_SRC] = &gcc_blsp1_qup3_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK_SRC] = &gcc_blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK_SRC] = &gcc_blsp1_qup4_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK_SRC] = &gcc_blsp1_uart1_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK_SRC] = &gcc_blsp1_uart2_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK_SRC] = &gcc_blsp1_uart3_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK_SRC] = &gcc_blsp1_uart4_apps_clk_src.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CPUSS_AHB_CLK_SRC] = &gcc_cpuss_ahb_clk_src.clkr,\n\t[GCC_CPUSS_AHB_POSTDIV_CLK_SRC] = &gcc_cpuss_ahb_postdiv_clk_src.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_PCIE_0_CLKREF_EN] = &gcc_pcie_0_clkref_en.clkr,\n\t[GCC_PCIE_AUX_CLK] = &gcc_pcie_aux_clk.clkr,\n\t[GCC_PCIE_AUX_CLK_SRC] = &gcc_pcie_aux_clk_src.clkr,\n\t[GCC_PCIE_AUX_PHY_CLK_SRC] = &gcc_pcie_aux_phy_clk_src.clkr,\n\t[GCC_PCIE_CFG_AHB_CLK] = &gcc_pcie_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_MSTR_AXI_CLK] = &gcc_pcie_mstr_axi_clk.clkr,\n\t[GCC_PCIE_PIPE_CLK] = &gcc_pcie_pipe_clk.clkr,\n\t[GCC_PCIE_PIPE_CLK_SRC] = &gcc_pcie_pipe_clk_src.clkr,\n\t[GCC_PCIE_RCHNG_PHY_CLK] = &gcc_pcie_rchng_phy_clk.clkr,\n\t[GCC_PCIE_RCHNG_PHY_CLK_SRC] = &gcc_pcie_rchng_phy_clk_src.clkr,\n\t[GCC_PCIE_SLEEP_CLK] = &gcc_pcie_sleep_clk.clkr,\n\t[GCC_PCIE_SLV_AXI_CLK] = &gcc_pcie_slv_axi_clk.clkr,\n\t[GCC_PCIE_SLV_Q2A_AXI_CLK] = &gcc_pcie_slv_q2a_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_RX1_USB2_CLKREF_EN] = &gcc_rx1_usb2_clkref_en.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MASTER_CLK_SRC] = &gcc_usb30_master_clk_src.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK_SRC] = &gcc_usb30_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_MOCK_UTMI_POSTDIV_CLK_SRC] =\t&gcc_usb30_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_MSTR_AXI_CLK] = &gcc_usb30_mstr_axi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB30_SLV_AHB_CLK] = &gcc_usb30_slv_ahb_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK_SRC] = &gcc_usb3_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK_SRC] = &gcc_usb3_phy_pipe_clk_src.clkr,\n\t[GCC_USB3_PRIM_CLKREF_EN] = &gcc_usb3_prim_clkref_en.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GCC_XO_DIV4_CLK] = &gcc_xo_div4_clk.clkr,\n\t[GCC_XO_PCIE_LINK_CLK] = &gcc_xo_pcie_link_clk.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sdx65_resets[] = {\n\t[GCC_BLSP1_QUP1_BCR] = { 0x1c000 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x1e000 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x20000 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x22000 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x1d000 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x1f000 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x21000 },\n\t[GCC_BLSP1_UART4_BCR] = { 0x23000 },\n\t[GCC_PCIE_BCR] = { 0x43000 },\n\t[GCC_PCIE_LINK_DOWN_BCR] = { 0x77000 },\n\t[GCC_PCIE_NOCSR_COM_PHY_BCR] = { 0x78008 },\n\t[GCC_PCIE_PHY_BCR] = { 0x44000 },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x78000 },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x78004 },\n\t[GCC_PCIE_PHY_NOCSR_COM_PHY_BCR] = { 0x7800c },\n\t[GCC_PDM_BCR] = { 0x24000 },\n\t[GCC_QUSB2PHY_BCR] = { 0x19000 },\n\t[GCC_SDCC1_BCR] = { 0x1a000 },\n\t[GCC_TCSR_PCIE_BCR] = { 0x57000 },\n\t[GCC_USB30_BCR] = { 0x17000 },\n\t[GCC_USB3_PHY_BCR] = { 0x18000 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x18004 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x19004 },\n};\n\nstatic struct gdsc *gcc_sdx65_gdscs[] = {\n\t[USB30_GDSC] = &usb30_gdsc,\n\t[PCIE_GDSC] = &pcie_gdsc,\n};\n\nstatic const struct regmap_config gcc_sdx65_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x1f101c,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sdx65_desc = {\n\t.config = &gcc_sdx65_regmap_config,\n\t.clks = gcc_sdx65_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sdx65_clocks),\n\t.resets = gcc_sdx65_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sdx65_resets),\n\t.gdscs = gcc_sdx65_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sdx65_gdscs),\n};\n\nstatic const struct of_device_id gcc_sdx65_match_table[] = {\n\t{ .compatible = \"qcom,gcc-sdx65\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sdx65_match_table);\n\nstatic int gcc_sdx65_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sdx65_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\t \n\tregmap_update_bits(regmap, 0x6d008, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x6d008, BIT(21), BIT(21));\n\tregmap_update_bits(regmap, 0x6d008, BIT(22), BIT(22));\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sdx65_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sdx65_driver = {\n\t.probe = gcc_sdx65_probe,\n\t.driver = {\n\t\t.name = \"gcc-sdx65\",\n\t\t.of_match_table = gcc_sdx65_match_table,\n\t},\n};\n\nstatic int __init gcc_sdx65_init(void)\n{\n\treturn platform_driver_register(&gcc_sdx65_driver);\n}\nsubsys_initcall(gcc_sdx65_init);\n\nstatic void __exit gcc_sdx65_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sdx65_driver);\n}\nmodule_exit(gcc_sdx65_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC SDX65 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}