{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480537388968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480537388969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:23:08 2016 " "Processing started: Wed Nov 30 15:23:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480537388969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480537388969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainProject -c MainProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainProject -c MainProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480537388970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480537389621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainProject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MainProject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainProject " "Found entity 1: MainProject" {  } { { "MainProject.bdf" "" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537389945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480537389945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainProject " "Elaborating entity \"MainProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480537390098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevseg.vhd 2 1 " "Using design file sevseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevseg-Behavior " "Found design unit 1: sevseg-Behavior" {  } { { "sevseg.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/sevseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390640 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "sevseg.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/sevseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1480537390640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg sevseg:inst6 " "Elaborating entity \"sevseg\" for hierarchy \"sevseg:inst6\"" {  } { { "MainProject.bdf" "inst6" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { { 232 1224 1400 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480537390645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 sevseg.vhd(22) " "VHDL Process Statement warning at sevseg.vhd(22): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevseg.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/sevseg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480537390646 "|MainProject|sevseg:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 sevseg.vhd(45) " "VHDL Process Statement warning at sevseg.vhd(45): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevseg.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/sevseg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480537390646 "|MainProject|sevseg:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1480537390677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MainProject.bdf" "inst" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { { 232 952 1112 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480537390678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regist.vhd 2 1 " "Using design file regist.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-Behavior " "Found design unit 1: regist-Behavior" {  } { { "regist.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/regist.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390702 ""} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Found entity 1: regist" {  } { { "regist.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/regist.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1480537390702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regist:inst2 " "Elaborating entity \"regist\" for hierarchy \"regist:inst2\"" {  } { { "MainProject.bdf" "inst2" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { { 104 256 416 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480537390703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.vhd 2 1 " "Using design file decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390735 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1480537390735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst5\"" {  } { { "MainProject.bdf" "inst5" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { { 360 696 848 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480537390736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Synchronous_upcount.vhd 2 1 " "Using design file Synchronous_upcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronous_upcount-behaviour " "Found design unit 1: Synchronous_upcount-behaviour" {  } { { "Synchronous_upcount.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/Synchronous_upcount.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronous_upcount " "Found entity 1: Synchronous_upcount" {  } { { "Synchronous_upcount.vhd" "" { Text "/home/student1/aypatel/coe328/Lab6/MyLab6/Synchronous_upcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480537390756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1480537390756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronous_upcount Synchronous_upcount:inst4 " "Elaborating entity \"Synchronous_upcount\" for hierarchy \"Synchronous_upcount:inst4\"" {  } { { "MainProject.bdf" "inst4" { Schematic "/home/student1/aypatel/coe328/Lab6/MyLab6/MainProject.bdf" { { 528 264 416 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480537390757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480537392147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480537392147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480537392408 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480537392408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480537392408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480537392408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480537392473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:23:12 2016 " "Processing ended: Wed Nov 30 15:23:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480537392473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480537392473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480537392473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480537392473 ""}
