Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Sep 23 22:32:42 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 98.57%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.380ns, STNS: -297.253ns
	HWNS: -0.111ns, HTNS: -2.224ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1824   pll_inst_125M_1
           clk1:      125.000         1824   udp_clk_125m
           clk2:      150.015          679   u_clk/pll_inst.clkc[0]
           clk3:      125.000          675   phy1_rgmii_rx_clk
           clk4:       10.000          284   config_inst.jtck
           clk5:      125.000          180   pll_inst_125M_0
           clk6:       62.500          100   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk7:       50.000           64   clk_in
           clk8:      312.500           39   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk9:      150.015            1   u_clk/pll_inst.clkc[2]
          clk10:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 6.221         160.746            1.779      0.000            0.159      0.000            0.000             1824                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                 6.221         160.746            1.779      0.000            0.159      0.000            0.000             1824                7             no       no
       clk2           local            0.000      3.333                 6.666         150.015                12.586          79.453           -2.960    -95.013            0.030      0.000            0.000              679                6             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 4.012         249.252            3.988      0.000           -0.011     -0.022            0.000              675                5             no       no
       clk4           local            0.000     50.000               100.000          10.000                16.112          62.066           41.944      0.000           -0.111     -2.188            0.000              284               10             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 5.002         199.920            2.998      0.000           -0.014     -0.014            0.000              180                6             no       no
       clk6           local            0.000      8.000                16.000          62.500                14.301          69.925            0.142      0.000            0.159      0.000            0.000              100                6             no       no
       clk7           local            0.000     10.000                20.000          50.000                 4.322         231.374           15.678      0.000            0.285      0.000            0.000               64                6             no       no
       clk8           local            0.000      1.600                 3.200         312.500                 1.333         750.188            1.867      0.000            0.243      0.000            0.000               39                1             no       no
       clk9           local            3.333      0.000                 6.666         150.015                17.426          57.386           -5.380   -202.240            6.516      0.000            0.000                1                1             no       no
      clk10           local            2.000      6.000                 8.000         125.000                 1.628         614.251            1.593      0.000            5.986      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_1
Type           :     Self
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_1
Min Period     :     6.221ns
Fmax           :     160.746MHz

Statistics:
Max            : SWNS      1.779ns, STNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
Min            : HWNS      0.159ns, HTNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.779ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 6.105ns (cell 3.705ns (60%), net 2.400ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.850          5.962          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.mi[1]
reg                 x022y030z3          0.143    r     6.105          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_14,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.779               

Slack               : 1.779ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 6.105ns (cell 3.705ns (60%), net 2.400ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.850          5.962          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.mi[1]
reg                 x017y049z3          0.143    r     6.105          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_17,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.779               

Slack               : 1.979ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.905ns (cell 3.705ns (62%), net 2.200ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.650          5.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.mi[1]
reg                 x020y048z3          0.143    r     5.905          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_18,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.905               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.979               

Slack               : 1.981ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.719ns (cell 1.269ns (22%), net 4.450ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.550          5.633          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.sr
reg                 x039y001z2          0.086    r     5.719               
--------------------------------------------------------------------  ---------------
Arrival                                                5.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.981               

Slack               : 2.031ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.269ns (22%), net 4.400ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.500          5.583          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.sr
reg                 x038y001z2          0.086    r     5.669               
--------------------------------------------------------------------  ---------------
Arrival                                                5.669               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.031ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.269ns (22%), net 4.400ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.500          5.583          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.sr
reg                 x038y001z3          0.086    r     5.669               
--------------------------------------------------------------------  ---------------
Arrival                                                5.669               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.sr
reg                 x038y002z0          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.sr
reg                 x037y001z0          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.sr
reg                 x037y001z1          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.131ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.sr (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.569ns (cell 1.269ns (22%), net 4.300ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.400          5.483          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.sr
reg                 x037y002z3          0.086    r     5.569               
--------------------------------------------------------------------  ---------------
Arrival                                                5.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.131               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 36
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.q[0]
net (fo=36)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.ce
reg                 x026y040z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u2_udp_loopback/STATE_reg[2]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 82
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/STATE_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y038z1          0.109    f     0.109          pin: u2_udp_loopback/STATE_reg[2]_syn_4.q[0]
net (fo=82)                             0.100          0.209          net: u2_udp_loopback/STATE_reg_syn_1[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(114)
                                                                      pin: u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.ce
reg                 x009y038z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y001z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.q[0]
net (fo=35)                             0.100          0.209          net: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg_syn_1[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.ce
reg                 x036y001z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y001z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.q[0]
net (fo=35)                             0.100          0.209          net: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg_syn_1[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.ce
reg                 x036y001z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y042z2          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.q[0]
net (fo=42)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.ce
reg                 x029y042z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y042z2          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.q[0]
net (fo=42)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.ce
reg                 x029y042z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y038z1          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.q[0]
net (fo=10)                             0.100          0.209          net: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg_syn_1[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.ce
reg                 x001y038z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               


----------------------------------------------------------------------------------------------------
Path Group     :     udp_clk_125m -> udp_clk_125m
Type           :     Self
From Clock     :     udp_clk_125m
To Clock       :     udp_clk_125m
Min Period     :     6.221ns
Fmax           :     160.746MHz

Statistics:
Max            : SWNS      1.779ns, STNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
Min            : HWNS      0.159ns, HTNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.779ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.mi[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 6.105ns (cell 3.705ns (60%), net 2.400ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.850          5.962          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.mi[1]
reg                 x022y030z3          0.143    r     6.105          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_14,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_45.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.779               

Slack               : 1.779ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.mi[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 6.105ns (cell 3.705ns (60%), net 2.400ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.850          5.962          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.mi[1]
reg                 x017y049z3          0.143    r     6.105          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_17,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.105               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_48.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.779               

Slack               : 1.979ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.mi[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.905ns (cell 3.705ns (62%), net 2.200ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y041z0          0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[3]_syn_4.q[0]
net (fo=3)                              0.400          0.546          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.a[0]
ADDER               x029y035z1          0.706    f     1.252       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.252          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER               x029y036z0          0.073    f     1.325          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.325          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER               x029y036z1          0.073    f     1.398          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.398          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER               x029y037z0          0.073    f     1.471          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.471          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER               x029y037z1          0.355    f     1.826       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.200          2.026          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.a[1]
LUT4                x029y039z0          0.408    f     2.434       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_710.f[1]
net (fo=1)                              0.100          2.534          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.a[1]
LUT5                x029y039z2          0.424    f     2.958       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_747.f[1]
net (fo=2)                              0.250          3.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.a[1]
LUT5                x031y040z1          0.618    f     3.826       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_749.fx[0]
net (fo=3)                              0.150          3.976          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.d[0]
LUT2                x030y040z2          0.262    r     4.238       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_771.f[0]
net (fo=31)                             0.450          4.688          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.a[0]
LUT5                x025y042z3          0.424    f     5.112       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_34.f[0]
net (fo=10)                             0.650          5.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.mi[1]
reg                 x020y048z3          0.143    r     5.905          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_dup_18,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.905               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_49.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.979               

Slack               : 1.981ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.719ns (cell 1.269ns (22%), net 4.450ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.550          5.633          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.sr
reg                 x039y001z2          0.086    r     5.719               
--------------------------------------------------------------------  ---------------
Arrival                                                5.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[15]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.981               

Slack               : 2.031ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.269ns (22%), net 4.400ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.500          5.583          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.sr
reg                 x038y001z2          0.086    r     5.669               
--------------------------------------------------------------------  ---------------
Arrival                                                5.669               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[22]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.031ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.669ns (cell 1.269ns (22%), net 4.400ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.500          5.583          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.sr
reg                 x038y001z3          0.086    r     5.669               
--------------------------------------------------------------------  ---------------
Arrival                                                5.669               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[26]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.sr
reg                 x038y002z0          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_34.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.sr
reg                 x037y001z0          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[19]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.081ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.619ns (cell 1.269ns (22%), net 4.350ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.450          5.533          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.sr
reg                 x037y001z1          0.086    r     5.619               
--------------------------------------------------------------------  ---------------
Arrival                                                5.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.081               

Slack               : 2.131ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.sr (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 5.569ns (cell 1.269ns (22%), net 4.300ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 83
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.650          2.404          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.a[0]
LUT5                x023y033z3          0.424    f     2.828       2  pin: u_uicfg5640/wr_data_b1[27]_syn_39.f[0]
net (fo=45)                             2.050          4.878          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.d[0]
LUT3                x034y005z0          0.205    r     5.083       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/operate_type_reg[6]_syn_4.f[0]
net (fo=83)                             0.400          5.483          net: u7_rx_fifo/wr_sreset_dup_46,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.sr
reg                 x037y002z3          0.086    r     5.569               
--------------------------------------------------------------------  ---------------
Arrival                                                5.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/desti_ip_address_b1[23]_syn_30.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.131               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y045z2          0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.250          0.359          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)           x008y045            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 36
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_b[9]_syn_30.q[0]
net (fo=36)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.ce
reg                 x026y040z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_678.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u2_udp_loopback/STATE_reg[2]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 82
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/STATE_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y038z1          0.109    f     0.109          pin: u2_udp_loopback/STATE_reg[2]_syn_4.q[0]
net (fo=82)                             0.100          0.209          net: u2_udp_loopback/STATE_reg_syn_1[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(114)
                                                                      pin: u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.ce
reg                 x009y038z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/fifo_read_data_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y001z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.q[0]
net (fo=35)                             0.100          0.209          net: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg_syn_1[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.ce
reg                 x036y001z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y001z3          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg[0]_syn_4.q[0]
net (fo=35)                             0.100          0.209          net: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg_syn_1[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.ce
reg                 x036y001z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y042z2          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.q[0]
net (fo=42)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.ce
reg                 x029y042z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y042z2          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0]_syn_4.q[0]
net (fo=42)                             0.100          0.209          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.ce
reg                 x029y042z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y038z1          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.q[0]
net (fo=10)                             0.100          0.209          net: u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg_syn_1[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.ce
reg                 x001y038z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     4.012ns
Fmax           :     249.252MHz

Statistics:
Max            : SWNS      3.988ns, STNS      0.000ns,         0 Viol Endpoints,      1639 Total Endpoints,      3016 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.022ns,         2 Viol Endpoints,      1639 Total Endpoints,      3016 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.988ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.896ns (cell 1.896ns (48%), net 2.000ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              0.950          1.096          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     1.358       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.350          1.708          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.c[1]
LUT4                x017y056z3          0.348    f     2.056       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.f[1]
net (fo=1)                              0.400          2.456          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[10]_syn_4.a[0]
LUT4                x022y055z1          0.408    f     2.864       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[10]_syn_4.f[0]
net (fo=2)                              0.300          3.164          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x025y056z0          0.732    f     3.896       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.896               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.988               

Slack               : 4.244ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.640ns (cell 1.740ns (47%), net 1.900ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              0.950          1.096          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     1.358       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.100          1.458          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.c[0]
LUT2                x017y061z2          0.348    f     1.806       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.f[0]
net (fo=7)                              0.200          2.006          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_7,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.d[1]
LUT4                x017y059z2          0.262    r     2.268       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.f[1]
net (fo=3)                              0.450          2.718          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[7]_syn_4.a[1]
LUT3                x020y055z1          0.408    f     3.126       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[7]_syn_4.f[1]
net (fo=1)                              0.200          3.326          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n26,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[0]
LUT3 (reg)          x021y054z1          0.314    r     3.640       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.640               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.244               

Slack               : 4.523ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_H9mJVr1W_reg_syn_5.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.361ns (cell 2.261ns (67%), net 1.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.q[0]
net (fo=2)                              0.400          0.546          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[4]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[11]_syn_4.b[0]
LUT4                x030y051z1          0.333    f     0.879       1  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[11]_syn_4.f[0]
net (fo=1)                              0.250          1.129          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[6]_syn_4.a[0]
LUT4                x028y050z2          0.424    f     1.553       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[6]_syn_4.f[0]
net (fo=2)                              0.150          1.703          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[1]
LUT4                x028y051z2          0.424    f     2.127       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[1]
net (fo=1)                              0.200          2.327          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_AqC_VSXS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_F3EQc5Vf_reg_syn_5.a[0]
LUT4                x028y053z0          0.408    f     2.735       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_F3EQc5Vf_reg_syn_5.f[0]
net (fo=1)                              0.100          2.835          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_H9mJVr1W_reg_syn_5.a[0]
LUT4 (reg)          x028y053z1          0.526    f     3.361       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.361               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_H9mJVr1W_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.523               

Slack               : 4.541ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.343ns (cell 2.343ns (70%), net 1.000ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y051z3          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.q[0]
net (fo=5)                              0.450          0.596          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.b[1]
LUT5                x037y055z3          0.431    f     1.027       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.f[1]
net (fo=1)                              0.150          1.177          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.a[0]
LUT4                x036y055z0          0.408    f     1.585       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.f[0]
net (fo=1)                              0.100          1.685          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.a[1]
LUT4                x036y055z0          0.408    f     2.093       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.f[1]
net (fo=1)                              0.150          2.243          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.a[0]
LUT5                x037y055z3          0.424    f     2.667       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.f[0]
net (fo=1)                              0.150          2.817          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.a[0]
LUT4 (reg)          x037y056z1          0.526    f     3.343       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.343               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.541               

Slack               : 4.740ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.144ns (cell 1.544ns (49%), net 1.600ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              0.950          1.096          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     1.358       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.100          1.458          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.c[0]
LUT2                x017y061z2          0.348    f     1.806       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.f[0]
net (fo=7)                              0.200          2.006          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_7,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.d[1]
LUT4                x017y059z2          0.262    r     2.268       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.f[1]
net (fo=3)                              0.350          2.618          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.a[0]
LUT4 (reg)          x019y056z1          0.526    f     3.144       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[29],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.144               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.740               

Slack               : 4.833ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.051ns (cell 1.351ns (44%), net 1.700ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y052z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[0]
net (fo=8)                              0.750          0.896          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[4]_syn_4.d[1]
LUT2                x019y057z0          0.205    r     1.101       1  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[4]_syn_4.f[1]
net (fo=6)                              0.200          1.301          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_37,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[5]_syn_4.d[0]
LUT3                x017y057z2          0.262    r     1.563       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[5]_syn_4.f[0]
net (fo=3)                              0.200          1.763          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[14]_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.a[0]
LUT4                x017y059z2          0.424    f     2.187       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.f[0]
net (fo=2)                              0.550          2.737          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[8]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[1]
LUT2 (reg)          x021y054z1          0.314    r     3.051       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[20],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.051               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.833               

Slack               : 4.934ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.950ns (cell 1.550ns (52%), net 1.400ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y052z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[0]
net (fo=8)                              0.750          0.896          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[4]_syn_4.d[1]
LUT2                x019y057z0          0.205    r     1.101       1  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[4]_syn_4.f[1]
net (fo=6)                              0.200          1.301          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_37,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[9]_syn_4.d[1]
LUT3                x019y059z3          0.262    r     1.563       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[9]_syn_4.f[1]
net (fo=5)                              0.200          1.763          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_9,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[2]_syn_4.d[1]
LUT2                x018y058z1          0.205    r     1.968       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[2]_syn_4.f[1]
net (fo=5)                              0.250          2.218          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.a[1]
LUT5 (reg)          x020y057z0          0.732    f     2.950       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[25],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.950               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.934               

Slack               : 4.950ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_rBT2HiW3/al102_7ap8NVcT_reg_syn_21.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.934ns (cell 0.484ns (16%), net 2.450ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y064z2          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.q[0]
net (fo=2)                              0.300          0.446          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.c[0]
LUT2                x004y065z1          0.251    r     0.697       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.f[0]
net (fo=56)                             2.150          2.847          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_rBT2HiW3/al102_7ap8NVcT_reg_syn_21.ce
reg                 x037y057z2          0.087    r     2.934               
--------------------------------------------------------------------  ---------------
Arrival                                                2.934               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_rBT2HiW3/al102_7ap8NVcT_reg_syn_21.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.950               

Slack               : 4.957ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.b[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.927ns (cell 1.327ns (45%), net 1.600ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              0.950          1.096          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     1.358       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.300          1.658          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[9]_syn_4.d[0]
LUT3                x019y059z3          0.262    r     1.920       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[9]_syn_4.f[0]
net (fo=4)                              0.350          2.270          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.b[1]
LUT5 (reg)          x022y057z0          0.657    f     2.927       3  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[18],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.927               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.957               

Slack               : 4.976ns
Begin Point         : phy1_rgmii_rx_ctl_syn_2.ipclk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_5.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.908ns (cell 1.058ns (36%), net 1.850ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: phy1_rgmii_rx_ctl_syn_2.ipclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x017y071            0.567    f     0.567          pin: phy1_rgmii_rx_ctl_syn_2.diq[0]
net (fo=4)                              1.250          1.817          net: u4_trimac_block/u1_rgmii_interface/gmii_rx_dv,  ../../../../source_code/rtl/ETH/rgmii_interface.v(44)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg_syn_5.c[0]
LUT2                x031y062z3          0.348    f     2.165       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg_syn_5.f[0]
net (fo=2)                              0.600          2.765          net: u4_trimac_block/u1_rgmii_interface/gmii_rx_er,  ../../../../source_code/rtl/ETH/rgmii_interface.v(45)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_5.mi[0]
reg                 x035y056z2          0.143    r     2.908          net: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1[11],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.908               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.976               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[44]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y067z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.q[0]
net (fo=30)                             0.100          0.228          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[44]_syn_3.sr
reg                 x012y067z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[44]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[71]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y063z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=23)                             0.100          0.228          net: cwc_slave_0_rst_dup_3,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[71]_syn_3.sr
reg                 x027y063z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[71]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.q[0]
net (fo=22)                             0.150          0.278          net: cwc_slave_0_rst_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.sr
reg                 x033y059z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[25]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y063z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=23)                             0.150          0.278          net: cwc_slave_0_rst_dup_3,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[25]_syn_4.sr
reg                 x028y063z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[25]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[68]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y069z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.q[0]
net (fo=15)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[68]_syn_3.sr
reg                 x035y069z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[68]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[69]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y069z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.q[0]
net (fo=15)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[69]_syn_3.sr
reg                 x033y069z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[69]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[75]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y069z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.q[0]
net (fo=15)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[75]_syn_3.sr
reg                 x035y069z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[75]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y063z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=23)                             0.150          0.278          net: cwc_slave_0_rst_dup_3,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.sr
reg                 x027y064z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.q[0]
net (fo=22)                             0.150          0.278          net: cwc_slave_0_rst_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr
reg                 x034y058z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y069z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.q[0]
net (fo=15)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.sr
reg                 x035y069z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.639ns
Fmax           :     150.625MHz

Statistics:
Max            : SWNS      0.027ns, STNS      0.000ns,         0 Viol Endpoints,      1442 Total Endpoints,      3673 Paths Analyzed
Min            : HWNS      0.030ns, HTNS      0.000ns,         0 Viol Endpoints,      1442 Total Endpoints,      3673 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.027ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.523ns (cell 5.123ns (78%), net 1.400ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.b[0]
LUT4                x010y026z3          0.431    f     5.591       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.f[0]
net (fo=2)                              0.200          5.791          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1]
LUT5 (reg)          x010y028z0          0.732    f     6.523       2  net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.523               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.027               

Slack               : 0.027ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.523ns (cell 5.123ns (78%), net 1.400ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[1]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[17],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.b[0]
LUT4                x010y026z2          0.431    f     5.591       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.f[0]
net (fo=2)                              0.200          5.791          net: u2_ram/App_wr_din[17]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[1]
LUT5 (reg)          x009y025z1          0.732    f     6.523       2  net: u2_ram/u2_wrrd/app_wr_din_1d[17],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.523               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.027               

Slack               : 0.077ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.473ns (cell 5.123ns (79%), net 1.350ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.b[1]
LUT4                x010y026z2          0.431    f     5.591       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.f[1]
net (fo=2)                              0.150          5.741          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1]
LUT5 (reg)          x010y025z1          0.732    f     6.473       2  net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.473               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.077               

Slack               : 0.077ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.473ns (cell 5.123ns (79%), net 1.350ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.b[1]
LUT4                x010y026z3          0.431    f     5.591       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.f[1]
net (fo=2)                              0.150          5.741          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1]
LUT5 (reg)          x010y025z0          0.732    f     6.473       2  net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.473               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.077               

Slack               : 0.077ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[8]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.473ns (cell 5.123ns (79%), net 1.350ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[8]
net (fo=1)                              1.150          5.110          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[8],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.b[0]
LUT4                x011y026z3          0.431    f     5.541       1  pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.f[0]
net (fo=2)                              0.200          5.741          net: u2_ram/App_wr_din[8]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8]_syn_4.a[1]
LUT5 (reg)          x012y027z1          0.732    f     6.473       2  net: u2_ram/u2_wrrd/app_wr_din_1d[8],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.473               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.077               

Slack               : 0.125ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.425ns (cell 5.025ns (78%), net 1.400ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[2]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[18],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.b[0]
LUT4                x011y027z0          0.333    f     5.493       1  pin: u2_ram/App_wr_din[21]_syn_6.f[0]
net (fo=2)                              0.200          5.693          net: u2_ram/App_wr_din[18]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.a[1]
LUT5 (reg)          x009y027z0          0.732    f     6.425       2  net: u2_ram/u2_wrrd/app_wr_din_1d[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.125               

Slack               : 0.125ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.425ns (cell 5.025ns (78%), net 1.400ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[5]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[21],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.b[1]
LUT4                x011y027z0          0.333    f     5.493       1  pin: u2_ram/App_wr_din[21]_syn_6.f[1]
net (fo=2)                              0.200          5.693          net: u2_ram/App_wr_din[21]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[1]
LUT5 (reg)          x009y027z1          0.732    f     6.425       2  net: u2_ram/u2_wrrd/app_wr_din_1d[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.125               

Slack               : 0.127ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.423ns (cell 5.123ns (79%), net 1.300ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[8]
net (fo=1)                              1.150          5.110          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[24],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.b[1]
LUT4                x011y026z3          0.431    f     5.541       1  pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.f[1]
net (fo=2)                              0.150          5.691          net: u2_ram/App_wr_din[24]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1]
LUT5 (reg)          x011y025z1          0.732    f     6.423       2  net: u2_ram/u2_wrrd/app_wr_din_1d[24],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.127               

Slack               : 0.175ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.375ns (cell 5.025ns (78%), net 1.350ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[4]
net (fo=1)                              1.150          5.110          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[4],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[4]_syn_6.b[1]
LUT4                x011y026z0          0.333    f     5.443       1  pin: u2_ram/App_wr_din[4]_syn_6.f[1]
net (fo=2)                              0.200          5.643          net: u2_ram/App_wr_din[4]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.a[1]
LUT5 (reg)          x013y026z1          0.732    f     6.375       2  net: u2_ram/u2_wrrd/app_wr_din_1d[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.375               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               

Slack               : 0.175ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.375ns (cell 5.025ns (78%), net 1.350ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              1.150          5.110          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[4]_syn_6.b[0]
LUT4                x011y026z0          0.333    f     5.443       1  pin: u2_ram/App_wr_din[4]_syn_6.f[0]
net (fo=2)                              0.200          5.643          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1]
LUT5 (reg)          x011y024z1          0.732    f     6.375       2  net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.375               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.030ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rbusy_reg_syn_8.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.330ns (cell 0.230ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y009z0          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.q[0]
net (fo=15)                             0.100          0.228          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_rbusy_reg_syn_8.sr
reg                 x004y009z1          0.102    r     0.330               
--------------------------------------------------------------------  ---------------
Arrival                                                0.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rbusy_reg_syn_8.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.030ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rfdma_cnt_reg[1]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.330ns (cell 0.230ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y011z1          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.q[0]
net (fo=30)                             0.100          0.228          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[1]_syn_4.sr
reg                 x002y011z3          0.102    r     0.330               
--------------------------------------------------------------------  ---------------
Arrival                                                0.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.030ns
Begin Point         : app_fdma_inst/mux20_syn_290.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wfdma_cnt_reg[7]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.330ns (cell 0.230ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_290.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y004z1          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_290.q[0]
net (fo=40)                             0.100          0.228          net: u_four_channel_video_splicer/sdr_init_done_dup_58,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wfdma_cnt_reg[7]_syn_4.sr
reg                 x005y004z2          0.102    r     0.330               
--------------------------------------------------------------------  ---------------
Arrival                                                0.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wfdma_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.080ns
Begin Point         : app_fdma_inst/mux20_syn_290.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_286.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_290.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y004z1          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_290.q[0]
net (fo=40)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done_dup_58,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/mux20_syn_286.sr
reg                 x004y004z2          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_286.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[17]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.128    f     0.128          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[17]_syn_3.sr
reg                 x005y021z1          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[17]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[20]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.128    f     0.128          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[20]_syn_4.sr
reg                 x003y021z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[20]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.128    f     0.128          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.sr
reg                 x004y022z2          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[15]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.128    f     0.128          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[15]_syn_4.sr
reg                 x005y021z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[15]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[18]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.128    f     0.128          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.sr
reg                 x004y022z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rfdma_cnt_reg[10]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y011z1          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[7]_syn_3.q[0]
net (fo=30)                             0.150          0.278          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[10]_syn_4.sr
reg                 x002y012z2          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[10]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     4.183ns
Fmax           :     239.063MHz

Statistics:
Max            : SWNS     48.918ns, STNS      0.000ns,         0 Viol Endpoints,       855 Total Endpoints,      1833 Paths Analyzed
Min            : HWNS     -0.111ns, HTNS     -2.188ns,        58 Viol Endpoints,       856 Total Endpoints,      1894 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 48.918ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.782ns (cell 0.232ns (29%), net 0.550ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.146    r     0.146          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=68)                             0.550          0.696          net: debug_hub_top/U_0_register/rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr
reg                 x001y064z0          0.086    r     0.782               
--------------------------------------------------------------------  ---------------
Arrival                                                0.782               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         49.700               
clock uncertainty                       0.000         49.700               
clock pessimism                         0.000         49.700               
--------------------------------------------------------------------  ---------------
Required                                              49.700               
--------------------------------------------------------------------  ---------------
Slack                                                 48.918               

Slack               : 49.395ns
Begin Point         : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.q[0]
net (fo=2)                              0.200          0.346          net: debug_hub_top/U_tap/ctrl_flag,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0]
reg                 x001y064z0          0.143    r     0.489          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.884               
clock uncertainty                       0.000         49.884               
clock pessimism                         0.000         49.884               
--------------------------------------------------------------------  ---------------
Required                                              49.884               
--------------------------------------------------------------------  ---------------
Slack                                                 49.395               

Slack               : 95.817ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_36.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.067ns (cell 0.817ns (20%), net 3.250ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.950          3.980          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_36.ce
reg                 x028y038z2          0.087    r     4.067               
--------------------------------------------------------------------  ---------------
Arrival                                                4.067               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_36.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 95.817               

Slack               : 95.817ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_39.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.067ns (cell 0.817ns (20%), net 3.250ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.950          3.980          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.ce
reg                 x023y033z3          0.087    r     4.067               
--------------------------------------------------------------------  ---------------
Arrival                                                4.067               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 95.817               

Slack               : 95.967ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_38.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.917ns (cell 0.817ns (20%), net 3.100ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.800          3.830          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_38.ce
reg                 x019y032z3          0.087    r     3.917               
--------------------------------------------------------------------  ---------------
Arrival                                                3.917               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_38.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 95.967               

Slack               : 95.967ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_41.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.917ns (cell 0.817ns (20%), net 3.100ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.800          3.830          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_41.ce
reg                 x023y036z3          0.087    r     3.917               
--------------------------------------------------------------------  ---------------
Arrival                                                3.917               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_41.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 95.967               

Slack               : 96.117ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_48.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.767ns (cell 0.817ns (21%), net 2.950ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.650          3.680          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.ce
reg                 x038y054z2          0.087    r     3.767               
--------------------------------------------------------------------  ---------------
Arrival                                                3.767               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.117               

Slack               : 96.217ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.667ns (cell 0.817ns (22%), net 2.850ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.550          3.580          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce
reg                 x037y055z2          0.087    r     3.667               
--------------------------------------------------------------------  ---------------
Arrival                                                3.667               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.217               

Slack               : 96.217ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.667ns (cell 0.817ns (22%), net 2.850ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.550          3.580          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce
reg                 x037y055z3          0.087    r     3.667               
--------------------------------------------------------------------  ---------------
Arrival                                                3.667               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.217               

Slack               : 96.267ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_47.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.617ns (cell 0.817ns (22%), net 2.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.150          0.697          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     1.030       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.500          3.530          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_47.ce
reg                 x026y045z2          0.087    r     3.617               
--------------------------------------------------------------------  ---------------
Arrival                                                3.617               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_47.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.267               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_14.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_14.sr
reg                 x010y068z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[88]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z2          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=21)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[88]_syn_3.sr
reg                 x014y068z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[88]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.sr
reg                 x010y068z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 51
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=51)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_10,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_4.sr
reg                 x021y068z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sel_shift_reg[3]_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=68)                             0.100          0.228          net: debug_hub_top/U_0_register/rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_shift_reg[3]_syn_7.sr
reg                 x006y068z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_shift_reg[3]_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=68)                             0.150          0.278          net: debug_hub_top/U_0_register/rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.sr
reg                 x005y068z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.sr
reg                 x009y068z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[46]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=68)                             0.150          0.278          net: debug_hub_top/U_0_register/rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[46]_syn_3.sr
reg                 x006y067z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[46]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[49]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[49]_syn_3.sr
reg                 x009y068z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[49]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[54]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z2          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=21)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[54]_syn_3.sr
reg                 x015y068z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[54]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_0
Type           :     Self
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_0
Min Period     :     5.002ns
Fmax           :     199.920MHz

Statistics:
Max            : SWNS      2.998ns, STNS      0.000ns,         0 Viol Endpoints,       491 Total Endpoints,      1103 Paths Analyzed
Min            : HWNS     -0.014ns, HTNS     -0.014ns,         1 Viol Endpoints,       491 Total Endpoints,      1103 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.998ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.886ns (cell 4.036ns (82%), net 0.850ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.450          3.695          net: u6_tx_fifo/ramgen_u/inst_syn_20,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[2]_syn_4.b[0]
LUT4                x009y051z2          0.431    f     4.126       1  pin: u7_rx_fifo/wr_data_pipe_reg[2]_syn_4.f[0]
net (fo=1)                              0.400          4.526          net: u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0]
LUT4 (reg)          x014y052z0          0.360    r     4.886       2  net: u6_tx_fifo/rd_eof_pipe,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                4.886               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.998               

Slack               : 3.268ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.616ns (cell 3.616ns (78%), net 1.000ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[5]
net (fo=1)                              1.000          4.245          net: u6_tx_fifo/ramgen_l/inst_syn_7,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[0]
LUT3 (reg)          x020y051z2          0.371    r     4.616       1  net: u6_tx_fifo/rd_data_pipe_l[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.616               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.268               

Slack               : 3.268ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.616ns (cell 3.616ns (78%), net 1.000ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[4]
net (fo=1)                              1.000          4.245          net: u6_tx_fifo/ramgen_l/inst_syn_6,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[1]
LUT3 (reg)          x020y051z2          0.371    r     4.616       1  net: u6_tx_fifo/rd_data_pipe_l[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.616               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.268               

Slack               : 3.268ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.616ns (cell 3.616ns (78%), net 1.000ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[7]
net (fo=1)                              1.000          4.245          net: u6_tx_fifo/ramgen_l/inst_syn_9,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[0]
LUT3 (reg)          x021y050z2          0.371    r     4.616       1  net: u6_tx_fifo/rd_data_pipe_l[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.616               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.268               

Slack               : 3.268ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.616ns (cell 3.616ns (78%), net 1.000ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[6]
net (fo=1)                              1.000          4.245          net: u6_tx_fifo/ramgen_l/inst_syn_8,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[1]
LUT3 (reg)          x021y050z2          0.371    r     4.616       1  net: u6_tx_fifo/rd_data_pipe_l[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.616               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.268               

Slack               : 3.538ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.b[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.346ns (cell 3.696ns (85%), net 0.650ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_11.dob[1]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_l/inst_syn_13,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.b[0]
LUT3 (reg)          x017y049z0          0.451    f     4.346       1  net: u6_tx_fifo/rd_data_pipe_l[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.538               

Slack               : 3.538ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.b[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.346ns (cell 3.696ns (85%), net 0.650ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_11.dob[0]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_l/inst_syn_12,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.b[1]
LUT3 (reg)          x017y049z0          0.451    f     4.346       1  net: u6_tx_fifo/rd_data_pipe_l[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.538               

Slack               : 3.538ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.b[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.346ns (cell 3.696ns (85%), net 0.650ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_11.dob[3]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_l/inst_syn_15,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.b[0]
LUT3 (reg)          x017y049z1          0.451    f     4.346       1  net: u6_tx_fifo/rd_data_pipe_l[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.538               

Slack               : 3.538ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.b[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.346ns (cell 3.696ns (85%), net 0.650ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_11.dob[2]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_l/inst_syn_14,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.b[1]
LUT3 (reg)          x017y049z1          0.451    f     4.346       1  net: u6_tx_fifo/rd_data_pipe_l[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.538               

Slack               : 3.540ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.344ns (cell 3.794ns (87%), net 0.550ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_11.dob[5]
net (fo=1)                              0.550          3.795          net: u6_tx_fifo/ramgen_u/inst_syn_17,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0]
LUT3 (reg)          x006y052z3          0.549    f     4.344       1  net: u6_tx_fifo/rd_data_pipe_u[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.344               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.540               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.014ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.278ns (cell 0.128ns (46%), net 0.150ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.278          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.278               
--------------------------------------------------------------------  ---------------
Arrival                                                0.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.014               

Slack               : 0.186ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.478ns (cell 0.128ns (26%), net 0.350ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.350          0.478          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)           x032y071            0.000    f     0.478               
--------------------------------------------------------------------  ---------------
Arrival                                                0.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.186               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_18.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y061z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_18.q[0]
net (fo=46)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_360,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.ce
reg                 x002y061z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 44
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y058z2          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.q[1]
net (fo=44)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_357,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.ce
reg                 x002y058z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 44
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y058z2          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.q[1]
net (fo=44)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_357,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.ce
reg                 x002y058z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.236ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.128ns (24%), net 0.400ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.400          0.528          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.rst
PAD (reg)           x033y071            0.000    f     0.528               
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.236               

Slack               : 0.243ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_arMG4IW8_reg_syn_5.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y062z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.q[0]
net (fo=3)                              0.100          0.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zX_N7ZTz,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_arMG4IW8_reg_syn_5.mi[0]
reg                 x002y062z2          0.095    f     0.304          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_arMG4IW8_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y050z3          0.109    f     0.109          pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: u6_tx_fifo/rd_start_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[0]
reg                 x003y050z2          0.095    f     0.304          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_state_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[3]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z1          0.109    f     0.109          pin: u6_tx_fifo/rd_state_reg[3]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u6_tx_fifo/rd_state_reg_syn_1[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.mi[1]
reg                 x002y054z1          0.095    f     0.304          net: u6_tx_fifo/rd_state_reg_syn_1[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.251ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.312ns (cell 0.162ns (51%), net 0.150ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 44
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y058z2          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_17.q[1]
net (fo=44)                             0.150          0.259          net: u4_trimac_block/tx_clk_en_dup_357,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.ce
reg                 x002y059z2          0.053    f     0.312               
--------------------------------------------------------------------  ---------------
Arrival                                                0.312               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.251               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     7.106ns
Fmax           :     140.726MHz

Statistics:
Max            : SWNS      8.894ns, STNS      0.000ns,         0 Viol Endpoints,       218 Total Endpoints,      1555 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,       218 Total Endpoints,      1555 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.894ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.990ns (cell 4.940ns (70%), net 2.050ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[0]
net (fo=4)                              1.850          5.810          net: data_888[3],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.b[1]
LUT5                x034y036z2          0.431    f     6.241       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=2)                              0.200          6.441          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[0]
LUT5 (reg)          x035y037z2          0.549    f     6.990       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.990               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.894               

Slack               : 8.894ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.990ns (cell 4.940ns (70%), net 2.050ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.800          5.760          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.b[1]
LUT3                x034y035z3          0.431    f     6.191       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=3)                              0.250          6.441          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_3[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1]
LUT3 (reg)          x035y037z2          0.549    f     6.990       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.990               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.894               

Slack               : 8.967ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.917ns (cell 4.917ns (71%), net 2.000ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.850          5.810          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.b[0]
LUT5                x034y036z2          0.431    f     6.241       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[0]
net (fo=3)                              0.150          6.391          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.a[1]
LUT4 (reg)          x034y035z0          0.526    f     6.917       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.917               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.967               

Slack               : 9.681ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 4.103ns (66%), net 2.100ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[0]
net (fo=4)                              2.100          6.060          net: data_888[3],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.mi[0]
reg                 x036y039z3          0.143    r     6.203          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.681               

Slack               : 9.731ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.153ns (cell 4.103ns (66%), net 2.050ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              2.050          6.010          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.mi[0]
reg                 x036y038z3          0.143    r     6.153          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.153               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.731               

Slack               : 9.739ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.145ns (cell 5.195ns (84%), net 0.950ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              0.550          4.510          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x035y033z3          0.431    f     4.941       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.250          5.191          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     5.453       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.150          5.603          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[0]
LUT5 (reg)          x036y034z3          0.542    f     6.145       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.145               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.739               

Slack               : 9.739ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.145ns (cell 5.195ns (84%), net 0.950ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              0.550          4.510          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x035y033z3          0.431    f     4.941       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.250          5.191          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     5.453       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.150          5.603          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x036y034z3          0.542    f     6.145       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.145               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.739               

Slack               : 9.739ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.145ns (cell 5.195ns (84%), net 0.950ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=3)                              0.550          4.510          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.b[1]
LUT4                x035y033z3          0.431    f     4.941       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.250          5.191          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     5.453       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.150          5.603          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1]
LUT4 (reg)          x036y034z2          0.542    f     6.145       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.145               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.739               

Slack               : 9.810ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.074ns (cell 4.274ns (70%), net 1.800ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              1.800          5.760          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.d[0]
LUT3 (reg)          x034y035z0          0.314    r     6.074       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.074               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.810               

Slack               : 9.831ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.053ns (cell 4.103ns (67%), net 1.950ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[2]
net (fo=4)                              1.950          5.910          net: data_888[5],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.mi[0]
reg                 x036y036z2          0.143    r     6.053          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.053               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.831               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y039z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0]
reg                 x037y039z3          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.288ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.196ns (66%), net 0.100ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.109    f     0.109          pin: uivtc_inst/O_vtc_hs_reg_syn_15.q[0]
net (fo=26)                             0.100          0.209          net: vtc2_de,  ../../../../source_code/rtl/UDP_Example_Top.v(100)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.sr
reg                 x036y039z3          0.087    r     0.296               
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  0.288               

Slack               : 0.293ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.109    f     0.109          pin: uivtc_inst/O_vtc_hs_reg_syn_15.q[1]
net (fo=1)                              0.150          0.259          net: vid_hs,  ../../../../source_code/rtl/UDP_Example_Top.v(98)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.mi[1]
reg                 x036y038z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y025z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.q[1]
net (fo=4)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.mi[0]
reg                 x038y024z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.338ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.196ns (56%), net 0.150ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.109    f     0.109          pin: uivtc_inst/O_vtc_hs_reg_syn_15.q[0]
net (fo=26)                             0.150          0.259          net: vtc2_de,  ../../../../source_code/rtl/UDP_Example_Top.v(100)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.sr
reg                 x036y038z3          0.087    r     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  0.338               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[1]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[0]
reg                 x037y037z3          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[1]
reg                 x037y037z3          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_20.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z1          0.109    f     0.109          pin: uivtc_inst/O_vtc_vs_reg_syn_20.q[0]
net (fo=5)                              0.200          0.309          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[1]
reg                 x037y039z3          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.200          0.309          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.mi[0]
reg                 x036y036z1          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y025z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.q[0]
net (fo=5)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.mi[0]
reg                 x037y026z2          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     4.322ns
Fmax           :     231.374MHz

Statistics:
Max            : SWNS     15.678ns, STNS      0.000ns,         0 Viol Endpoints,       154 Total Endpoints,       472 Paths Analyzed
Min            : HWNS      0.285ns, HTNS      0.000ns,         0 Viol Endpoints,       154 Total Endpoints,       472 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 15.678ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[24]_syn_32.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 4.206ns (cell 2.406ns (57%), net 1.800ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.350          0.496          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     0.844       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              0.450          1.294          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.b[1]
LUT4                x034y052z0          0.333    f     1.627       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.250          1.877          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.d[0]
LUT2                x037y052z1          0.205    r     2.082       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.f[0]
net (fo=3)                              0.250          2.332          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.a[1]
LUT5                x036y050z2          0.424    f     2.756       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.f[1]
net (fo=1)                              0.200          2.956          net: u_uicfg5640/wr_data_b1[31]_syn_12,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[19]_syn_4.a[1]
LUT3                x035y049z1          0.408    f     3.364       5  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[19]_syn_4.f[1]
net (fo=1)                              0.300          3.664          net: u_uicfg5640/wr_data_b1[31]_syn_16,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_32.a[0]
LUT5 (reg)          x037y047z2          0.542    f     4.206       6  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_32.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.678               

Slack               : 15.689ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : cmos_scl_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 4.428ns (cell 0.978ns (22%), net 3.450ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.146    r     0.146          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.200          0.346          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[11]_syn_4.a[1]
LUT4                x034y039z1          0.408    f     0.754       1  pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[11]_syn_4.f[1]
net (fo=1)                              0.150          0.904          net: u_uicfg5640/uii2c_inst/scl_offset_syn_2,  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(71)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_offset_syn_6.a[1]
LUT2                x034y040z2          0.424    f     1.328       2  pin: u_uicfg5640/uii2c_inst/scl_offset_syn_6.f[1]
net (fo=1)                              3.100          4.428          net: u_uicfg5640/uii2c_inst/scl_offset,  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(71)
                                                                      pin: cmos_scl_syn_4.ce
PAD (reg)           x000y014            0.000    f     4.428               
--------------------------------------------------------------------  ---------------
Arrival                                                4.428               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: cmos_scl_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                   0.117         20.117               
clock uncertainty                       0.000         20.117               
clock pessimism                         0.000         20.117               
--------------------------------------------------------------------  ---------------
Required                                              20.117               
--------------------------------------------------------------------  ---------------
Slack                                                 15.689               

Slack               : 15.751ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 4.133ns (cell 2.383ns (57%), net 1.750ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT2=2 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.350          0.496          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     0.844       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              0.300          1.144          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_45.a[0]
LUT5                x029y054z3          0.424    f     1.568       2  pin: u_uicfg5640/wr_data_b1[28]_syn_45.f[0]
net (fo=1)                              0.150          1.718          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r1_reg_syn_5.d[1]
LUT4                x029y055z3          0.262    r     1.980       3  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$NON_BUS_DETECTOR$U_cwc_bus_det/din_r1_reg_syn_5.f[1]
net (fo=1)                              0.250          2.230          net: u_uicfg5640/wr_data_b1[28]_syn_19,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[20]_syn_4.a[1]
LUT4                x031y054z0          0.408    f     2.638       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[20]_syn_4.f[1]
net (fo=1)                              0.300          2.938          net: u_uicfg5640/wr_data_b1[28]_syn_31,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.a[0]
LUT5                x031y050z2          0.424    f     3.362       5  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.f[0]
net (fo=1)                              0.400          3.762          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11016,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.d[1]
LUT2 (reg)          x033y046z3          0.371    r     4.133       6  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                4.133               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.751               

Slack               : 15.762ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[12]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 4.122ns (cell 2.172ns (52%), net 1.950ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 86
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[1]
net (fo=86)                             0.700          0.846          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.d[1]
LUT2                x039y056z0          0.205    r     1.051       1  pin: u_uicfg5640/wr_data_b1[25]_syn_46.f[1]
net (fo=2)                              0.350          1.401          net: u_uicfg5640/wr_data_b1[25]_syn_4,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[11]_syn_4.a[1]
LUT4                x036y054z2          0.424    f     1.825       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[11]_syn_4.f[1]
net (fo=1)                              0.300          2.125          net: u_uicfg5640/wr_data_b1[29]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.a[1]
LUT5                x034y052z2          0.424    f     2.549       3  pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.f[1]
net (fo=1)                              0.250          2.799          net: u_uicfg5640/wr_data_b1[29]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4]_syn_11.a[0]
LUT4                x036y051z3          0.424    f     3.223       4  pin: u_uicfg5640/REG_INDEX_reg[4]_syn_11.f[0]
net (fo=1)                              0.350          3.573          net: u_uicfg5640/wr_data_b1[29]_syn_20,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.b[0]
LUT4 (reg)          x034y048z3          0.549    f     4.122       5  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                4.122               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.762               

Slack               : 15.793ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[8]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 4.091ns (cell 2.541ns (62%), net 1.550ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=3  LUT4=2  LUT2=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y047z0          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_15.q[1]
net (fo=33)                             0.300          0.446          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT4                x033y049z2          0.262    r     0.708       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=22)                             0.400          1.108          net: u_uicfg5640/wr_data_b1[28]_syn_7,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[18]_syn_4.c[1]
LUT4                x034y054z2          0.348    f     1.456       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[18]_syn_4.f[1]
net (fo=2)                              0.150          1.606          net: u_uicfg5640/wr_data_b1[8]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_39.a[1]
LUT5                x034y053z2          0.424    f     2.030       3  pin: u_uicfg5640/wr_data_b1[8]_syn_39.f[1]
net (fo=1)                              0.300          2.330          net: u_uicfg5640/wr_data_b1[8]_syn_23,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[12]_syn_4.a[1]
LUT5                x033y050z2          0.424    f     2.754       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[12]_syn_4.f[1]
net (fo=1)                              0.200          2.954          net: u_uicfg5640/wr_data_b1[8]_syn_25,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[1]
LUT2                x034y049z1          0.205    r     3.159       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.200          3.359          net: u_uicfg5640/wr_data_b1[8]_syn_33,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.a[1]
LUT5 (reg)          x034y047z0          0.732    f     4.091       6  net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                4.091               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.793               

Slack               : 16.035ns
Begin Point         : u_uicfg5640/uii2c_inst/scl_clk_reg_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : cmos_scl_syn_4.do[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.904ns (cell 0.554ns (14%), net 3.350ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_clk_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y041z3          0.146    r     0.146          pin: u_uicfg5640/uii2c_inst/scl_clk_reg_syn_17.q[0]
net (fo=3)                              0.450          0.596          net: u_uicfg5640/uii2c_inst/scl_clk,  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(60)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_r_syn_4.a[1]
LUT2                x033y037z1          0.408    f     1.004       1  pin: u_uicfg5640/uii2c_inst/scl_r_syn_4.f[1]
net (fo=1)                              2.900          3.904          net: u_uicfg5640/uii2c_inst/scl_r,  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(73)
                                                                      pin: cmos_scl_syn_4.do[0]
PAD (reg)           x000y014            0.000    f     3.904          net: cmos_scl,  ../../../../source_code/rtl/UDP_Example_Top.v(56)
--------------------------------------------------------------------  ---------------
Arrival                                                3.904               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: cmos_scl_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.035               

Slack               : 16.046ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[30]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.838ns (cell 2.188ns (57%), net 1.650ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.350          0.496          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     0.844       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              0.450          1.294          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.b[1]
LUT4                x034y052z0          0.333    f     1.627       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.250          1.877          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.d[0]
LUT2                x037y052z1          0.205    r     2.082       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.f[0]
net (fo=3)                              0.350          2.432          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_39.a[1]
LUT2                x038y048z3          0.424    f     2.856       4  pin: u_uicfg5640/wr_data_b1[30]_syn_39.f[1]
net (fo=2)                              0.250          3.106          net: u_uicfg5640/wr_data_b1[30]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.a[1]
LUT5 (reg)          x037y050z0          0.732    f     3.838       5  net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.838               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.046               

Slack               : 16.084ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_41.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.800ns (cell 2.400ns (63%), net 1.400ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT2=2 )
Max Fanout          : 86
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[1]
net (fo=86)                             0.350          0.496          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.c[0]
LUT2                x031y051z1          0.251    r     0.747       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=3)                              0.150          0.897          net: u_uicfg5640/wr_data_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.d[1]
LUT2                x030y051z0          0.205    r     1.102       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.f[1]
net (fo=3)                              0.200          1.302          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10150,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[3]_syn_4.a[1]
LUT4                x029y050z2          0.424    f     1.726       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.876          net: u_uicfg5640/wr_data_b1[19]_syn_3,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x030y050z1          0.408    f     2.284       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.200          2.484          net: u_uicfg5640/wr_data_b1[19]_syn_9,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[14]_syn_4.a[0]
LUT5                x030y048z3          0.424    f     2.908       5  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[14]_syn_4.f[0]
net (fo=1)                              0.350          3.258          net: u_uicfg5640/wr_data_b1[19]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_41.a[0]
LUT5 (reg)          x033y046z2          0.542    f     3.800       6  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.800               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_41.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.084               

Slack               : 16.117ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.767ns (cell 2.117ns (56%), net 1.650ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT3=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.350          0.496          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     0.844       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              0.550          1.394          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.d[1]
LUT5                x033y055z2          0.262    r     1.656       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=2)                              0.150          1.806          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[7]_syn_4.d[0]
LUT3                x034y055z1          0.205    r     2.011       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[7]_syn_4.f[0]
net (fo=1)                              0.250          2.261          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_34.a[1]
LUT5                x033y057z2          0.424    f     2.685       4  pin: u_uicfg5640/wr_data_b1[27]_syn_34.f[1]
net (fo=2)                              0.350          3.035          net: u_uicfg5640/wr_data_b1[27]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[1]
LUT5 (reg)          x035y054z0          0.732    f     3.767       5  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.767               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.117               

Slack               : 16.128ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_50.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.756ns (cell 2.156ns (57%), net 1.600ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 86
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z3          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[1]
net (fo=86)                             0.700          0.846          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.d[1]
LUT2                x039y056z0          0.205    r     1.051       1  pin: u_uicfg5640/wr_data_b1[25]_syn_46.f[1]
net (fo=2)                              0.250          1.301          net: u_uicfg5640/wr_data_b1[25]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.b[0]
LUT3                x038y054z2          0.431    f     1.732       2  pin: u_uicfg5640/wr_data_b1[25]_syn_48.f[0]
net (fo=1)                              0.250          1.982          net: u_uicfg5640/wr_data_b1[25]_syn_9,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.a[1]
LUT4                x036y053z1          0.408    f     2.390       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.f[1]
net (fo=1)                              0.250          2.640          net: u_uicfg5640/ui5640reg_inst/sel0_syn_398[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.a[1]
LUT3                x038y054z2          0.424    f     3.064       4  pin: u_uicfg5640/wr_data_b1[25]_syn_48.f[1]
net (fo=1)                              0.150          3.214          net: u_uicfg5640/wr_data_b1[25]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_50.a[0]
LUT4 (reg)          x037y054z2          0.542    f     3.756       5  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.756               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_50.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.128               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.285ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_12.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.196ns (56%), net 0.150ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.150          0.259          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.ce
reg                 x037y042z3          0.087    r     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.285ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.196ns (56%), net 0.150ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.150          0.259          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.ce
reg                 x037y042z2          0.087    r     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.335ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.196ns (49%), net 0.200ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.200          0.309          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.ce
reg                 x038y042z1          0.087    r     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.335               

Slack               : 0.335ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.196ns (49%), net 0.200ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.200          0.309          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x037y041z1          0.087    r     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.335               

Slack               : 0.335ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_14.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.196ns (49%), net 0.200ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.200          0.309          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.ce
reg                 x037y041z0          0.087    r     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.335               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[5]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[5]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y051z0          0.109    f     0.109          pin: u_uicfg5640/REG_INDEX_reg[5]_syn_4.q[0]
net (fo=36)                             0.100          0.209          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[5]_syn_4.d[0]
LUT4 (reg)          x037y051z0          0.216    f     0.425       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[8]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z1          0.109    f     0.109          pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.q[1]
net (fo=8)                              0.100          0.209          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[8],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.d[1]
LUT4 (reg)          x037y049z1          0.216    f     0.425       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[8],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y043z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[0]
net (fo=5)                              0.100          0.209          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0]
LUT1 (reg)          x038y043z0          0.216    f     0.425       1  net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/rst_cnt_reg[5]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y041z1          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_uicfg5640/rst_cnt[6],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.d[0]
LUT4 (reg)          x037y041z1          0.216    f     0.425       1  net: u_uicfg5640/rst_cnt[6],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.100          0.209          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0]
LUT2 (reg)          x034y041z1          0.216    f     0.425       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.333ns
Fmax           :     750.188MHz

Statistics:
Max            : SWNS      1.867ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.867ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.217ns (cell 0.517ns (42%), net 0.700ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.700          0.846          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x038y023z3          0.371    r     1.217       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.217               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.867               

Slack               : 1.867ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.217ns (cell 0.517ns (42%), net 0.700ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.700          0.846          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x038y023z3          0.371    r     1.217       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.217               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.867               

Slack               : 1.943ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_CLK_P_syn_2.do[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.196ns (cell 0.146ns (12%), net 1.050ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=2)                              1.050          1.196          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[0]
PAD (reg)           x040y014            0.000    f     1.196          net: HDMI_CLK_PHDMI_CLK_P,  ../../../../source_code/rtl/UDP_Example_Top.v(45)
--------------------------------------------------------------------  ---------------
Arrival                                                1.196               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.943               

Slack               : 1.974ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.110ns (cell 0.460ns (41%), net 0.650ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.650          0.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0]
LUT3 (reg)          x037y025z1          0.314    r     1.110       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.110               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.974               

Slack               : 1.974ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.110ns (cell 0.460ns (41%), net 0.650ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.650          0.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[1]
LUT3 (reg)          x037y025z1          0.314    r     1.110       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.110               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.974               

Slack               : 1.993ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.146ns (cell 0.146ns (12%), net 1.000ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y018z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[1]
net (fo=2)                              1.000          1.146          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_N_syn_1.do[1]
PAD (reg)           x040y002            0.000    f     1.146          net: HDMI_D2_NHDMI_D2_N,  ../../../../source_code/rtl/UDP_Example_Top.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                1.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_N_syn_1.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.993               

Slack               : 2.017ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.067ns (cell 0.517ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.550          0.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x037y027z3          0.371    r     1.067       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               

Slack               : 2.017ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.067ns (cell 0.517ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.550          0.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x037y027z3          0.371    r     1.067       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               

Slack               : 2.017ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.067ns (cell 0.517ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.550          0.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0]
LUT3 (reg)          x038y026z3          0.371    r     1.067       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               

Slack               : 2.017ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.067ns (cell 0.517ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             0.550          0.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1]
LUT3 (reg)          x038y026z3          0.371    r     1.067       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0]
reg                 x038y035z2          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0]
reg                 x037y031z2          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0]
reg                 x037y030z0          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.262ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y023z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)           x040y023            0.000    f     0.259          net: HDMI_D0_PHDMI_D0_P,  ../../../../source_code/rtl/UDP_Example_Top.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.262               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1]
reg                 x037y031z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.312ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_CLK_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y031z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[0]
net (fo=2)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_N_syn_1.do[1]
PAD (reg)           x040y032            0.000    f     0.309          net: HDMI_CLK_NHDMI_CLK_N,  ../../../../source_code/rtl/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_N_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.312               

Slack               : 0.312ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y020z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.q[0]
net (fo=2)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y020            0.000    f     0.309          net: HDMI_D1_PHDMI_D1_P,  ../../../../source_code/rtl/UDP_Example_Top.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.312               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y036z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x038y035z2          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y031z2          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y025z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0]
reg                 x037y023z0          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_0
Type           :     Same Domain
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_0
Min Period     :     4.063ns
Fmax           :     246.124MHz

Statistics:
Max            : SWNS      3.937ns, STNS      0.000ns,         0 Viol Endpoints,        39 Total Endpoints,       153 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        39 Total Endpoints,       153 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.937ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.876ns (cell 1.326ns (34%), net 2.550ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.550          2.304          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     2.728       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.500          3.228          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     3.490       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.300          3.790          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.sr
reg                 x001y049z2          0.086    r     3.876               
--------------------------------------------------------------------  ---------------
Arrival                                                3.876               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.937               

Slack               : 3.987ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.826ns (cell 1.326ns (34%), net 2.500ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.200          1.954          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     2.378       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.928          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     3.190       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.550          3.740          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr
reg                 x001y056z0          0.086    r     3.826               
--------------------------------------------------------------------  ---------------
Arrival                                                3.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.987               

Slack               : 3.987ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.826ns (cell 1.326ns (34%), net 2.500ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.550          2.304          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     2.728       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.500          3.228          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     3.490       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.250          3.740          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr
reg                 x003y050z2          0.086    r     3.826               
--------------------------------------------------------------------  ---------------
Arrival                                                3.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.987               

Slack               : 3.987ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.826ns (cell 1.326ns (34%), net 2.500ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.550          2.304          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     2.728       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.500          3.228          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     3.490       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.250          3.740          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr
reg                 x003y050z3          0.086    r     3.826               
--------------------------------------------------------------------  ---------------
Arrival                                                3.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.987               

Slack               : 4.037ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[3]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.776ns (cell 1.326ns (35%), net 2.450ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.550          2.304          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     2.728       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.500          3.228          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     3.490       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.200          3.690          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.sr
reg                 x005y051z3          0.086    r     3.776               
--------------------------------------------------------------------  ---------------
Arrival                                                3.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.037               

Slack               : 4.037ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[9]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.776ns (cell 1.326ns (35%), net 2.450ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.550          2.304          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     2.728       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.500          3.228          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     3.490       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.200          3.690          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.sr
reg                 x005y051z2          0.086    r     3.776               
--------------------------------------------------------------------  ---------------
Arrival                                                3.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.037               

Slack               : 4.087ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[11]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.726ns (cell 1.326ns (35%), net 2.400ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.200          1.954          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     2.378       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.928          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     3.190       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.450          3.640          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.sr
reg                 x001y054z0          0.086    r     3.726               
--------------------------------------------------------------------  ---------------
Arrival                                                3.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.087               

Slack               : 4.137ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.676ns (cell 1.326ns (36%), net 2.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.200          1.954          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     2.378       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.928          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     3.190       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.400          3.590          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr
reg                 x002y054z2          0.086    r     3.676               
--------------------------------------------------------------------  ---------------
Arrival                                                3.676               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.137               

Slack               : 4.137ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.676ns (cell 1.326ns (36%), net 2.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.200          1.954          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     2.378       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.928          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     3.190       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.400          3.590          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr
reg                 x002y054z0          0.086    r     3.676               
--------------------------------------------------------------------  ---------------
Arrival                                                3.676               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.137               

Slack               : 4.137ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 3.676ns (cell 1.326ns (36%), net 2.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.200          0.346          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     0.754       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.200          1.954          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     2.378       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.928          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     3.190       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.400          3.590          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr
ADDER (reg)         x002y048z1          0.086    r     3.676               
--------------------------------------------------------------------  ---------------
Arrival                                                3.676               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.137               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y054z3          0.109    f     0.109          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[1]
net (fo=2)                              0.150          0.259          net: u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0]
reg                 x005y054z2          0.095    f     0.354          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 1.293ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 1.354ns (cell 0.504ns (37%), net 0.850ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             0.500          0.609          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_46.d[0]
LUT5                x026y053z2          0.179    f     0.788       1  pin: u_uicfg5640/wr_data_b1[27]_syn_46.f[0]
net (fo=5)                              0.350          1.138          net: soft_reset_cnt_b_n_dup_12,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3 (reg)          x030y052z1          0.216    f     1.354       2  net: u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                1.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.293               

Slack               : 2.211ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.219ns (cell 0.519ns (23%), net 1.700ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.300          1.788          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[5]_syn_4.d[0]
LUT3                x010y055z2          0.179    f     1.967       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[5]_syn_4.f[0]
net (fo=26)                             0.200          2.167          net: u7_rx_fifo/wr_sreset_dup_85,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr
reg                 x009y054z2          0.052    f     2.219               
--------------------------------------------------------------------  ---------------
Arrival                                                2.219               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.211               

Slack               : 2.411ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.419ns (cell 0.519ns (21%), net 1.900ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.150          2.367          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr
reg                 x004y051z1          0.052    f     2.419               
--------------------------------------------------------------------  ---------------
Arrival                                                2.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.411               

Slack               : 2.411ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.419ns (cell 0.519ns (21%), net 1.900ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.150          2.367          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr
reg                 x004y051z2          0.052    f     2.419               
--------------------------------------------------------------------  ---------------
Arrival                                                2.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.411               

Slack               : 2.411ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.419ns (cell 0.519ns (21%), net 1.900ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.150          2.367          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x005y052z0          0.052    f     2.419               
--------------------------------------------------------------------  ---------------
Arrival                                                2.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.411               

Slack               : 2.411ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[10]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.419ns (cell 0.519ns (21%), net 1.900ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.150          2.367          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[10]_syn_4.sr
reg                 x005y052z2          0.052    f     2.419               
--------------------------------------------------------------------  ---------------
Arrival                                                2.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.411               

Slack               : 2.461ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1_syn_5.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.469ns (cell 0.519ns (21%), net 1.950ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.200          2.417          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1_syn_5.sr
reg                 x006y052z1          0.052    f     2.469               
--------------------------------------------------------------------  ---------------
Arrival                                                2.469               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.461               

Slack               : 2.461ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.469ns (cell 0.519ns (21%), net 1.950ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.200          2.417          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.sr
reg                 x004y052z1          0.052    f     2.469               
--------------------------------------------------------------------  ---------------
Arrival                                                2.469               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.461               

Slack               : 2.511ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.519ns (cell 0.519ns (20%), net 2.000ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z3          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=16)                             1.200          1.309          net: soft_reset_cnt[6],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.d[0]
LUT5                x012y053z2          0.179    f     1.488       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.550          2.038          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     2.217       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.250          2.467          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr
reg                 x005y054z0          0.052    f     2.519               
--------------------------------------------------------------------  ---------------
Arrival                                                2.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.511               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.011ns
Fmax           :     989.120MHz

Statistics:
Max            : SWNS      2.189ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0]
LUT3 (reg)          x037y030z2          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x037y030z2          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y030z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_51.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_51.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y023z1          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_51.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x038y023z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x038y023z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.237ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.847ns (cell 0.597ns (70%), net 0.250ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y026z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0]
LUT3 (reg)          x037y025z1          0.451    f     0.847       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.237               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y032z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y033z2          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y032z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y033z2          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y031z3          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y027z3          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0]
reg                 x036y037z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y034z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x037y033z3          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y034z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y033z3          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y028z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x037y029z3          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y027z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y028z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y029z3          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y025z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x037y027z2          0.095    f     0.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.517ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y031z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y031z1          0.319    r     0.578       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y031z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y031z1          0.319    r     0.578       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y029z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y029z1          0.319    r     0.578       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_1
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_1
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.295ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y052z0          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[1]
reg                 x004y049z0          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y048z3          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0]
reg                 x004y049z1          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x004y049z0          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x005y049z2          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y052z0          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x005y049z2          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/add2_syn_89.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y047z2          0.146    r     0.146          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.200          0.346          net: u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/add2_syn_89.mi[0]
ADDER (reg)         x001y049z0          0.143    r     0.489          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/add2_syn_89.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x004y049z2          0.143    r     0.489          net: u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y050z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y049z2          0.143    r     0.489          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.200          0.346          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1]
reg                 x004y049z1          0.143    r     0.489          net: u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y055z2          0.109    f     0.109          pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.150          0.259          net: u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1]
reg                 x001y055z1          0.095    f     0.354          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y054z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[0]
reg                 x005y053z0          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y054z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1]
reg                 x005y053z0          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.mi[0]
reg                 x002y053z1          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/add2_syn_89.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y047z2          0.109    f     0.109          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.200          0.309          net: u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/add2_syn_89.mi[0]
ADDER (reg)         x001y049z0          0.095    f     0.404          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/add2_syn_89.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x004y049z2          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y050z2          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y049z2          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1]
reg                 x004y049z1          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.250          0.359          net: u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y048z3          0.095    f     0.454          net: u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.250          0.359          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0]
reg                 x004y049z1          0.095    f     0.454          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     14.301ns
Fmax           :     69.925MHz

Statistics:
Max            : SWNS      0.142ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.159ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.142ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.946ns (cell 0.146ns (15%), net 0.800ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    46.808          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.800         47.608          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f    47.608               
--------------------------------------------------------------------  ---------------
Arrival                                               47.608               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.142               

Slack               : 0.592ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.496ns (cell 0.146ns (29%), net 0.350ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    46.808          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.350         47.158          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y027            0.000    f    47.158               
--------------------------------------------------------------------  ---------------
Arrival                                               47.158               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.592               

Slack               : 0.592ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.496ns (cell 0.146ns (29%), net 0.350ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    46.808          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.350         47.158          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f    47.158               
--------------------------------------------------------------------  ---------------
Arrival                                               47.158               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.592               

Slack               : 0.642ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.446ns (cell 0.146ns (32%), net 0.300ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x007y030z3          0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.300         47.108          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y027            0.000    f    47.108               
--------------------------------------------------------------------  ---------------
Arrival                                               47.108               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.642               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.159ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y030z3          0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.300          0.409          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y027            0.000    f     0.409               
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.209ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.350          0.459          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y027            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.350          0.459          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.659ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.109ns (11%), net 0.800ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.800          0.909          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f     0.909               
--------------------------------------------------------------------  ---------------
Arrival                                                0.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     1.628ns
Fmax           :     614.251MHz

Statistics:
Max            : SWNS      1.593ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      5.986ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.593ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.146ns (42%), net 0.200ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z3          0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.346          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.346          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.593               

Slack               : 1.734ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.146ns (49%), net 0.150ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.296          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.296               
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.734               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.986ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.278ns (cell 0.128ns (46%), net 0.150ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.278          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.278               
--------------------------------------------------------------------  ---------------
Arrival                                                0.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  5.986               

Slack               : 6.312ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z3          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.309          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.309          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.312               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     8.134ns
Fmax           :     122.941MHz

Statistics:
Max            : SWNS     -0.293ns, STNS     -0.293ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.293ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.507ns (cell 1.307ns (86%), net 0.200ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            0.650    f    32.650          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.200         32.850          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x006y027z1          0.657    f    33.507       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               33.507               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : 0.775ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/mux6_syn_56.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.146    r    32.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.150         32.296          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uivtc_inst/mux6_syn_56.mi[0]
reg                 x036y037z1          0.143    r    32.439          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               32.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uivtc_inst/mux6_syn_56.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.775               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/mux6_syn_56.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.150          0.259          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uivtc_inst/mux6_syn_56.mi[0]
reg                 x036y037z1          0.095    f     0.354          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uivtc_inst/mux6_syn_56.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 1.126ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.187ns (cell 0.987ns (83%), net 0.200ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            0.520    f     0.520          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.200          0.720          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x006y027z1          0.467    r     1.187       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                1.187               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.126               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     11.550ns
Fmax           :     86.580MHz

Statistics:
Max            : SWNS     44.225ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     51.214ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 44.225ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.775ns (cell 4.925ns (85%), net 0.850ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=3)                              0.150          0.296          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.c[0]
LUT2                x002y068z3          0.348    f     0.644       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              0.300          0.944          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.b[0]
LUT3                x005y067z3          0.431    f     1.375       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[0]
net (fo=1)          x000y068            0.400          1.775          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.775               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.225               

Slack               : 44.225ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.775ns (cell 4.925ns (85%), net 0.850ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=3)                              0.150          0.296          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.c[0]
LUT2                x002y068z3          0.348    f     0.644       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              0.300          0.944          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.b[1]
LUT3                x005y067z3          0.431    f     1.375       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[1]
net (fo=1)          x000y068            0.400          1.775          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.775               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.225               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 51.214ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.314ns (cell 0.414ns (31%), net 0.900ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y067z1          0.109    f     0.109          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.q[0]
net (fo=3)                              0.250          0.359          net: debug_hub_top/U_0_register/cwc_vpi_sel[5],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.d[1]
LUT2                x004y065z1          0.126    f     0.485       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.f[1]
net (fo=8)                              0.250          0.735          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.d[0]
LUT3                x005y067z3          0.179    f     0.914       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[0]
net (fo=1)          x000y068            0.400          1.314          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.314               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 51.214               

Slack               : 51.214ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.314ns (cell 0.414ns (31%), net 0.900ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y067z1          0.109    f     0.109          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[5]_syn_7.q[0]
net (fo=3)                              0.250          0.359          net: debug_hub_top/U_0_register/cwc_vpi_sel[5],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.d[1]
LUT2                x004y065z1          0.126    f     0.485       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.f[1]
net (fo=8)                              0.250          0.735          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.d[1]
LUT3                x005y067z3          0.179    f     0.914       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[1]
net (fo=1)          x000y068            0.400          1.314          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.314               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 51.214               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     16.112ns
Fmax           :     62.066MHz

Statistics:
Max            : SWNS     41.944ns, STNS      0.000ns,         0 Viol Endpoints,       214 Total Endpoints,       120 Paths Analyzed
Min            : HWNS      3.371ns, HTNS      0.000ns,         0 Viol Endpoints,       153 Total Endpoints,        59 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 41.944ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_36.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.940ns (cell 4.640ns (58%), net 3.300ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.950         57.853          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_36.ce
reg                 x028y038z2          0.087    r    57.940               
--------------------------------------------------------------------  ---------------
Arrival                                               57.940               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_36.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 41.944               

Slack               : 41.944ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_39.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.940ns (cell 4.640ns (58%), net 3.300ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.950         57.853          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.ce
reg                 x023y033z3          0.087    r    57.940               
--------------------------------------------------------------------  ---------------
Arrival                                               57.940               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_39.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 41.944               

Slack               : 42.094ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_38.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.790ns (cell 4.640ns (59%), net 3.150ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.800         57.703          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_38.ce
reg                 x019y032z3          0.087    r    57.790               
--------------------------------------------------------------------  ---------------
Arrival                                               57.790               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_38.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.094               

Slack               : 42.094ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_41.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.790ns (cell 4.640ns (59%), net 3.150ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.800         57.703          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_41.ce
reg                 x023y036z3          0.087    r    57.790               
--------------------------------------------------------------------  ---------------
Arrival                                               57.790               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_41.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.094               

Slack               : 42.244ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_48.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.640ns (cell 4.640ns (60%), net 3.000ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.650         57.553          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.ce
reg                 x038y054z2          0.087    r    57.640               
--------------------------------------------------------------------  ---------------
Arrival                                               57.640               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.244               

Slack               : 42.344ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.540ns (cell 4.640ns (61%), net 2.900ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.550         57.453          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce
reg                 x037y055z2          0.087    r    57.540               
--------------------------------------------------------------------  ---------------
Arrival                                               57.540               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.344               

Slack               : 42.344ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.540ns (cell 4.640ns (61%), net 2.900ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.550         57.453          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce
reg                 x037y055z3          0.087    r    57.540               
--------------------------------------------------------------------  ---------------
Arrival                                               57.540               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.344               

Slack               : 42.394ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_47.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.490ns (cell 4.640ns (61%), net 2.850ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.500         57.403          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_47.ce
reg                 x026y045z2          0.087    r    57.490               
--------------------------------------------------------------------  ---------------
Arrival                                               57.490               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_47.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.394               

Slack               : 42.394ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.490ns (cell 4.640ns (61%), net 2.850ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.500         57.403          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.ce
reg                 x037y056z3          0.087    r    57.490               
--------------------------------------------------------------------  ---------------
Arrival                                               57.490               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.394               

Slack               : 42.394ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.490ns (cell 4.640ns (61%), net 2.850ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.250         54.250          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT2                x002y069z2          0.348    f    54.598       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.100         54.698          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    54.903       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             2.500         57.403          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.ce
reg                 x036y055z0          0.087    r    57.490               
--------------------------------------------------------------------  ---------------
Arrival                                               57.490               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[18]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.394               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.371ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_11.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.724ns (cell 1.524ns (40%), net 2.200ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.200          3.672          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.sr
reg                 x010y068z3          0.052    f     3.724               
--------------------------------------------------------------------  ---------------
Arrival                                                3.724               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.371               

Slack               : 3.521ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_8.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.874ns (cell 1.524ns (39%), net 2.350ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.350          3.822          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.sr
reg                 x007y068z3          0.052    f     3.874               
--------------------------------------------------------------------  ---------------
Arrival                                                3.874               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.521               

Slack               : 3.571ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.924ns (cell 1.524ns (38%), net 2.400ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.400          3.872          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.sr
reg                 x006y068z3          0.052    f     3.924               
--------------------------------------------------------------------  ---------------
Arrival                                                3.924               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.571               

Slack               : 3.571ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.924ns (cell 1.524ns (38%), net 2.400ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.400          3.872          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x014y068z2          0.052    f     3.924               
--------------------------------------------------------------------  ---------------
Arrival                                                3.924               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.571               

Slack               : 3.921ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.274ns (cell 1.524ns (35%), net 2.750ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.750          4.222          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x014y061z3          0.052    f     4.274               
--------------------------------------------------------------------  ---------------
Arrival                                                4.274               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.921               

Slack               : 3.921ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.274ns (cell 1.524ns (35%), net 2.750ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.750          4.222          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.sr
reg                 x021y068z3          0.052    f     4.274               
--------------------------------------------------------------------  ---------------
Arrival                                                4.274               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.921               

Slack               : 3.971ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.324ns (cell 1.524ns (35%), net 2.800ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.800          4.272          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x011y057z3          0.052    f     4.324               
--------------------------------------------------------------------  ---------------
Arrival                                                4.324               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.971               

Slack               : 4.071ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_10.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.424ns (cell 1.524ns (34%), net 2.900ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.900          4.372          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.sr
reg                 x020y064z3          0.052    f     4.424               
--------------------------------------------------------------------  ---------------
Arrival                                                4.424               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  4.071               

Slack               : 4.321ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.674ns (cell 1.524ns (32%), net 3.150ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.200          0.200          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.379       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.400          0.779          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     0.905       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.300          1.205          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.331       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.100          1.431          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     1.557       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.150          1.707          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     1.833       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          2.033          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     2.212       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          2.362          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     2.541       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.150          2.691          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     2.870       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.200          3.070          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     3.196       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.150          3.346          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     3.472      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.150          4.622          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x015y054z2          0.052    f     4.674               
--------------------------------------------------------------------  ---------------
Arrival                                                4.674               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  4.321               

Slack               : 50.089ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.263ns (cell 0.063ns (23%), net 0.200ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.200         50.200          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.ce
reg                 x001y069z3          0.063    f    50.263               
--------------------------------------------------------------------  ---------------
Arrival                                               50.263               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_21.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.074          0.074               
clock uncertainty                       0.100          0.174               
clock pessimism                         0.000          0.174               
--------------------------------------------------------------------  ---------------
Required                                               0.174               
--------------------------------------------------------------------  ---------------
Slack                                                 50.089               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     17.426ns
Fmax           :     57.386MHz

Statistics:
Max            : SWNS     -5.380ns, STNS   -202.240ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      6.516ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.380ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.713    f     3.713          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.713    f     3.713          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_18.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y020            3.713    f     3.713          pin: sdram_syn_18.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[23],  NOFILE(0)
                                                                      pin: sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_19.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y017            3.713    f     3.713          pin: sdram_syn_19.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[22],  NOFILE(0)
                                                                      pin: sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_20.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: sdram_syn_20.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_21.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: sdram_syn_21.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_22.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[19],  NOFILE(0)
                                                                      pin: sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_23.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[18],  NOFILE(0)
                                                                      pin: sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[27] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_31.ts
PAD                 x040y011            1.924    r     2.183       1  pin: sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[27],  NOFILE(0)
                                                                      pin: sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_8.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[26] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y014z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_8.q[0]
net (fo=1)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_8,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_32.ts
PAD                 x040y014            1.924    r     2.183       1  pin: sdram_syn_32.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[26],  NOFILE(0)
                                                                      pin: sdram.dq[26]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[25] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_16,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_33.ts
PAD                 x040y020            1.924    r     2.183       1  pin: sdram_syn_33.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[25],  NOFILE(0)
                                                                      pin: sdram.dq[25]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[24] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_16,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_34.ts
PAD                 x040y020            1.924    r     2.183       1  pin: sdram_syn_34.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[24],  NOFILE(0)
                                                                      pin: sdram.dq[24]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[4] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_43.ts
PAD                 x000y053            1.924    r     2.183       1  pin: sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[4],  NOFILE(0)
                                                                      pin: sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z2          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_14,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_47.ts
PAD                 x040y044            1.924    r     2.183       1  pin: sdram_syn_47.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[8],  NOFILE(0)
                                                                      pin: sdram.dq[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z2          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/IIC_S_reg[2]_syn_16.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_14,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_48.ts
PAD                 x040y044            1.924    r     2.183       1  pin: sdram_syn_48.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[9],  NOFILE(0)
                                                                      pin: sdram.dq[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[5] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_49.ts
PAD                 x000y053            1.924    r     2.183       1  pin: sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[5],  NOFILE(0)
                                                                      pin: sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u_uicfg5640/wr_data_b1[25]_syn_46.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[14] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y056z0          0.109    f     0.109          pin: u_uicfg5640/wr_data_b1[25]_syn_46.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_54.ts
PAD                 x040y056            1.924    r     2.183       1  pin: sdram_syn_54.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[14],  NOFILE(0)
                                                                      pin: sdram.dq[14]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u_uicfg5640/wr_data_b1[25]_syn_46.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[15] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y056z0          0.109    f     0.109          pin: u_uicfg5640/wr_data_b1[25]_syn_46.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_55.ts
PAD                 x040y056            1.924    r     2.183       1  pin: sdram_syn_55.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[15],  NOFILE(0)
                                                                      pin: sdram.dq[15]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.960ns, STNS    -94.720ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.150ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.960ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[0]
net (fo=0)                              0.000          8.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[6]
net (fo=0)                              0.000          8.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[7]
net (fo=0)                              0.000          8.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[1]
net (fo=0)                              0.000          8.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[23]
net (fo=0)                              0.000          8.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[22]
net (fo=0)                              0.000          8.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[21]
net (fo=0)                              0.000          8.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[20]
net (fo=0)                              0.000          8.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[19]
net (fo=0)                              0.000          8.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[18]
net (fo=0)                              0.000          8.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.150ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[0]
net (fo=0)                              0.000          4.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[6]
net (fo=0)                              0.000          4.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[7]
net (fo=0)                              0.000          4.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[1]
net (fo=0)                              0.000          4.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[23]
net (fo=0)                              0.000          4.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[22]
net (fo=0)                              0.000          4.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[21]
net (fo=0)                              0.000          4.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[20]
net (fo=0)                              0.000          4.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[19]
net (fo=0)                              0.000          4.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[18]
net (fo=0)                              0.000          4.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=680)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               




