#notemd
# Fresh Meeting

# Special Lecture - CLOVER FDR report (辻さん)

## Power

  - W/SR\&SL  
    & Scribe Line??

<!-- end list -->

  - STD Cells get higher rate of Utilization toward Final Design
  - Power Design (AP : Alminium)
  - ESD :: Electro-Static Discharge 静電対策
  - IO-Ring
  - PAD-Ring ::
  - DRV :: drive simulation, check voltage and if correctly works
  - SSO :: Simultaneous Switching Output, Noise check

<!-- end list -->

  - VSS  
    Ground, Low
  - VDD  
    High
  - VSS/VDD  
    Core Side
  - VSSPST/VDDPST  
    IO Side

<!-- end list -->

  - Power Distance

  - Power Consumption

  - Toggle Rate :: the average number of times that the signal changes
    value per unit of time.

  - SAIF :: Simulation base

  - leakage :: Standby Power

  - IR Drop will be larger

  - 遅い? :: FFが

## STA

  - SS/FF timing met, Spice Box
  - Slew/trasition :: 立ち上がり

## FV

  - FV  
    Formal Verification

<!-- end list -->

  - Enable some blocks power off
  - UPF :: Unified Power Format, file format

## DRC

  - Design Rule Check

  - GDS :: Graphic Data System

  - PV :: Physical Verification

  - ERC :: Electrical Rule Check

### IP marge ::

  - IP marge may be necessary

  - Schedule can be tighter

  - LPA :: ??

  - TRNG :: soft IP also has condition

## Proprietary and Confidential Information

## I/O Placement

  - I/Os are separated to alleveate noise

## Question

  - IR Drop
      - more switching, more IR Drop
  - 6%?
      - other than SS/FF, increase noise \> margin OSV Next Week?
  - Auto Motive (渡辺くん)

# Tech Forum

## 古園さん

## Crypt-currency (高嶋さん)

  - PEZY  
    Peta, Exa Zetta, and Yotta
  - ZKD\*  
    Crypto=currency mining chip

<!-- end list -->

  - Kadena

  - FCLGA ::

  - EPAD :: Exposed Pad

  - Level shifter :: voltage transist re-K?

  - re-K :: re-characterization, change TSMC's corner to our original
    corner

  - Asynchronous Clocks

  - Intensional Skew

  - Timing Margin

  - Setup/Hold time ::

  - LVF :: Liberty Variation Format, a local standard deviation sigma
    into the cell characterization library data, and a table format for
    sigma as a function of input pin slew and output load is provided

  - OCV :: On-Chip Variation

  - Multi-bit FF used as sychronizer

  - glitch :: a sudden, usually temporary malfunction or fault of
    equipment.

# Personal Study

  - [HVT vs
    LVT](https://semiengineering.com/knowledge_centers/low-power/techniques/multi-vt/)  
    High-Vth cells are low-power, but lower performance as well. The
    low-Vth gates switch more quickly in response to their input
    signals, but consume more leakage power. The high-Vth gates switch
    more slowly, but consume less leakage power.
    
    LVT increase Voltage faster while HVT increase V slower.
    
    ゲート長を長くするとVtが高くなり、リーク電流が減少する。しかし、遅延時間は増加し、動作は遅くなる
    
    ![](./img/lvt-hvt.png)
    
    ![](./img/lvt-hvt-svt-leakage.jpg)

<!-- end list -->

  - SS: NMOS slow, PMOS slow FF: NMOS fast, PMOS fast TT: NMOS typical,
    PMOS typical

# DE meeting

  - OU28  
    Osaka University 28nm,

<!-- end list -->

  - Ark

  - ZKD3 :: PEZY

  - ZSR1 :: PEZY

  - DOM :: Axell

  - OP5 :: OnePiece5

  - ANT Rule :: Antenna Rule

  - OPC :: Optical Proximity Correction

  - ECO :: Engineering Change Order?
