aig 609 32 198 33 379
1
0
979
987
995
1003
1011
1019
1027
1035
1043
1051
1059
1067
1075
1083
1091
1099
1107
1115
1123
1131
1139
1147
1155
1163
1171
1179
1187
1195
1203
1211
1219
1
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
1
0
979
987
995
1003
1011
1019
1027
1035
1043
1051
1059
1067
1075
1083
1091
1099
1107
1115
1123
1131
1139
1147
1155
1163
1171
1179
1187
1195
1203
1211
1219
1
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
1
0
979
987
995
1003
1011
1019
1027
1035
1043
1051
1059
1067
1075
1083
1091
1099
1107
1115
1123
1131
1139
1147
1155
1163
1171
1179
1187
1195
1203
1211
1219
1
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
477
493
509
525
541
557
573
589
605
621
637
653
669
685
701
717
733
749
765
781
797
813
829
845
861
877
893
909
925
941
957
973
0
äààòññ¶§§¥≤≤¬
¿
¿
–ŒŒﬁ‹‹ÏÍÍ˙¯¯àÜÜñîî§¢¢≤∞∞¿ææŒÃÃ‹ ⁄ ⁄ Í"Ë"Ë"¯$ˆ$ˆ$Ü&Ñ&Ñ&î(í(í(¢*†*†*∞,Æ,Æ,æ.º.º.Ã0 0 0⁄2ÿ2ÿ2Ë4Ê4Ê4ˆ6Ù6Ù6Ñ8Ç8Ç8í:ê:ê:†<û<û<Æ>¨>¨>º@∫@∫@…ÃÃŒœ“‘’ÿ⁄€ﬁ‡·‰ÊÁÍÏÌÚÛˆ¯˘¸˛ˇÇÑÖàäãéêëîñóöúù†¢£¶®©¨ÆØ≤¥µ∏∫ªæ¿¡ƒ∆« ÃÕ–“”÷ÿŸ‹ﬁﬂ‚‰ÂËÍÎÓÒÙˆ˜˙¸˝i0 input_vector<0>
i1 input_vector<1>
i2 input_vector<2>
i3 input_vector<3>
i4 input_vector<4>
i5 input_vector<5>
i6 input_vector<6>
i7 input_vector<7>
i8 input_vector<8>
i9 input_vector<9>
i10 input_vector<10>
i11 input_vector<11>
i12 input_vector<12>
i13 input_vector<13>
i14 input_vector<14>
i15 input_vector<15>
i16 input_vector<16>
i17 input_vector<17>
i18 input_vector<18>
i19 input_vector<19>
i20 input_vector<20>
i21 input_vector<21>
i22 input_vector<22>
i23 input_vector<23>
i24 input_vector<24>
i25 input_vector<25>
i26 input_vector<26>
i27 input_vector<27>
i28 input_vector<28>
i29 input_vector<29>
i30 input_vector<30>
i31 input_vector<31>
l0 top|full_adder_nbit(1)|d_ff(2)|n129
l1 top|full_adder_nbit(1)|d_ff(2)|memory<0>_out
l2 top|full_adder_nbit(1)|d_ff(2)|memory<1>_out
l3 top|full_adder_nbit(1)|d_ff(2)|memory<2>_out
l4 top|full_adder_nbit(1)|d_ff(2)|memory<3>_out
l5 top|full_adder_nbit(1)|d_ff(2)|memory<4>_out
l6 top|full_adder_nbit(1)|d_ff(2)|memory<5>_out
l7 top|full_adder_nbit(1)|d_ff(2)|memory<6>_out
l8 top|full_adder_nbit(1)|d_ff(2)|memory<7>_out
l9 top|full_adder_nbit(1)|d_ff(2)|memory<8>_out
l10 top|full_adder_nbit(1)|d_ff(2)|memory<9>_out
l11 top|full_adder_nbit(1)|d_ff(2)|memory<10>_out
l12 top|full_adder_nbit(1)|d_ff(2)|memory<11>_out
l13 top|full_adder_nbit(1)|d_ff(2)|memory<12>_out
l14 top|full_adder_nbit(1)|d_ff(2)|memory<13>_out
l15 top|full_adder_nbit(1)|d_ff(2)|memory<14>_out
l16 top|full_adder_nbit(1)|d_ff(2)|memory<15>_out
l17 top|full_adder_nbit(1)|d_ff(2)|memory<16>_out
l18 top|full_adder_nbit(1)|d_ff(2)|memory<17>_out
l19 top|full_adder_nbit(1)|d_ff(2)|memory<18>_out
l20 top|full_adder_nbit(1)|d_ff(2)|memory<19>_out
l21 top|full_adder_nbit(1)|d_ff(2)|memory<20>_out
l22 top|full_adder_nbit(1)|d_ff(2)|memory<21>_out
l23 top|full_adder_nbit(1)|d_ff(2)|memory<22>_out
l24 top|full_adder_nbit(1)|d_ff(2)|memory<23>_out
l25 top|full_adder_nbit(1)|d_ff(2)|memory<24>_out
l26 top|full_adder_nbit(1)|d_ff(2)|memory<25>_out
l27 top|full_adder_nbit(1)|d_ff(2)|memory<26>_out
l28 top|full_adder_nbit(1)|d_ff(2)|memory<27>_out
l29 top|full_adder_nbit(1)|d_ff(2)|memory<28>_out
l30 top|full_adder_nbit(1)|d_ff(2)|memory<29>_out
l31 top|full_adder_nbit(1)|d_ff(2)|memory<30>_out
l32 top|full_adder_nbit(1)|d_ff(2)|memory<31>_out
l33 top|full_adder_nbit(1)|d_ff(3)|n129
l34 top|full_adder_nbit(1)|d_ff(3)|memory<0>_out
l35 top|full_adder_nbit(1)|d_ff(3)|memory<1>_out
l36 top|full_adder_nbit(1)|d_ff(3)|memory<2>_out
l37 top|full_adder_nbit(1)|d_ff(3)|memory<3>_out
l38 top|full_adder_nbit(1)|d_ff(3)|memory<4>_out
l39 top|full_adder_nbit(1)|d_ff(3)|memory<5>_out
l40 top|full_adder_nbit(1)|d_ff(3)|memory<6>_out
l41 top|full_adder_nbit(1)|d_ff(3)|memory<7>_out
l42 top|full_adder_nbit(1)|d_ff(3)|memory<8>_out
l43 top|full_adder_nbit(1)|d_ff(3)|memory<9>_out
l44 top|full_adder_nbit(1)|d_ff(3)|memory<10>_out
l45 top|full_adder_nbit(1)|d_ff(3)|memory<11>_out
l46 top|full_adder_nbit(1)|d_ff(3)|memory<12>_out
l47 top|full_adder_nbit(1)|d_ff(3)|memory<13>_out
l48 top|full_adder_nbit(1)|d_ff(3)|memory<14>_out
l49 top|full_adder_nbit(1)|d_ff(3)|memory<15>_out
l50 top|full_adder_nbit(1)|d_ff(3)|memory<16>_out
l51 top|full_adder_nbit(1)|d_ff(3)|memory<17>_out
l52 top|full_adder_nbit(1)|d_ff(3)|memory<18>_out
l53 top|full_adder_nbit(1)|d_ff(3)|memory<19>_out
l54 top|full_adder_nbit(1)|d_ff(3)|memory<20>_out
l55 top|full_adder_nbit(1)|d_ff(3)|memory<21>_out
l56 top|full_adder_nbit(1)|d_ff(3)|memory<22>_out
l57 top|full_adder_nbit(1)|d_ff(3)|memory<23>_out
l58 top|full_adder_nbit(1)|d_ff(3)|memory<24>_out
l59 top|full_adder_nbit(1)|d_ff(3)|memory<25>_out
l60 top|full_adder_nbit(1)|d_ff(3)|memory<26>_out
l61 top|full_adder_nbit(1)|d_ff(3)|memory<27>_out
l62 top|full_adder_nbit(1)|d_ff(3)|memory<28>_out
l63 top|full_adder_nbit(1)|d_ff(3)|memory<29>_out
l64 top|full_adder_nbit(1)|d_ff(3)|memory<30>_out
l65 top|full_adder_nbit(1)|d_ff(3)|memory<31>_out
l66 top|full_adder_nbit(4)|d_ff(5)|n129
l67 top|full_adder_nbit(4)|d_ff(5)|memory<0>_out
l68 top|full_adder_nbit(4)|d_ff(5)|memory<1>_out
l69 top|full_adder_nbit(4)|d_ff(5)|memory<2>_out
l70 top|full_adder_nbit(4)|d_ff(5)|memory<3>_out
l71 top|full_adder_nbit(4)|d_ff(5)|memory<4>_out
l72 top|full_adder_nbit(4)|d_ff(5)|memory<5>_out
l73 top|full_adder_nbit(4)|d_ff(5)|memory<6>_out
l74 top|full_adder_nbit(4)|d_ff(5)|memory<7>_out
l75 top|full_adder_nbit(4)|d_ff(5)|memory<8>_out
l76 top|full_adder_nbit(4)|d_ff(5)|memory<9>_out
l77 top|full_adder_nbit(4)|d_ff(5)|memory<10>_out
l78 top|full_adder_nbit(4)|d_ff(5)|memory<11>_out
l79 top|full_adder_nbit(4)|d_ff(5)|memory<12>_out
l80 top|full_adder_nbit(4)|d_ff(5)|memory<13>_out
l81 top|full_adder_nbit(4)|d_ff(5)|memory<14>_out
l82 top|full_adder_nbit(4)|d_ff(5)|memory<15>_out
l83 top|full_adder_nbit(4)|d_ff(5)|memory<16>_out
l84 top|full_adder_nbit(4)|d_ff(5)|memory<17>_out
l85 top|full_adder_nbit(4)|d_ff(5)|memory<18>_out
l86 top|full_adder_nbit(4)|d_ff(5)|memory<19>_out
l87 top|full_adder_nbit(4)|d_ff(5)|memory<20>_out
l88 top|full_adder_nbit(4)|d_ff(5)|memory<21>_out
l89 top|full_adder_nbit(4)|d_ff(5)|memory<22>_out
l90 top|full_adder_nbit(4)|d_ff(5)|memory<23>_out
l91 top|full_adder_nbit(4)|d_ff(5)|memory<24>_out
l92 top|full_adder_nbit(4)|d_ff(5)|memory<25>_out
l93 top|full_adder_nbit(4)|d_ff(5)|memory<26>_out
l94 top|full_adder_nbit(4)|d_ff(5)|memory<27>_out
l95 top|full_adder_nbit(4)|d_ff(5)|memory<28>_out
l96 top|full_adder_nbit(4)|d_ff(5)|memory<29>_out
l97 top|full_adder_nbit(4)|d_ff(5)|memory<30>_out
l98 top|full_adder_nbit(4)|d_ff(5)|memory<31>_out
l99 top|full_adder_nbit(4)|d_ff(6)|n129
l100 top|full_adder_nbit(4)|d_ff(6)|memory<0>_out
l101 top|full_adder_nbit(4)|d_ff(6)|memory<1>_out
l102 top|full_adder_nbit(4)|d_ff(6)|memory<2>_out
l103 top|full_adder_nbit(4)|d_ff(6)|memory<3>_out
l104 top|full_adder_nbit(4)|d_ff(6)|memory<4>_out
l105 top|full_adder_nbit(4)|d_ff(6)|memory<5>_out
l106 top|full_adder_nbit(4)|d_ff(6)|memory<6>_out
l107 top|full_adder_nbit(4)|d_ff(6)|memory<7>_out
l108 top|full_adder_nbit(4)|d_ff(6)|memory<8>_out
l109 top|full_adder_nbit(4)|d_ff(6)|memory<9>_out
l110 top|full_adder_nbit(4)|d_ff(6)|memory<10>_out
l111 top|full_adder_nbit(4)|d_ff(6)|memory<11>_out
l112 top|full_adder_nbit(4)|d_ff(6)|memory<12>_out
l113 top|full_adder_nbit(4)|d_ff(6)|memory<13>_out
l114 top|full_adder_nbit(4)|d_ff(6)|memory<14>_out
l115 top|full_adder_nbit(4)|d_ff(6)|memory<15>_out
l116 top|full_adder_nbit(4)|d_ff(6)|memory<16>_out
l117 top|full_adder_nbit(4)|d_ff(6)|memory<17>_out
l118 top|full_adder_nbit(4)|d_ff(6)|memory<18>_out
l119 top|full_adder_nbit(4)|d_ff(6)|memory<19>_out
l120 top|full_adder_nbit(4)|d_ff(6)|memory<20>_out
l121 top|full_adder_nbit(4)|d_ff(6)|memory<21>_out
l122 top|full_adder_nbit(4)|d_ff(6)|memory<22>_out
l123 top|full_adder_nbit(4)|d_ff(6)|memory<23>_out
l124 top|full_adder_nbit(4)|d_ff(6)|memory<24>_out
l125 top|full_adder_nbit(4)|d_ff(6)|memory<25>_out
l126 top|full_adder_nbit(4)|d_ff(6)|memory<26>_out
l127 top|full_adder_nbit(4)|d_ff(6)|memory<27>_out
l128 top|full_adder_nbit(4)|d_ff(6)|memory<28>_out
l129 top|full_adder_nbit(4)|d_ff(6)|memory<29>_out
l130 top|full_adder_nbit(4)|d_ff(6)|memory<30>_out
l131 top|full_adder_nbit(4)|d_ff(6)|memory<31>_out
l132 top|full_adder_nbit(7)|d_ff(8)|n129
l133 top|full_adder_nbit(7)|d_ff(8)|memory<0>_out
l134 top|full_adder_nbit(7)|d_ff(8)|memory<1>_out
l135 top|full_adder_nbit(7)|d_ff(8)|memory<2>_out
l136 top|full_adder_nbit(7)|d_ff(8)|memory<3>_out
l137 top|full_adder_nbit(7)|d_ff(8)|memory<4>_out
l138 top|full_adder_nbit(7)|d_ff(8)|memory<5>_out
l139 top|full_adder_nbit(7)|d_ff(8)|memory<6>_out
l140 top|full_adder_nbit(7)|d_ff(8)|memory<7>_out
l141 top|full_adder_nbit(7)|d_ff(8)|memory<8>_out
l142 top|full_adder_nbit(7)|d_ff(8)|memory<9>_out
l143 top|full_adder_nbit(7)|d_ff(8)|memory<10>_out
l144 top|full_adder_nbit(7)|d_ff(8)|memory<11>_out
l145 top|full_adder_nbit(7)|d_ff(8)|memory<12>_out
l146 top|full_adder_nbit(7)|d_ff(8)|memory<13>_out
l147 top|full_adder_nbit(7)|d_ff(8)|memory<14>_out
l148 top|full_adder_nbit(7)|d_ff(8)|memory<15>_out
l149 top|full_adder_nbit(7)|d_ff(8)|memory<16>_out
l150 top|full_adder_nbit(7)|d_ff(8)|memory<17>_out
l151 top|full_adder_nbit(7)|d_ff(8)|memory<18>_out
l152 top|full_adder_nbit(7)|d_ff(8)|memory<19>_out
l153 top|full_adder_nbit(7)|d_ff(8)|memory<20>_out
l154 top|full_adder_nbit(7)|d_ff(8)|memory<21>_out
l155 top|full_adder_nbit(7)|d_ff(8)|memory<22>_out
l156 top|full_adder_nbit(7)|d_ff(8)|memory<23>_out
l157 top|full_adder_nbit(7)|d_ff(8)|memory<24>_out
l158 top|full_adder_nbit(7)|d_ff(8)|memory<25>_out
l159 top|full_adder_nbit(7)|d_ff(8)|memory<26>_out
l160 top|full_adder_nbit(7)|d_ff(8)|memory<27>_out
l161 top|full_adder_nbit(7)|d_ff(8)|memory<28>_out
l162 top|full_adder_nbit(7)|d_ff(8)|memory<29>_out
l163 top|full_adder_nbit(7)|d_ff(8)|memory<30>_out
l164 top|full_adder_nbit(7)|d_ff(8)|memory<31>_out
l165 top|full_adder_nbit(7)|d_ff(9)|n129
l166 top|full_adder_nbit(7)|d_ff(9)|memory<0>_out
l167 top|full_adder_nbit(7)|d_ff(9)|memory<1>_out
l168 top|full_adder_nbit(7)|d_ff(9)|memory<2>_out
l169 top|full_adder_nbit(7)|d_ff(9)|memory<3>_out
l170 top|full_adder_nbit(7)|d_ff(9)|memory<4>_out
l171 top|full_adder_nbit(7)|d_ff(9)|memory<5>_out
l172 top|full_adder_nbit(7)|d_ff(9)|memory<6>_out
l173 top|full_adder_nbit(7)|d_ff(9)|memory<7>_out
l174 top|full_adder_nbit(7)|d_ff(9)|memory<8>_out
l175 top|full_adder_nbit(7)|d_ff(9)|memory<9>_out
l176 top|full_adder_nbit(7)|d_ff(9)|memory<10>_out
l177 top|full_adder_nbit(7)|d_ff(9)|memory<11>_out
l178 top|full_adder_nbit(7)|d_ff(9)|memory<12>_out
l179 top|full_adder_nbit(7)|d_ff(9)|memory<13>_out
l180 top|full_adder_nbit(7)|d_ff(9)|memory<14>_out
l181 top|full_adder_nbit(7)|d_ff(9)|memory<15>_out
l182 top|full_adder_nbit(7)|d_ff(9)|memory<16>_out
l183 top|full_adder_nbit(7)|d_ff(9)|memory<17>_out
l184 top|full_adder_nbit(7)|d_ff(9)|memory<18>_out
l185 top|full_adder_nbit(7)|d_ff(9)|memory<19>_out
l186 top|full_adder_nbit(7)|d_ff(9)|memory<20>_out
l187 top|full_adder_nbit(7)|d_ff(9)|memory<21>_out
l188 top|full_adder_nbit(7)|d_ff(9)|memory<22>_out
l189 top|full_adder_nbit(7)|d_ff(9)|memory<23>_out
l190 top|full_adder_nbit(7)|d_ff(9)|memory<24>_out
l191 top|full_adder_nbit(7)|d_ff(9)|memory<25>_out
l192 top|full_adder_nbit(7)|d_ff(9)|memory<26>_out
l193 top|full_adder_nbit(7)|d_ff(9)|memory<27>_out
l194 top|full_adder_nbit(7)|d_ff(9)|memory<28>_out
l195 top|full_adder_nbit(7)|d_ff(9)|memory<29>_out
l196 top|full_adder_nbit(7)|d_ff(9)|memory<30>_out
l197 top|full_adder_nbit(7)|d_ff(9)|memory<31>_out
o0 sum<0>
o1 sum<1>
o2 sum<2>
o3 sum<3>
o4 sum<4>
o5 sum<5>
o6 sum<6>
o7 sum<7>
o8 sum<8>
o9 sum<9>
o10 sum<10>
o11 sum<11>
o12 sum<12>
o13 sum<13>
o14 sum<14>
o15 sum<15>
o16 sum<16>
o17 sum<17>
o18 sum<18>
o19 sum<19>
o20 sum<20>
o21 sum<21>
o22 sum<22>
o23 sum<23>
o24 sum<24>
o25 sum<25>
o26 sum<26>
o27 sum<27>
o28 sum<28>
o29 sum<29>
o30 sum<30>
o31 sum<31>
o32 Err_out_Final
c
top 
This file was written by ABC on Sun Sep 18 21:00:48 2016
For information about AIGER format, refer to http://fmv.jku.at/aiger
The verilog file pipe_add_tmr_i32_l1.v has been converted using the following commands:
vl2mv pipe_add_tmr_i32_l1.v       # generates pipe_add_tmr_i32_l1.mv
abc -c "read_blif_mv pipe_add_tmr_i32_l1.mv; write_aiger -s pipe_add_tmr_i32_l1.aig"
pipe_add_tmr_i32_l1.v:
___________________________
// this file uses jinja templates for code generation, see http://jinja.pocoo.org
`define WORD_WIDTH 32  // the bit width of the input, adders, and output signals
`define LAYERS 1      // defines how often the adder is cascaded

module top(
    input_vector,   // the input vector, WORD_WIDTH broad
    sum,            // the final result, WORD_WIDTH broad
    clk,
    Err_out_Final   // the alarm output
    );
    
    input   clk;
    input   [`WORD_WIDTH-1:0] input_vector;
    output  [`WORD_WIDTH-1:0] sum;
    output  Err_out_Final;

    wire [`WORD_WIDTH-1:0] b_out_R1_0 = input_vector;
    wire [`WORD_WIDTH-1:0] result_R1_0 = input_vector;

    wire [`WORD_WIDTH-1:0] b_out_R2_0 = input_vector;
    wire [`WORD_WIDTH-1:0] result_R2_0 = input_vector;

    wire [`WORD_WIDTH-1:0] b_out_R3_0 = input_vector;
    wire [`WORD_WIDTH-1:0] result_R3_0 = input_vector;

    // -- begin unrolled code --
{% for idx in range(1,`LAYERS+1) %}
    wire [`WORD_WIDTH-1:0] b_out_R1_{{ idx }};
    wire [`WORD_WIDTH-1:0] result_R1_{{ idx }};
    full_adder_nbit adder_R1_{{idx}}(clk, result_R1_{{idx - 1}}, b_out_R1_{{idx - 1}}, result_R1_{{idx}}, b_out_R1_{{idx}});

    wire [`WORD_WIDTH-1:0] b_out_R2_{{ idx }};
    wire [`WORD_WIDTH-1:0] result_R2_{{ idx }};
    full_adder_nbit adder_R2_{{idx}}(clk, result_R2_{{idx - 1}}, b_out_R2_{{idx - 1}}, result_R2_{{idx}}, b_out_R2_{{idx}});

    wire [`WORD_WIDTH-1:0] b_out_R3_{{ idx }};
    wire [`WORD_WIDTH-1:0] result_R3_{{ idx }};
    full_adder_nbit adder_R3_{{idx}}(clk, result_R3_{{idx - 1}}, b_out_R3_{{idx - 1}}, result_R3_{{idx}}, b_out_R3_{{idx}});
{% endfor %}
    // -- end unrolled code --

    tmr tmr_module(result_R1_`LAYERS, result_R2_`LAYERS, result_R3_`LAYERS, sum);

    //assign Err_out_Final = 0;


endmodule // top module


module full_adder_nbit(
    clk,
    in_a,
    in_b,
    sum,
    out_b
    );
    
    input   [`WORD_WIDTH-1:0] in_a;
    input   [`WORD_WIDTH-1:0] in_b;
    input clk;
    output [`WORD_WIDTH-1:0] sum;
    output [`WORD_WIDTH-1:0] out_b;
    
    wire [`WORD_WIDTH-1:0] res; 
    assign res = in_a + in_b;

    d_ff result(clk, res, sum);
    d_ff input_delay(clk, in_b, out_b);

endmodule // full_adder_nbit

module d_ff(clk, in, out);
    input clk;
    input  [`WORD_WIDTH-1:0] in;
    output [`WORD_WIDTH-1:0] out;

    reg [`WORD_WIDTH-1:0] memory;

    assign out = memory;

    initial begin
        memory = 1'b0;
    end

    always @(posedge clk) begin
        memory = in;
    end
endmodule // d_ff

module tmr(in_1, in_2, in_3, out);
    input  [`WORD_WIDTH-1:0] in_1;
    input  [`WORD_WIDTH-1:0] in_2;
    input  [`WORD_WIDTH-1:0] in_3;
    output [`WORD_WIDTH-1:0] out;

    assign out = (in_1 & in_2) | (in_2 & in_3) | (in_1 & in_3);
    
endmodule


