INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/1/tp_1/tp_1.sim/sim_1/synth/timing/xsim/tb_auto_top_alu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module top_alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_top_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_auto_top_alu
