// Seed: 1493980007
module module_0 (
    input wor  id_0,
    input wire id_1
);
  logic id_3;
  ;
  always_latch begin : LABEL_0
    $clog2(64);
    ;
  end
  wire [-1 : 1 'b0] id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd61,
    parameter id_17 = 32'd81,
    parameter id_23 = 32'd9,
    parameter id_31 = 32'd90
) (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    output wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 _id_15,
    input wor id_16,
    input wor _id_17,
    inout wire id_18,
    output logic id_19,
    input supply0 id_20,
    input tri0 id_21,
    input wire id_22,
    input tri _id_23,
    input wire id_24,
    input tri id_25,
    input tri0 id_26,
    output tri id_27,
    input wor id_28,
    input tri1 id_29,
    input tri0 id_30,
    input tri _id_31,
    input wand id_32,
    input tri id_33
);
  wire [id_31 : 1] id_35;
  assign id_8 = "" || -1 || -1'b0;
  logic id_36;
  logic [1 'b0 : 1] id_37;
  assign id_6 = -1;
  always @(posedge 1);
  always id_19 = -1'b0;
  module_0 modCall_1 (
      id_20,
      id_25
  );
  integer id_38 = id_11;
  wire [id_17 : id_23] id_39;
  wire [id_15 : -1 'b0 -  -1] id_40;
endmodule
