.ALIASES
C_C857          C857(1=N00232 2=N002051 ) CN @RC TEST.SCHEMATIC1(sch_1):INS195@ANALOG.C.Normal(chips)
R_R75           R75(1=0 2=N00232 ) CN @RC TEST.SCHEMATIC1(sch_1):INS704@ANALOG.R.Normal(chips)
R_R79           R79(1=N01142 2=N00232 ) CN @RC TEST.SCHEMATIC1(sch_1):INS992@ANALOG.R.Normal(chips)
R_R74           R74(1=0 2=N01142 ) CN @RC TEST.SCHEMATIC1(sch_1):INS1118@ANALOG.R.Normal(chips)
L_L11           L11(1=N01142 2=N01860 ) CN @RC TEST.SCHEMATIC1(sch_1):INS1229@ANALOG.L.Normal(chips)
L_L12           L12(1=0 2=N01867 ) CN @RC TEST.SCHEMATIC1(sch_1):INS1396@ANALOG.L.Normal(chips)
Kn_K1            K1() CN @RC TEST.SCHEMATIC1(sch_1):INS1587@BREAKOUT.kbreak.Normal(chips)
C_C953          C953(1=N01860 2=N01867 ) CN @RC TEST.SCHEMATIC1(sch_1):INS1840@ANALOG.C.Normal(chips)
L_L26           L26(1=N01860 2=N02906 ) CN @RC TEST.SCHEMATIC1(sch_1):INS2124@ANALOG.L.Normal(chips)
V_V1            V1(+=N06779 -=0 ) CN @RC TEST.SCHEMATIC1(sch_1):INS2518@SOURCE.VSIN.Normal(chips)
L_L27           L27(1=N01867 2=N02914 ) CN @RC TEST.SCHEMATIC1(sch_1):INS2756@ANALOG.L.Normal(chips)
R_R71           R71(1=N02914 2=N02906 ) CN @RC TEST.SCHEMATIC1(sch_1):INS2882@ANALOG.R.Normal(chips)
C_C853          C853(1=0 2=N02906 ) CN @RC TEST.SCHEMATIC1(sch_1):INS2970@ANALOG.C.Normal(chips)
C_C854          C854(1=0 2=N02914 ) CN @RC TEST.SCHEMATIC1(sch_1):INS3221@ANALOG.C.Normal(chips)
R_R1b           R1b(1=N07707 2=N002051 ) CN @RC TEST.SCHEMATIC1(sch_1):INS7573@ANALOG.R.Normal(chips)
R_R1a           R1a(1=N07659 2=N07707 ) CN @RC TEST.SCHEMATIC1(sch_1):INS7591@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N07707 ) CN @RC TEST.SCHEMATIC1(sch_1):INS7609@ANALOG.R.Normal(chips)
C_C859          C859(1=N07659 2=N06779 ) CN @RC TEST.SCHEMATIC1(sch_1):INS7639@ANALOG.C.Normal(chips)
.ENDALIASES
