INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_15 up_2bit/project_15 up_2bit.srcs/sources_1/new/up_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_15 up_2bit/project_15 up_2bit.srcs/sim_1/new/up_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_15 up_2bit/project_15 up_2bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
