$comment
	File created using the following command:
		vcd file mux_2a1.msim.vcd -direction
$end
$date
	Tue Feb 06 23:32:37 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mux_2a1_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) c [3] $end
$var wire 1 * c [2] $end
$var wire 1 + c [1] $end
$var wire 1 , c [0] $end
$var wire 1 - d [3] $end
$var wire 1 . d [2] $end
$var wire 1 / d [1] $end
$var wire 1 0 d [0] $end
$var wire 1 1 s [3] $end
$var wire 1 2 s [2] $end
$var wire 1 3 s [1] $end
$var wire 1 4 s [0] $end
$var wire 1 5 y [3] $end
$var wire 1 6 y [2] $end
$var wire 1 7 y [1] $end
$var wire 1 8 y [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_a [3] $end
$var wire 1 C ww_a [2] $end
$var wire 1 D ww_a [1] $end
$var wire 1 E ww_a [0] $end
$var wire 1 F ww_b [3] $end
$var wire 1 G ww_b [2] $end
$var wire 1 H ww_b [1] $end
$var wire 1 I ww_b [0] $end
$var wire 1 J ww_c [3] $end
$var wire 1 K ww_c [2] $end
$var wire 1 L ww_c [1] $end
$var wire 1 M ww_c [0] $end
$var wire 1 N ww_d [3] $end
$var wire 1 O ww_d [2] $end
$var wire 1 P ww_d [1] $end
$var wire 1 Q ww_d [0] $end
$var wire 1 R ww_s [3] $end
$var wire 1 S ww_s [2] $end
$var wire 1 T ww_s [1] $end
$var wire 1 U ww_s [0] $end
$var wire 1 V ww_y [3] $end
$var wire 1 W ww_y [2] $end
$var wire 1 X ww_y [1] $end
$var wire 1 Y ww_y [0] $end
$var wire 1 Z \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 [ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 ` \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 a \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 b \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 c \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 d \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 e \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 f \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 g \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 h \y[0]~output_o\ $end
$var wire 1 i \y[1]~output_o\ $end
$var wire 1 j \y[2]~output_o\ $end
$var wire 1 k \y[3]~output_o\ $end
$var wire 1 l \b[0]~input_o\ $end
$var wire 1 m \s[2]~input_o\ $end
$var wire 1 n \s[3]~input_o\ $end
$var wire 1 o \s[0]~input_o\ $end
$var wire 1 p \y~1_combout\ $end
$var wire 1 q \a[0]~input_o\ $end
$var wire 1 r \s[1]~input_o\ $end
$var wire 1 s \y~0_combout\ $end
$var wire 1 t \y~2_combout\ $end
$var wire 1 u \c[0]~input_o\ $end
$var wire 1 v \d[0]~input_o\ $end
$var wire 1 w \y~3_combout\ $end
$var wire 1 x \b[1]~input_o\ $end
$var wire 1 y \c[1]~input_o\ $end
$var wire 1 z \a[1]~input_o\ $end
$var wire 1 { \y~4_combout\ $end
$var wire 1 | \d[1]~input_o\ $end
$var wire 1 } \y~5_combout\ $end
$var wire 1 ~ \a[2]~input_o\ $end
$var wire 1 !! \b[2]~input_o\ $end
$var wire 1 "! \y~6_combout\ $end
$var wire 1 #! \d[2]~input_o\ $end
$var wire 1 $! \c[2]~input_o\ $end
$var wire 1 %! \y~7_combout\ $end
$var wire 1 &! \a[3]~input_o\ $end
$var wire 1 '! \c[3]~input_o\ $end
$var wire 1 (! \y~8_combout\ $end
$var wire 1 )! \b[3]~input_o\ $end
$var wire 1 *! \d[3]~input_o\ $end
$var wire 1 +! \y~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
1:
x;
1<
1=
1>
1?
1@
1A
0d
ze
zf
zg
0h
0i
1j
0k
1l
1m
1n
0o
1p
0q
0r
1s
1t
1u
0v
0w
1x
0y
0z
1{
0|
0}
1~
0!!
1"!
1#!
1$!
1%!
1&!
0'!
1(!
1)!
0*!
0+!
1!
1"
0#
0$
1%
0&
1'
1(
0)
1*
0+
1,
0-
1.
0/
00
11
12
03
04
1B
1C
0D
0E
1F
0G
1H
1I
0J
1K
0L
1M
0N
1O
0P
0Q
1R
1S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
05
16
07
08
$end
#100000
1#
0(
0,
1-
10
01
13
1D
0I
0M
1Q
1N
1T
0R
0n
1r
1*!
1v
0u
0l
1z
1w
1+!
1k
1h
1V
1Y
18
15
#200000
1(
1,
0-
00
1$
0%
1&
0'
1)
0*
1+
1/
14
1I
0H
1G
0F
1M
1L
0K
1J
0Q
1P
0N
1E
1U
1o
1q
0*!
1|
0v
1'!
0$!
1y
1u
0)!
1!!
0x
1l
0w
1}
0+!
0k
1i
0h
0V
1X
0Y
08
17
05
#300000
0(
0,
1-
0$
1%
0)
1*
0+
04
03
0!
0"
0.
0I
1F
0M
0L
1K
0J
0O
1N
0E
0C
0B
0U
0T
0r
0o
0&!
0~
0q
1*!
0#!
0'!
1$!
0y
0u
1)!
0l
0%!
1+!
1k
0j
1V
0W
06
15
#400000
0-
1+
1!
1"
1.
10
0&
1'
11
1Q
1O
0N
1L
1C
1B
1H
0G
1R
1n
0!!
1x
1&!
1~
1y
0*!
1#!
1v
1w
1%!
0+!
0k
1j
1h
0V
1W
1Y
18
16
05
#500000
1-
0+
0!
0.
1&
01
0%
1)
0*
14
0O
1N
0L
0K
1J
0B
1G
0F
1U
0R
0n
1o
0)!
1!!
0&!
1'!
0$!
0y
1*!
0#!
0%!
1+!
1k
0j
1V
0W
06
15
#600000
0-
1+
1!
1.
0&
1*
00
0'
1(
1,
0Q
1O
0N
1M
1L
1K
1B
1I
0H
0G
0!!
0x
1l
1&!
1$!
1y
1u
0*!
1#!
0v
0+!
0w
1%!
1j
0h
0k
1W
0Y
0V
08
16
05
#700000
1-
0*
1'
0(
0,
0)
04
0"
1$
0/
0#
0P
1N
0M
0K
0J
0I
1H
0U
1E
0D
0C
0~
0z
1q
0o
1x
0l
0'!
0$!
0u
1*!
0|
1+!
0}
0i
1k
0X
1V
07
15
#800000
0-
1*
0'
1)
14
0$
1#
1&
1%
02
0N
1K
1J
0H
1G
1F
1U
0S
0E
1D
1z
0q
0m
1o
1)!
1!!
0x
1'!
1$!
0*!
0+!
0s
0k
0t
1w
0{
0(!
0V
1h
1+!
0w
05
1Y
0h
1k
18
0Y
1V
08
15
#900000
0*
04
0#
0%
1,
1"
1/
10
13
1M
0K
0U
1T
0D
1C
0F
1Q
1P
1|
1v
0)!
1~
0z
1r
0o
0$!
1u
0p
1s
0+!
0k
1w
1{
0"!
1(!
0V
1h
1+!
0%!
1}
05
1Y
1i
0j
1k
18
1X
0W
1V
17
06
15
#1000000
