<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>rst_n_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>clk</Dynamic>
            <Dynamic>C1</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NACK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STOP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>START</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MODE2</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MODE1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAIN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CNT_NUM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAIN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CNT_40KHz</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_23_0_COUT</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_23_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_23_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_23_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_21_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_21_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_21_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_21_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_19_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_19_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_19_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_19_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_17_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_17_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_17_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_17_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_15_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_15_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_15_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_15_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_13_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_13_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_13_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_11_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_11_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_9_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_9_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_7_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_7_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_5_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_5_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_4_0_S0</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_4_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/un1_cnt_delay_cry_4_0_S1</Dynamic>
            <Navigation>u1/un1_cnt_delay_cry_4_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/cnt_delay_cry_0_COUT[22]</Dynamic>
            <Navigation>u1/cnt_delay_cry_0_COUT[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/cnt_delay_lcry_0_S0</Dynamic>
            <Navigation>u1/cnt_delay_lcry_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u1/cnt_delay_lcry_0_S1</Dynamic>
            <Navigation>u1/cnt_delay_lcry_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u3/cnt_write_cry_0_COUT[4]</Dynamic>
            <Navigation>u3/cnt_write_cry_0_COUT[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u3/cnt_write_lcry_0_S0</Dynamic>
            <Navigation>u3/cnt_write_lcry_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u3/cnt_write_lcry_0_S1</Dynamic>
            <Navigation>u3/cnt_write_lcry_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u3/cnt_cry_0_COUT[7]</Dynamic>
            <Navigation>u3/cnt_cry_0_COUT[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u3/cnt_cry_0_S0[0]</Dynamic>
            <Navigation>u3/cnt_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_6_cry_19_0_COUT</Dynamic>
            <Navigation>u2/un1_T_code_0_6_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_6_cry_0_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_6_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_6_cry_0_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_6_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_4_s_25_0_COUT</Dynamic>
            <Navigation>u2/un1_H_code_0_4_s_25_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_4_s_25_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_4_s_25_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_4_cry_4_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_4_cry_4_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/H_code_i[4]</Dynamic>
            <Navigation>u2/H_code_i[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_5_cry_20_0_COUT</Dynamic>
            <Navigation>u2/un1_H_code_0_5_cry_20_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_5_cry_3_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_5_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_5_cry_3_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_5_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_s_25_0_COUT</Dynamic>
            <Navigation>u2/un1_H_code_0_s_25_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_s_25_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_s_25_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_13_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_13_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_13_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_11_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_11_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_9_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_9_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_7_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_7_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_5_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_5_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_4_0_S0</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_4_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_H_code_0_cry_4_0_S1</Dynamic>
            <Navigation>u2/un1_H_code_0_cry_4_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_4_cry_18_0_COUT</Dynamic>
            <Navigation>u2/un1_T_code_0_4_cry_18_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_4_cry_3_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_4_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_4_cry_3_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_4_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_27_0_COUT</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_27_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_13_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_13_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_11_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_11_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_9_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_9_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_7_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_7_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_5_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_5_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_3_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_3_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_1_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_1_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_0_0_S0</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/un1_T_code_0_cry_0_0_S1</Dynamic>
            <Navigation>u2/un1_T_code_0_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/c_s_13_0_COUT</Dynamic>
            <Navigation>u2/c_s_13_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/c_s_13_0_S1</Dynamic>
            <Navigation>u2/c_s_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/c_cry_0_0_S0</Dynamic>
            <Navigation>u2/c_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u2/c_cry_0_0_S1</Dynamic>
            <Navigation>u2/c_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>77</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:62:40:62:47|Object reg_data is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>40</Navigation>
            <Navigation>62</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Object reg_data is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Removing unused bit 7 of dev_addr[7:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing unused bit 7 of dev_addr[7:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit ack_cl to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit ack_cl to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit state_back[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit state_back[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit state_back[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit state_back[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning unused register ack_cl. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register ack_cl. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning unused register ack_cl. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register ack_cl. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bits 7 to 4 of reg_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 7 to 4 of reg_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bits 3 to 2 of state_back[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 3 to 2 of state_back[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v&quot;:70:0:70:5|Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>0</Navigation>
            <Navigation>70</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v&quot;:70:0:70:5|Pruning register bit 9 of cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>0</Navigation>
            <Navigation>70</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v&quot;:89:0:89:5|Initial value is not supported on state machine state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\Segment_scan.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>0</Navigation>
            <Navigation>89</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Initial value is not supported on state machine state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Optimizing register bit cnt_400khz[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_400khz[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_mode1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_mode1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_mode2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_mode2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_start[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_start[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_stop[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_stop[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_read[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_read[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt_write[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt_write[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Optimizing register bit cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_write[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_write[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_read[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_read[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_stop[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_stop[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_start[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_start[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_mode2[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_mode2[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 3 of cnt_mode1[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 3 of cnt_mode1[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bit 7 of data_wr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bit 7 of data_wr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:48:1:48:6|Pruning register bits 9 to 4 of cnt_400khz[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>1</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 9 to 4 of cnt_400khz[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v&quot;:66:1:66:6|Pruning register bits 6 to 5 of data_wr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\Fpga_Project\BaseBoard\LAB9_Digital_THM\SHT20_Driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 6 to 5 of data_wr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:78:0:78:5|Found inferred clock Digital_THM|clk which controls 15 sequential elements including u3.clk_40khz. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>78</Navigation>
            <Navigation>0</Navigation>
            <Navigation>78</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock Digital_THM|clk which controls 15 sequential elements including u3.clk_40khz. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:114:32:114:42|ROM data_9[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>114</Navigation>
            <Navigation>32</Navigation>
            <Navigation>114</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_9[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:113:32:113:42|ROM data_8[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>113</Navigation>
            <Navigation>32</Navigation>
            <Navigation>113</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_8[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:112:32:112:42|ROM data_7[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>112</Navigation>
            <Navigation>32</Navigation>
            <Navigation>112</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_7[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:111:32:111:42|ROM data_6[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>111</Navigation>
            <Navigation>32</Navigation>
            <Navigation>111</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_6[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:110:32:110:42|ROM data_5[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>32</Navigation>
            <Navigation>110</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_5[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:109:32:109:42|ROM data_4[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>32</Navigation>
            <Navigation>109</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_4[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:108:32:108:42|ROM data_3[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>32</Navigation>
            <Navigation>108</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_3[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:107:32:107:42|ROM data_2[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>32</Navigation>
            <Navigation>107</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_2[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:114:32:114:42|ROM data_9[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>114</Navigation>
            <Navigation>32</Navigation>
            <Navigation>114</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_9[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:113:32:113:42|ROM data_8[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>113</Navigation>
            <Navigation>32</Navigation>
            <Navigation>113</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_8[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:112:32:112:42|ROM data_7[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>112</Navigation>
            <Navigation>32</Navigation>
            <Navigation>112</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_7[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:111:32:111:42|ROM data_6[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>111</Navigation>
            <Navigation>32</Navigation>
            <Navigation>111</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_6[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:110:32:110:42|ROM data_5[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>32</Navigation>
            <Navigation>110</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_5[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:109:32:109:42|ROM data_4[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>32</Navigation>
            <Navigation>109</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_4[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:108:32:108:42|ROM data_3[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>32</Navigation>
            <Navigation>108</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_3[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v&quot;:107:32:107:42|ROM data_2[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\segment_scan.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>32</Navigation>
            <Navigation>107</Navigation>
            <Navigation>42</Navigation>
            <Navigation>ROM data_2[14:8] (in view: work.Segment_scan(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[6] because it is equivalent to instance u1.num_delay[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[6] because it is equivalent to instance u1.num_delay[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[23] because it is equivalent to instance u1.num_delay[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[23] because it is equivalent to instance u1.num_delay[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[22] because it is equivalent to instance u1.num_delay[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[22] because it is equivalent to instance u1.num_delay[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[21] because it is equivalent to instance u1.num_delay[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[21] because it is equivalent to instance u1.num_delay[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[20] because it is equivalent to instance u1.num_delay[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[20] because it is equivalent to instance u1.num_delay[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[19] because it is equivalent to instance u1.num_delay[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[19] because it is equivalent to instance u1.num_delay[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[18] because it is equivalent to instance u1.num_delay[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[18] because it is equivalent to instance u1.num_delay[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[17] because it is equivalent to instance u1.num_delay[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[17] because it is equivalent to instance u1.num_delay[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[16] because it is equivalent to instance u1.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[16] because it is equivalent to instance u1.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v&quot;:66:1:66:6|Removing instance u1.num_delay[3] because it is equivalent to instance u1.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>f:\fpga_project\baseboard\lab9_digital_thm\sht20_driver.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance u1.num_delay[3] because it is equivalent to instance u1.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock Digital_THM|clk with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock Digital_THM|clk with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>