#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x121788db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x121759d60 .scope module, "tb_stress_test" "tb_stress_test" 3 6;
 .timescale -9 -12;
P_0x121783bc0 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x121783c00 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x121783c40 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x121783c80 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x121783cc0 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600002fccb40_0 .net "axi_araddr", 39 0, L_0x600003699730;  1 drivers
v0x600002fccbd0_0 .net "axi_arlen", 7 0, L_0x6000036997a0;  1 drivers
v0x600002fccc60_0 .var "axi_arready", 0 0;
v0x600002fcccf0_0 .net "axi_arvalid", 0 0, L_0x600003699880;  1 drivers
v0x600002fccd80_0 .net "axi_awaddr", 39 0, L_0x600003699490;  1 drivers
v0x600002fcce10_0 .net "axi_awlen", 7 0, L_0x600003699500;  1 drivers
v0x600002fccea0_0 .var "axi_awready", 0 0;
v0x600002fccf30_0 .net "axi_awvalid", 0 0, L_0x600003699570;  1 drivers
L_0x118052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002fccfc0_0 .net "axi_bready", 0 0, L_0x118052968;  1 drivers
v0x600002fcd050_0 .var "axi_bresp", 1 0;
v0x600002fcd0e0_0 .var "axi_bvalid", 0 0;
v0x600002fcd170_0 .var "axi_rdata", 255 0;
v0x600002fcd200_0 .var "axi_rlast", 0 0;
v0x600002fcd290_0 .net "axi_rready", 0 0, L_0x6000036998f0;  1 drivers
v0x600002fcd320_0 .var "axi_rvalid", 0 0;
v0x600002fcd3b0_0 .net "axi_wdata", 255 0, L_0x6000036995e0;  1 drivers
v0x600002fcd440_0 .net "axi_wlast", 0 0, L_0x600003699650;  1 drivers
v0x600002fcd4d0_0 .var "axi_wready", 0 0;
v0x600002fcd560_0 .net "axi_wvalid", 0 0, L_0x6000036996c0;  1 drivers
v0x600002fcd5f0_0 .var "clk", 0 0;
v0x600002fcd680_0 .var "global_sync_in", 0 0;
v0x600002fcd710_0 .var/i "i", 31 0;
v0x600002fcd7a0_0 .var "noc_rx_addr", 19 0;
v0x600002fcd830_0 .var "noc_rx_data", 255 0;
v0x600002fcd8c0_0 .var "noc_rx_is_instr", 0 0;
v0x600002fcd950_0 .net "noc_rx_ready", 0 0, L_0x600002c8ae40;  1 drivers
v0x600002fcd9e0_0 .var "noc_rx_valid", 0 0;
L_0x1180529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fcda70_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  1 drivers
L_0x1180529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fcdb00_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  1 drivers
v0x600002fcdb90_0 .var "noc_tx_ready", 0 0;
L_0x118052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fcdc20_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  1 drivers
v0x600002fcdcb0_0 .var "row0", 255 0;
v0x600002fcdd40_0 .var "row1", 255 0;
v0x600002fcddd0_0 .var "row2", 255 0;
v0x600002fcde60_0 .var "row3", 255 0;
v0x600002fcdef0_0 .var "rst_n", 0 0;
v0x600002fcdf80_0 .var "sync_grant", 0 0;
v0x600002fce010_0 .net "sync_request", 0 0, L_0x60000369d6c0;  1 drivers
v0x600002fce0a0_0 .var/i "test_num", 31 0;
v0x600002fce130_0 .var/i "total_errors", 31 0;
v0x600002fce1c0_0 .net "tpc_busy", 0 0, L_0x60000369d880;  1 drivers
v0x600002fce250_0 .net "tpc_done", 0 0, L_0x60000369d730;  1 drivers
v0x600002fce2e0_0 .net "tpc_error", 0 0, L_0x60000369d650;  1 drivers
v0x600002fce370_0 .var "tpc_start", 0 0;
v0x600002fce400_0 .var "tpc_start_pc", 19 0;
S_0x121759920 .scope function.vec4.u32, "check_result" "check_result" 3 120, 3 120 0, S_0x121759d60;
 .timescale -9 -12;
v0x600002f9b960_0 .var/s "actual", 31 0;
; Variable check_result is vec4 return value of scope S_0x121759920
v0x600002f9ba80_0 .var/s "expected", 31 0;
v0x600002f9bb10_0 .var "name", 79 0;
TD_tb_stress_test.check_result ;
    %load/vec4 v0x600002f9b960_0;
    %load/vec4 v0x600002f9ba80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 127 "$display", "    FAIL %s: got %0d, expected %0d", v0x600002f9bb10_0, v0x600002f9b960_0, v0x600002f9ba80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x1217594e0 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x121759d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12200e600 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12200e640 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12200e680 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12200e6c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12200e700 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12200e740 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12200e780 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12200e7c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12200e800 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12200e840 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12200e880 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12200e8c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12200e900 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12200e940 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12200e980 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12200e9c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12200ea00 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000369e610 .functor BUFZ 1, v0x600002fc1050_0, C4<0>, C4<0>, C4<0>;
L_0x600003698d90 .functor OR 1, L_0x600002c8fca0, L_0x600002c8fe80, C4<0>, C4<0>;
L_0x600003698e00 .functor AND 1, L_0x600003698d20, L_0x600003698d90, C4<1>, C4<1>;
L_0x600003698e70 .functor BUFZ 1, v0x600002fc20a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003698ee0 .functor BUFZ 1, v0x600002fc1b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003699ab0 .functor AND 1, v0x600002fcd9e0_0, L_0x600002c8ae40, C4<1>, C4<1>;
L_0x600003699b20 .functor AND 1, L_0x600003699ab0, L_0x600002c8aee0, C4<1>, C4<1>;
v0x600002fc6fd0_0 .net *"_ivl_24", 19 0, L_0x600002c8f5c0;  1 drivers
L_0x118052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7060_0 .net *"_ivl_27", 3 0, L_0x118052530;  1 drivers
v0x600002fc70f0_0 .net *"_ivl_28", 19 0, L_0x600002c8f660;  1 drivers
L_0x118052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7180_0 .net *"_ivl_31", 14 0, L_0x118052578;  1 drivers
L_0x1180525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002fc7210_0 .net/2u *"_ivl_34", 2 0, L_0x1180525c0;  1 drivers
v0x600002fc72a0_0 .net *"_ivl_38", 19 0, L_0x600002c8f840;  1 drivers
L_0x118052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7330_0 .net *"_ivl_41", 3 0, L_0x118052608;  1 drivers
v0x600002fc73c0_0 .net *"_ivl_42", 19 0, L_0x600002c8f8e0;  1 drivers
L_0x118052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7450_0 .net *"_ivl_45", 3 0, L_0x118052650;  1 drivers
L_0x118052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fc74e0_0 .net/2u *"_ivl_48", 2 0, L_0x118052698;  1 drivers
v0x600002fc7570_0 .net *"_ivl_52", 19 0, L_0x600002c8fac0;  1 drivers
L_0x1180526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7600_0 .net *"_ivl_55", 3 0, L_0x1180526e0;  1 drivers
v0x600002fc7690_0 .net *"_ivl_56", 19 0, L_0x600002c8fb60;  1 drivers
L_0x118052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fc7720_0 .net *"_ivl_59", 3 0, L_0x118052728;  1 drivers
L_0x118052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002fc77b0_0 .net *"_ivl_63", 127 0, L_0x118052770;  1 drivers
v0x600002fc7840_0 .net *"_ivl_65", 127 0, L_0x600002c8fd40;  1 drivers
L_0x1180527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fc78d0_0 .net/2u *"_ivl_68", 2 0, L_0x1180527b8;  1 drivers
v0x600002fc7960_0 .net *"_ivl_70", 0 0, L_0x600002c8fca0;  1 drivers
L_0x118052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002fc79f0_0 .net/2u *"_ivl_72", 2 0, L_0x118052800;  1 drivers
v0x600002fc7a80_0 .net *"_ivl_74", 0 0, L_0x600002c8fe80;  1 drivers
v0x600002fc7b10_0 .net *"_ivl_77", 0 0, L_0x600003698d90;  1 drivers
v0x600002fc7ba0_0 .net *"_ivl_87", 0 0, L_0x600003699ab0;  1 drivers
v0x600002fc7c30_0 .net *"_ivl_89", 0 0, L_0x600002c8aee0;  1 drivers
v0x600002fc7cc0_0 .var "act_data_d", 31 0;
v0x600002fc7d50_0 .var "act_valid_d", 0 0;
v0x600002fc7de0_0 .var "act_valid_d2", 0 0;
v0x600002fc7e70_0 .net "axi_araddr", 39 0, L_0x600003699730;  alias, 1 drivers
v0x600002fc7f00_0 .net "axi_arlen", 7 0, L_0x6000036997a0;  alias, 1 drivers
v0x600002fc0000_0 .net "axi_arready", 0 0, v0x600002fccc60_0;  1 drivers
v0x600002fc0090_0 .net "axi_arvalid", 0 0, L_0x600003699880;  alias, 1 drivers
v0x600002fc0120_0 .net "axi_awaddr", 39 0, L_0x600003699490;  alias, 1 drivers
v0x600002fc01b0_0 .net "axi_awlen", 7 0, L_0x600003699500;  alias, 1 drivers
v0x600002fc0240_0 .net "axi_awready", 0 0, v0x600002fccea0_0;  1 drivers
v0x600002fc02d0_0 .net "axi_awvalid", 0 0, L_0x600003699570;  alias, 1 drivers
v0x600002fc0360_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x600002fc03f0_0 .net "axi_bresp", 1 0, v0x600002fcd050_0;  1 drivers
v0x600002fc0480_0 .net "axi_bvalid", 0 0, v0x600002fcd0e0_0;  1 drivers
v0x600002fc0510_0 .net "axi_rdata", 255 0, v0x600002fcd170_0;  1 drivers
v0x600002fc05a0_0 .net "axi_rlast", 0 0, v0x600002fcd200_0;  1 drivers
v0x600002fc0630_0 .net "axi_rready", 0 0, L_0x6000036998f0;  alias, 1 drivers
v0x600002fc06c0_0 .net "axi_rvalid", 0 0, v0x600002fcd320_0;  1 drivers
v0x600002fc0750_0 .net "axi_wdata", 255 0, L_0x6000036995e0;  alias, 1 drivers
v0x600002fc07e0_0 .net "axi_wlast", 0 0, L_0x600003699650;  alias, 1 drivers
v0x600002fc0870_0 .net "axi_wready", 0 0, v0x600002fcd4d0_0;  1 drivers
v0x600002fc0900_0 .net "axi_wvalid", 0 0, L_0x6000036996c0;  alias, 1 drivers
v0x600002fc0990_0 .net "clk", 0 0, v0x600002fcd5f0_0;  1 drivers
v0x600002fc0a20_0 .net "dma_lcp_done", 0 0, L_0x600003699260;  1 drivers
v0x600002fc0ab0_0 .net "dma_lcp_ready", 0 0, L_0x600002c89f40;  1 drivers
v0x600002fc0b40_0 .net "dma_sram_addr", 19 0, v0x600002fa5a70_0;  1 drivers
v0x600002fc0bd0_0 .net "dma_sram_rdata", 255 0, L_0x600003699a40;  1 drivers
v0x600002fc0c60_0 .net "dma_sram_re", 0 0, L_0x600003699420;  1 drivers
v0x600002fc0cf0_0 .net "dma_sram_ready", 0 0, L_0x600002c8ada0;  1 drivers
v0x600002fc0d80_0 .net "dma_sram_wdata", 255 0, L_0x600003699340;  1 drivers
v0x600002fc0e10_0 .net "dma_sram_we", 0 0, L_0x6000036993b0;  1 drivers
v0x600002fc0ea0_0 .net "global_sync_in", 0 0, v0x600002fcd680_0;  1 drivers
v0x600002fc0f30 .array "instr_mem", 4095 0, 127 0;
v0x600002fc0fc0_0 .var "instr_rdata_reg", 127 0;
v0x600002fc1050_0 .var "instr_valid_reg", 0 0;
v0x600002fc10e0_0 .net "lcp_dma_cmd", 127 0, v0x600002fa7570_0;  1 drivers
v0x600002fc1170_0 .net "lcp_dma_valid", 0 0, L_0x60000369d960;  1 drivers
v0x600002fc1200_0 .net "lcp_imem_addr", 19 0, L_0x60000369db90;  1 drivers
v0x600002fc1290_0 .net "lcp_imem_data", 127 0, v0x600002fc0fc0_0;  1 drivers
v0x600002fc1320_0 .net "lcp_imem_re", 0 0, L_0x60000369dc00;  1 drivers
v0x600002fc13b0_0 .net "lcp_imem_valid", 0 0, L_0x60000369e610;  1 drivers
v0x600002fc1440_0 .net "lcp_mxu_cmd", 127 0, v0x600002fa02d0_0;  1 drivers
v0x600002fc14d0_0 .net "lcp_mxu_valid", 0 0, L_0x60000369db20;  1 drivers
v0x600002fc1560_0 .net "lcp_vpu_cmd", 127 0, v0x600002fa0ea0_0;  1 drivers
v0x600002fc15f0_0 .net "lcp_vpu_valid", 0 0, L_0x60000369da40;  1 drivers
v0x600002fc1680_0 .net "mxu_a_addr", 19 0, L_0x600002c8f980;  1 drivers
v0x600002fc1710_0 .net "mxu_a_rdata", 255 0, L_0x600003699960;  1 drivers
v0x600002fc17a0_0 .net "mxu_a_re", 0 0, L_0x600002c8fa20;  1 drivers
v0x600002fc1830_0 .net "mxu_a_ready", 0 0, L_0x600002c8ac60;  1 drivers
v0x600002fc18c0_0 .net "mxu_cfg_k", 15 0, L_0x600002c81a40;  1 drivers
v0x600002fc1950_0 .net "mxu_cfg_m", 15 0, L_0x600002c81900;  1 drivers
v0x600002fc19e0_0 .net "mxu_cfg_n", 15 0, L_0x600002c819a0;  1 drivers
v0x600002fc1a70_0 .var "mxu_col_cnt", 4 0;
v0x600002fc1b00_0 .var "mxu_cycle_cnt", 15 0;
v0x600002fc1b90_0 .var "mxu_done_reg", 0 0;
v0x600002fc1c20_0 .net "mxu_dst_addr", 15 0, L_0x600002c81720;  1 drivers
v0x600002fc1cb0_0 .net "mxu_lcp_done", 0 0, L_0x600003698ee0;  1 drivers
v0x600002fc1d40_0 .net "mxu_lcp_ready", 0 0, L_0x600003698e70;  1 drivers
v0x600002fc1dd0_0 .net "mxu_o_addr", 19 0, L_0x600002c8fc00;  1 drivers
v0x600002fc1e60_0 .net "mxu_o_ready", 0 0, L_0x600002c8ad00;  1 drivers
v0x600002fc1ef0_0 .net "mxu_o_wdata", 255 0, L_0x600002c8fde0;  1 drivers
v0x600002fc1f80_0 .net "mxu_o_we", 0 0, L_0x600003698e00;  1 drivers
v0x600002fc2010_0 .var "mxu_out_cnt", 15 0;
v0x600002fc20a0_0 .var "mxu_ready_reg", 0 0;
v0x600002fc2130_0 .net "mxu_src0_addr", 15 0, L_0x600002c817c0;  1 drivers
v0x600002fc21c0_0 .net "mxu_src1_addr", 15 0, L_0x600002c81860;  1 drivers
v0x600002fc2250_0 .var "mxu_start_array", 0 0;
v0x600002fc22e0_0 .var "mxu_start_array_d", 0 0;
v0x600002fc2370_0 .var "mxu_state", 2 0;
v0x600002fc2400_0 .net "mxu_subop", 7 0, L_0x600002c81680;  1 drivers
v0x600002fc2490_0 .net "mxu_w_addr", 19 0, L_0x600002c8f700;  1 drivers
v0x600002fc2520_0 .net "mxu_w_rdata", 255 0, v0x600002fc45a0_0;  1 drivers
v0x600002fc25b0_0 .net "mxu_w_re", 0 0, L_0x600002c8f7a0;  1 drivers
v0x600002fc2640_0 .net "mxu_w_ready", 0 0, L_0x600002c8ab20;  1 drivers
v0x600002fc26d0_0 .net "noc_data_write", 0 0, L_0x600003699b20;  1 drivers
v0x600002fc2760_0 .net "noc_rx_addr", 19 0, v0x600002fcd7a0_0;  1 drivers
v0x600002fc27f0_0 .net "noc_rx_data", 255 0, v0x600002fcd830_0;  1 drivers
v0x600002fc2880_0 .net "noc_rx_is_instr", 0 0, v0x600002fcd8c0_0;  1 drivers
v0x600002fc2910_0 .net "noc_rx_ready", 0 0, L_0x600002c8ae40;  alias, 1 drivers
v0x600002fc29a0_0 .net "noc_rx_valid", 0 0, v0x600002fcd9e0_0;  1 drivers
v0x600002fc2a30_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  alias, 1 drivers
v0x600002fc2ac0_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  alias, 1 drivers
v0x600002fc2b50_0 .net "noc_tx_ready", 0 0, v0x600002fcdb90_0;  1 drivers
v0x600002fc2be0_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  alias, 1 drivers
v0x600002fc2c70_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  1 drivers
v0x600002fc2d00_0 .net "sync_grant", 0 0, v0x600002fcdf80_0;  1 drivers
v0x600002fc2d90_0 .net "sync_request", 0 0, L_0x60000369d6c0;  alias, 1 drivers
v0x600002fc2e20_0 .net "systolic_busy", 0 0, L_0x600003698c40;  1 drivers
v0x600002fc2eb0_0 .net "systolic_done", 0 0, L_0x600002c8f0c0;  1 drivers
v0x600002fc2f40_0 .net "systolic_result", 127 0, L_0x600002c8ec60;  1 drivers
v0x600002fc2fd0_0 .net "systolic_result_valid", 0 0, L_0x600003698d20;  1 drivers
v0x600002fc3060_0 .net "tpc_busy", 0 0, L_0x60000369d880;  alias, 1 drivers
v0x600002fc30f0_0 .net "tpc_done", 0 0, L_0x60000369d730;  alias, 1 drivers
v0x600002fc3180_0 .net "tpc_error", 0 0, L_0x60000369d650;  alias, 1 drivers
v0x600002fc3210_0 .net "tpc_start", 0 0, v0x600002fce370_0;  1 drivers
v0x600002fc32a0_0 .net "tpc_start_pc", 19 0, v0x600002fce400_0;  1 drivers
v0x600002fc3330_0 .net "vpu_lcp_done", 0 0, L_0x600003699030;  1 drivers
v0x600002fc33c0_0 .net "vpu_lcp_ready", 0 0, L_0x600002c89a40;  1 drivers
v0x600002fc3450_0 .net "vpu_sram_addr", 19 0, v0x600002fc6370_0;  1 drivers
v0x600002fc34e0_0 .net "vpu_sram_rdata", 255 0, L_0x6000036999d0;  1 drivers
v0x600002fc3570_0 .net "vpu_sram_re", 0 0, L_0x6000036991f0;  1 drivers
v0x600002fc3600_0 .net "vpu_sram_ready", 0 0, L_0x600002c8abc0;  1 drivers
v0x600002fc3690_0 .net "vpu_sram_wdata", 255 0, L_0x600003699110;  1 drivers
v0x600002fc3720_0 .net "vpu_sram_we", 0 0, L_0x600003699180;  1 drivers
v0x600002fc37b0_0 .var "weight_load_col_d", 1 0;
v0x600002fc3840_0 .var "weight_load_en_d", 0 0;
L_0x600002c81680 .part v0x600002fa02d0_0, 112, 8;
L_0x600002c81720 .part v0x600002fa02d0_0, 96, 16;
L_0x600002c817c0 .part v0x600002fa02d0_0, 80, 16;
L_0x600002c81860 .part v0x600002fa02d0_0, 64, 16;
L_0x600002c81900 .part v0x600002fa02d0_0, 48, 16;
L_0x600002c819a0 .part v0x600002fa02d0_0, 32, 16;
L_0x600002c81a40 .part v0x600002fa02d0_0, 16, 16;
L_0x600002c8f520 .part v0x600002fc45a0_0, 0, 32;
L_0x600002c8f5c0 .concat [ 16 4 0 0], L_0x600002c81860, L_0x118052530;
L_0x600002c8f660 .concat [ 5 15 0 0], v0x600002fc1a70_0, L_0x118052578;
L_0x600002c8f700 .arith/sum 20, L_0x600002c8f5c0, L_0x600002c8f660;
L_0x600002c8f7a0 .cmp/eq 3, v0x600002fc2370_0, L_0x1180525c0;
L_0x600002c8f840 .concat [ 16 4 0 0], L_0x600002c817c0, L_0x118052608;
L_0x600002c8f8e0 .concat [ 16 4 0 0], v0x600002fc1b00_0, L_0x118052650;
L_0x600002c8f980 .arith/sum 20, L_0x600002c8f840, L_0x600002c8f8e0;
L_0x600002c8fa20 .cmp/eq 3, v0x600002fc2370_0, L_0x118052698;
L_0x600002c8fac0 .concat [ 16 4 0 0], L_0x600002c81720, L_0x1180526e0;
L_0x600002c8fb60 .concat [ 16 4 0 0], v0x600002fc2010_0, L_0x118052728;
L_0x600002c8fc00 .arith/sum 20, L_0x600002c8fac0, L_0x600002c8fb60;
L_0x600002c8fd40 .part L_0x600002c8ec60, 0, 128;
L_0x600002c8fde0 .concat [ 128 128 0 0], L_0x600002c8fd40, L_0x118052770;
L_0x600002c8fca0 .cmp/eq 3, v0x600002fc2370_0, L_0x1180527b8;
L_0x600002c8fe80 .cmp/eq 3, v0x600002fc2370_0, L_0x118052800;
L_0x600002c8ae40 .reduce/nor L_0x60000369d880;
L_0x600002c8aee0 .reduce/nor v0x600002fcd8c0_0;
S_0x12177f370 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1217594e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12201b800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12201b840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12201b880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12201b8c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12201b900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12201b940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12201b980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12201b9c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12201ba00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12201ba40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12201ba80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12201bac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12201bb00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12201bb40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12201bb80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12201bbc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12201bc00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12201bc40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12201bc80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12201bcc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12201bd00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003699260 .functor BUFZ 1, v0x600002fa5170_0, C4<0>, C4<0>, C4<0>;
L_0x600003699340 .functor BUFZ 256, v0x600002fa5dd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036993b0 .functor BUFZ 1, v0x600002fa5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x600003699420 .functor BUFZ 1, v0x600002fa5c20_0, C4<0>, C4<0>, C4<0>;
L_0x600003699490 .functor BUFZ 40, v0x600002fa4000_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003699500 .functor BUFZ 8, v0x600002fa4120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003699570 .functor BUFZ 1, v0x600002fa42d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036995e0 .functor BUFZ 256, v0x600002fa4870_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003699650 .functor BUFZ 1, v0x600002fa4990_0, C4<0>, C4<0>, C4<0>;
L_0x6000036996c0 .functor BUFZ 1, v0x600002fa4b40_0, C4<0>, C4<0>, C4<0>;
L_0x600003699730 .functor BUFZ 40, v0x600002f9bcc0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000036997a0 .functor BUFZ 8, v0x600002f9bde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003699880 .functor BUFZ 1, v0x600002f9d290_0, C4<0>, C4<0>, C4<0>;
L_0x6000036998f0 .functor BUFZ 1, v0x600002fa46c0_0, C4<0>, C4<0>, C4<0>;
L_0x118052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002f9bba0_0 .net/2u *"_ivl_14", 3 0, L_0x118052920;  1 drivers
v0x600002f9bc30_0 .net "axi_araddr", 39 0, L_0x600003699730;  alias, 1 drivers
v0x600002f9bcc0_0 .var "axi_araddr_reg", 39 0;
v0x600002f9bd50_0 .net "axi_arlen", 7 0, L_0x6000036997a0;  alias, 1 drivers
v0x600002f9bde0_0 .var "axi_arlen_reg", 7 0;
v0x600002f9be70_0 .net "axi_arready", 0 0, v0x600002fccc60_0;  alias, 1 drivers
v0x600002f9bf00_0 .net "axi_arvalid", 0 0, L_0x600003699880;  alias, 1 drivers
v0x600002f9d290_0 .var "axi_arvalid_reg", 0 0;
v0x600002f9d200_0 .net "axi_awaddr", 39 0, L_0x600003699490;  alias, 1 drivers
v0x600002fa4000_0 .var "axi_awaddr_reg", 39 0;
v0x600002fa4090_0 .net "axi_awlen", 7 0, L_0x600003699500;  alias, 1 drivers
v0x600002fa4120_0 .var "axi_awlen_reg", 7 0;
v0x600002fa41b0_0 .net "axi_awready", 0 0, v0x600002fccea0_0;  alias, 1 drivers
v0x600002fa4240_0 .net "axi_awvalid", 0 0, L_0x600003699570;  alias, 1 drivers
v0x600002fa42d0_0 .var "axi_awvalid_reg", 0 0;
v0x600002fa4360_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x600002fa43f0_0 .net "axi_bresp", 1 0, v0x600002fcd050_0;  alias, 1 drivers
v0x600002fa4480_0 .net "axi_bvalid", 0 0, v0x600002fcd0e0_0;  alias, 1 drivers
v0x600002fa4510_0 .net "axi_rdata", 255 0, v0x600002fcd170_0;  alias, 1 drivers
v0x600002fa45a0_0 .net "axi_rlast", 0 0, v0x600002fcd200_0;  alias, 1 drivers
v0x600002fa4630_0 .net "axi_rready", 0 0, L_0x6000036998f0;  alias, 1 drivers
v0x600002fa46c0_0 .var "axi_rready_reg", 0 0;
v0x600002fa4750_0 .net "axi_rvalid", 0 0, v0x600002fcd320_0;  alias, 1 drivers
v0x600002fa47e0_0 .net "axi_wdata", 255 0, L_0x6000036995e0;  alias, 1 drivers
v0x600002fa4870_0 .var "axi_wdata_reg", 255 0;
v0x600002fa4900_0 .net "axi_wlast", 0 0, L_0x600003699650;  alias, 1 drivers
v0x600002fa4990_0 .var "axi_wlast_reg", 0 0;
v0x600002fa4a20_0 .net "axi_wready", 0 0, v0x600002fcd4d0_0;  alias, 1 drivers
v0x600002fa4ab0_0 .net "axi_wvalid", 0 0, L_0x6000036996c0;  alias, 1 drivers
v0x600002fa4b40_0 .var "axi_wvalid_reg", 0 0;
v0x600002fa4bd0_0 .net "cfg_cols", 11 0, L_0x600002c89d60;  1 drivers
v0x600002fa4c60_0 .net "cfg_rows", 11 0, L_0x600002c89cc0;  1 drivers
v0x600002fa4cf0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fa4d80_0 .net "cmd", 127 0, v0x600002fa7570_0;  alias, 1 drivers
v0x600002fa4e10_0 .net "cmd_done", 0 0, L_0x600003699260;  alias, 1 drivers
v0x600002fa4ea0_0 .net "cmd_ready", 0 0, L_0x600002c89f40;  alias, 1 drivers
v0x600002fa4f30_0 .net "cmd_valid", 0 0, L_0x60000369d960;  alias, 1 drivers
v0x600002fa4fc0_0 .var "col_count", 11 0;
v0x600002fa5050_0 .var "cols_cfg", 11 0;
v0x600002fa50e0_0 .var "data_buf", 255 0;
v0x600002fa5170_0 .var "done_reg", 0 0;
v0x600002fa5200_0 .net "ext_addr", 39 0, L_0x600002c89b80;  1 drivers
v0x600002fa5290_0 .var "ext_base", 39 0;
v0x600002fa5320_0 .var "ext_ptr", 39 0;
v0x600002fa53b0_0 .net "ext_stride", 11 0, L_0x600002c89e00;  1 drivers
v0x600002fa5440_0 .var "ext_stride_cfg", 11 0;
v0x600002fa54d0_0 .net "int_addr", 19 0, L_0x600002c89c20;  1 drivers
v0x600002fa5560_0 .var "int_base", 19 0;
v0x600002fa55f0_0 .var "int_ptr", 19 0;
v0x600002fa5680_0 .net "int_stride", 11 0, L_0x600002c89ea0;  1 drivers
v0x600002fa5710_0 .var "int_stride_cfg", 11 0;
v0x600002fa57a0_0 .var "op_type", 7 0;
v0x600002fa5830_0 .var "row_count", 11 0;
v0x600002fa58c0_0 .var "rows_cfg", 11 0;
v0x600002fa5950_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fa59e0_0 .net "sram_addr", 19 0, v0x600002fa5a70_0;  alias, 1 drivers
v0x600002fa5a70_0 .var "sram_addr_reg", 19 0;
v0x600002fa5b00_0 .net "sram_rdata", 255 0, L_0x600003699a40;  alias, 1 drivers
v0x600002fa5b90_0 .net "sram_re", 0 0, L_0x600003699420;  alias, 1 drivers
v0x600002fa5c20_0 .var "sram_re_reg", 0 0;
v0x600002fa5cb0_0 .net "sram_ready", 0 0, L_0x600002c8ada0;  alias, 1 drivers
v0x600002fa5d40_0 .net "sram_wdata", 255 0, L_0x600003699340;  alias, 1 drivers
v0x600002fa5dd0_0 .var "sram_wdata_reg", 255 0;
v0x600002fa5e60_0 .net "sram_we", 0 0, L_0x6000036993b0;  alias, 1 drivers
v0x600002fa5ef0_0 .var "sram_we_reg", 0 0;
v0x600002fa5f80_0 .var "state", 3 0;
v0x600002fa6010_0 .net "subop", 7 0, L_0x600002c89ae0;  1 drivers
E_0x6000008eae00/0 .event negedge, v0x600002fa5950_0;
E_0x6000008eae00/1 .event posedge, v0x600002fa4cf0_0;
E_0x6000008eae00 .event/or E_0x6000008eae00/0, E_0x6000008eae00/1;
L_0x600002c89ae0 .part v0x600002fa7570_0, 112, 8;
L_0x600002c89b80 .part v0x600002fa7570_0, 72, 40;
L_0x600002c89c20 .part v0x600002fa7570_0, 52, 20;
L_0x600002c89cc0 .part v0x600002fa7570_0, 40, 12;
L_0x600002c89d60 .part v0x600002fa7570_0, 28, 12;
L_0x600002c89e00 .part v0x600002fa7570_0, 16, 12;
L_0x600002c89ea0 .part v0x600002fa7570_0, 4, 12;
L_0x600002c89f40 .cmp/eq 4, v0x600002fa5f80_0, L_0x118052920;
S_0x12177cd20 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1217594e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x122020c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x122020c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x122020c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x122020cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x122020d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x122020d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x122020d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x122020dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x122020e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x122020e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x122020e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x122020ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x122020f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x122020f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x122020f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x122020fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x122021000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x122021040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x122021080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1220210c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x122021100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x122021140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x122021180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1220211c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x122021200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x122021240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x122021280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000369e680 .functor AND 1, L_0x600002c80140, L_0x600002c80320, C4<1>, C4<1>;
L_0x60000369ddc0 .functor AND 1, L_0x60000369e680, L_0x600002c80000, C4<1>, C4<1>;
L_0x60000369db90 .functor BUFZ 20, v0x600002fa7ba0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000369dc00 .functor BUFZ 1, v0x600002fa7d50_0, C4<0>, C4<0>, C4<0>;
L_0x60000369db20 .functor BUFZ 1, v0x600002fa0510_0, C4<0>, C4<0>, C4<0>;
L_0x60000369da40 .functor BUFZ 1, v0x600002fa10e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000369d960 .functor BUFZ 1, v0x600002fa77b0_0, C4<0>, C4<0>, C4<0>;
L_0x60000369d810 .functor AND 1, L_0x600002c81400, L_0x600002c814a0, C4<1>, C4<1>;
L_0x60000369d880 .functor AND 1, L_0x60000369d810, L_0x600002c81540, C4<1>, C4<1>;
L_0x60000369d730 .functor BUFZ 1, v0x600002fa78d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000369d650 .functor BUFZ 1, v0x600002fa79f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000369d6c0 .functor BUFZ 1, v0x600002fa0cf0_0, C4<0>, C4<0>, C4<0>;
L_0x118050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6130_0 .net *"_ivl_11", 23 0, L_0x118050010;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa61c0_0 .net/2u *"_ivl_12", 31 0, L_0x118050058;  1 drivers
v0x600002fa6250_0 .net *"_ivl_14", 0 0, L_0x600002c80140;  1 drivers
v0x600002fa62e0_0 .net *"_ivl_16", 31 0, L_0x600002c801e0;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6370_0 .net *"_ivl_19", 23 0, L_0x1180500a0;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6400_0 .net/2u *"_ivl_20", 31 0, L_0x1180500e8;  1 drivers
v0x600002fa6490_0 .net *"_ivl_22", 0 0, L_0x600002c80320;  1 drivers
v0x600002fa6520_0 .net *"_ivl_25", 0 0, L_0x60000369e680;  1 drivers
v0x600002fa65b0_0 .net *"_ivl_26", 31 0, L_0x600002c80500;  1 drivers
L_0x118050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6640_0 .net *"_ivl_29", 23 0, L_0x118050130;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa66d0_0 .net/2u *"_ivl_30", 31 0, L_0x118050178;  1 drivers
v0x600002fa6760_0 .net *"_ivl_32", 0 0, L_0x600002c80000;  1 drivers
v0x600002fa67f0_0 .net *"_ivl_36", 31 0, L_0x600002c803c0;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6880_0 .net *"_ivl_39", 23 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6910_0 .net/2u *"_ivl_40", 31 0, L_0x118050208;  1 drivers
v0x600002fa69a0_0 .net *"_ivl_44", 31 0, L_0x600002c80be0;  1 drivers
L_0x118050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6a30_0 .net *"_ivl_47", 23 0, L_0x118050250;  1 drivers
L_0x118050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6ac0_0 .net/2u *"_ivl_48", 31 0, L_0x118050298;  1 drivers
v0x600002fa6b50_0 .net *"_ivl_52", 31 0, L_0x600002c80aa0;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6be0_0 .net *"_ivl_55", 23 0, L_0x1180502e0;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6c70_0 .net/2u *"_ivl_56", 31 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6d00_0 .net/2u *"_ivl_76", 3 0, L_0x118050370;  1 drivers
v0x600002fa6d90_0 .net *"_ivl_78", 0 0, L_0x600002c81400;  1 drivers
v0x600002fa6e20_0 .net *"_ivl_8", 31 0, L_0x600002c812c0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002fa6eb0_0 .net/2u *"_ivl_80", 3 0, L_0x1180503b8;  1 drivers
v0x600002fa6f40_0 .net *"_ivl_82", 0 0, L_0x600002c814a0;  1 drivers
v0x600002fa6fd0_0 .net *"_ivl_85", 0 0, L_0x60000369d810;  1 drivers
L_0x118050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002fa7060_0 .net/2u *"_ivl_86", 3 0, L_0x118050400;  1 drivers
v0x600002fa70f0_0 .net *"_ivl_88", 0 0, L_0x600002c81540;  1 drivers
v0x600002fa7180_0 .net "all_done", 0 0, L_0x60000369ddc0;  1 drivers
v0x600002fa7210_0 .net "busy", 0 0, L_0x60000369d880;  alias, 1 drivers
v0x600002fa72a0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fa7330_0 .var "decoded_opcode", 7 0;
v0x600002fa73c0_0 .var "decoded_subop", 7 0;
v0x600002fa7450_0 .net "dma_clear", 0 0, L_0x600002c81360;  1 drivers
v0x600002fa74e0_0 .net "dma_cmd", 127 0, v0x600002fa7570_0;  alias, 1 drivers
v0x600002fa7570_0 .var "dma_cmd_reg", 127 0;
v0x600002fa7600_0 .net "dma_done", 0 0, L_0x600003699260;  alias, 1 drivers
v0x600002fa7690_0 .net "dma_ready", 0 0, L_0x600002c89f40;  alias, 1 drivers
v0x600002fa7720_0 .net "dma_valid", 0 0, L_0x60000369d960;  alias, 1 drivers
v0x600002fa77b0_0 .var "dma_valid_reg", 0 0;
v0x600002fa7840_0 .net "done", 0 0, L_0x60000369d730;  alias, 1 drivers
v0x600002fa78d0_0 .var "done_reg", 0 0;
v0x600002fa7960_0 .net "error", 0 0, L_0x60000369d650;  alias, 1 drivers
v0x600002fa79f0_0 .var "error_reg", 0 0;
v0x600002fa7a80_0 .net "global_sync_in", 0 0, v0x600002fcd680_0;  alias, 1 drivers
v0x600002fa7b10_0 .net "imem_addr", 19 0, L_0x60000369db90;  alias, 1 drivers
v0x600002fa7ba0_0 .var "imem_addr_reg", 19 0;
v0x600002fa7c30_0 .net "imem_data", 127 0, v0x600002fc0fc0_0;  alias, 1 drivers
v0x600002fa7cc0_0 .net "imem_re", 0 0, L_0x60000369dc00;  alias, 1 drivers
v0x600002fa7d50_0 .var "imem_re_reg", 0 0;
v0x600002fa7de0_0 .net "imem_valid", 0 0, L_0x60000369e610;  alias, 1 drivers
v0x600002fa7e70_0 .var "instr_reg", 127 0;
v0x600002fa7f00_0 .net "loop_count", 15 0, L_0x600002c81180;  1 drivers
v0x600002fa0000 .array "loop_counter", 3 0, 15 0;
v0x600002fa0090_0 .var "loop_sp", 1 0;
v0x600002fa0120 .array "loop_start_addr", 3 0, 19 0;
v0x600002fa01b0_0 .net "mxu_clear", 0 0, L_0x600002c80dc0;  1 drivers
v0x600002fa0240_0 .net "mxu_cmd", 127 0, v0x600002fa02d0_0;  alias, 1 drivers
v0x600002fa02d0_0 .var "mxu_cmd_reg", 127 0;
v0x600002fa0360_0 .net "mxu_done", 0 0, L_0x600003698ee0;  alias, 1 drivers
v0x600002fa03f0_0 .net "mxu_ready", 0 0, L_0x600003698e70;  alias, 1 drivers
v0x600002fa0480_0 .net "mxu_valid", 0 0, L_0x60000369db20;  alias, 1 drivers
v0x600002fa0510_0 .var "mxu_valid_reg", 0 0;
v0x600002fa05a0_0 .net "opcode", 7 0, L_0x600002c81040;  1 drivers
v0x600002fa0630_0 .var "pc", 19 0;
v0x600002fa06c0_0 .var "pending_dma", 7 0;
v0x600002fa0750_0 .var "pending_mxu", 7 0;
v0x600002fa07e0_0 .var "pending_vpu", 7 0;
v0x600002fa0870_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fa0900_0 .net "start", 0 0, v0x600002fce370_0;  alias, 1 drivers
v0x600002fa0990_0 .net "start_pc", 19 0, v0x600002fce400_0;  alias, 1 drivers
v0x600002fa0a20_0 .var "state", 3 0;
v0x600002fa0ab0_0 .net "subop", 7 0, L_0x600002c810e0;  1 drivers
v0x600002fa0b40_0 .net "sync_grant", 0 0, v0x600002fcdf80_0;  alias, 1 drivers
v0x600002fa0bd0_0 .net "sync_mask", 7 0, L_0x600002c81220;  1 drivers
v0x600002fa0c60_0 .net "sync_request", 0 0, L_0x60000369d6c0;  alias, 1 drivers
v0x600002fa0cf0_0 .var "sync_request_reg", 0 0;
v0x600002fa0d80_0 .net "vpu_clear", 0 0, L_0x600002c80b40;  1 drivers
v0x600002fa0e10_0 .net "vpu_cmd", 127 0, v0x600002fa0ea0_0;  alias, 1 drivers
v0x600002fa0ea0_0 .var "vpu_cmd_reg", 127 0;
v0x600002fa0f30_0 .net "vpu_done", 0 0, L_0x600003699030;  alias, 1 drivers
v0x600002fa0fc0_0 .net "vpu_ready", 0 0, L_0x600002c89a40;  alias, 1 drivers
v0x600002fa1050_0 .net "vpu_valid", 0 0, L_0x60000369da40;  alias, 1 drivers
v0x600002fa10e0_0 .var "vpu_valid_reg", 0 0;
L_0x600002c81040 .part v0x600002fc0fc0_0, 120, 8;
L_0x600002c810e0 .part v0x600002fc0fc0_0, 112, 8;
L_0x600002c81180 .part v0x600002fc0fc0_0, 32, 16;
L_0x600002c81220 .part v0x600002fc0fc0_0, 104, 8;
L_0x600002c812c0 .concat [ 8 24 0 0], v0x600002fa0750_0, L_0x118050010;
L_0x600002c80140 .cmp/eq 32, L_0x600002c812c0, L_0x118050058;
L_0x600002c801e0 .concat [ 8 24 0 0], v0x600002fa07e0_0, L_0x1180500a0;
L_0x600002c80320 .cmp/eq 32, L_0x600002c801e0, L_0x1180500e8;
L_0x600002c80500 .concat [ 8 24 0 0], v0x600002fa06c0_0, L_0x118050130;
L_0x600002c80000 .cmp/eq 32, L_0x600002c80500, L_0x118050178;
L_0x600002c803c0 .concat [ 8 24 0 0], v0x600002fa0750_0, L_0x1180501c0;
L_0x600002c80dc0 .cmp/eq 32, L_0x600002c803c0, L_0x118050208;
L_0x600002c80be0 .concat [ 8 24 0 0], v0x600002fa07e0_0, L_0x118050250;
L_0x600002c80b40 .cmp/eq 32, L_0x600002c80be0, L_0x118050298;
L_0x600002c80aa0 .concat [ 8 24 0 0], v0x600002fa06c0_0, L_0x1180502e0;
L_0x600002c81360 .cmp/eq 32, L_0x600002c80aa0, L_0x118050328;
L_0x600002c81400 .cmp/ne 4, v0x600002fa0a20_0, L_0x118050370;
L_0x600002c814a0 .cmp/ne 4, v0x600002fa0a20_0, L_0x1180503b8;
L_0x600002c81540 .cmp/ne 4, v0x600002fa0a20_0, L_0x118050400;
S_0x12177a6d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12177cd20;
 .timescale 0 0;
v0x600002fa60a0_0 .var/i "i", 31 0;
S_0x121778080 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1217594e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x121775a30 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x121775a70 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x121775ab0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x121775af0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x121775b30 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x121775b70 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x121775bb0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x121775bf0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003698a10 .functor OR 1, L_0x600002c8ed00, L_0x600002c8eda0, C4<0>, C4<0>;
L_0x600003698a80 .functor AND 1, L_0x600002c8ee40, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x600003698af0 .functor AND 1, L_0x600003698a80, L_0x600002c8eee0, C4<1>, C4<1>;
L_0x600003698b60 .functor OR 1, L_0x600003698a10, L_0x600003698af0, C4<0>, C4<0>;
L_0x600003698bd0 .functor BUFZ 1, L_0x600003698b60, C4<0>, C4<0>, C4<0>;
L_0x600003698c40 .functor AND 1, L_0x600002c8ef80, L_0x600002c8f020, C4<1>, C4<1>;
L_0x600003698cb0 .functor AND 1, L_0x600002c8f200, L_0x600002c8f2a0, C4<1>, C4<1>;
L_0x600003698d20 .functor AND 1, L_0x600003698cb0, L_0x600002c8f480, C4<1>, C4<1>;
v0x600002fbf960_0 .net *"_ivl_101", 0 0, L_0x600002c8f480;  1 drivers
L_0x118052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fbf9f0_0 .net/2u *"_ivl_37", 2 0, L_0x118052188;  1 drivers
v0x600002fbfa80_0 .net *"_ivl_39", 0 0, L_0x600002c8ed00;  1 drivers
L_0x1180521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002fbfb10_0 .net/2u *"_ivl_41", 2 0, L_0x1180521d0;  1 drivers
v0x600002fbfba0_0 .net *"_ivl_43", 0 0, L_0x600002c8eda0;  1 drivers
v0x600002fbfc30_0 .net *"_ivl_46", 0 0, L_0x600003698a10;  1 drivers
L_0x118052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fbfcc0_0 .net/2u *"_ivl_47", 2 0, L_0x118052218;  1 drivers
v0x600002fbfd50_0 .net *"_ivl_49", 0 0, L_0x600002c8ee40;  1 drivers
v0x600002fbfde0_0 .net *"_ivl_52", 0 0, L_0x600003698a80;  1 drivers
v0x600002fbfe70_0 .net *"_ivl_54", 0 0, L_0x600002c8eee0;  1 drivers
v0x600002fbff00_0 .net *"_ivl_56", 0 0, L_0x600003698af0;  1 drivers
L_0x118052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb8000_0 .net/2u *"_ivl_61", 2 0, L_0x118052260;  1 drivers
v0x600002fb8090_0 .net *"_ivl_63", 0 0, L_0x600002c8ef80;  1 drivers
L_0x1180522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002fb8120_0 .net/2u *"_ivl_65", 2 0, L_0x1180522a8;  1 drivers
v0x600002fb81b0_0 .net *"_ivl_67", 0 0, L_0x600002c8f020;  1 drivers
L_0x1180522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002fb8240_0 .net/2u *"_ivl_71", 2 0, L_0x1180522f0;  1 drivers
L_0x118052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb82d0_0 .net/2u *"_ivl_75", 2 0, L_0x118052338;  1 drivers
L_0x1180523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002fb8360_0 .net/2u *"_ivl_81", 2 0, L_0x1180523c8;  1 drivers
v0x600002fb83f0_0 .net *"_ivl_83", 0 0, L_0x600002c8f200;  1 drivers
v0x600002fb8480_0 .net *"_ivl_85", 0 0, L_0x600002c8f2a0;  1 drivers
v0x600002fb8510_0 .net *"_ivl_88", 0 0, L_0x600003698cb0;  1 drivers
v0x600002fb85a0_0 .net *"_ivl_89", 31 0, L_0x600002c8f340;  1 drivers
L_0x118052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb8630_0 .net *"_ivl_92", 15 0, L_0x118052410;  1 drivers
L_0x118052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002fb86c0_0 .net *"_ivl_93", 31 0, L_0x118052a88;  1 drivers
L_0x118052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002fb8750_0 .net/2u *"_ivl_97", 31 0, L_0x118052458;  1 drivers
v0x600002fb87e0_0 .net *"_ivl_99", 31 0, L_0x600002c8f3e0;  1 drivers
v0x600002fb8870_0 .net "act_data", 31 0, v0x600002fc7cc0_0;  1 drivers
v0x600002fb8900 .array "act_h", 19 0;
v0x600002fb8900_0 .net v0x600002fb8900 0, 7 0, L_0x60000369d500; 1 drivers
v0x600002fb8900_1 .net v0x600002fb8900 1, 7 0, v0x600002fa2250_0; 1 drivers
v0x600002fb8900_2 .net v0x600002fb8900 2, 7 0, v0x600002fa37b0_0; 1 drivers
v0x600002fb8900_3 .net v0x600002fb8900 3, 7 0, v0x600002facd80_0; 1 drivers
v0x600002fb8900_4 .net v0x600002fb8900 4, 7 0, v0x600002fae2e0_0; 1 drivers
v0x600002fb8900_5 .net v0x600002fb8900 5, 7 0, L_0x60000369d3b0; 1 drivers
v0x600002fb8900_6 .net v0x600002fb8900 6, 7 0, v0x600002faf840_0; 1 drivers
v0x600002fb8900_7 .net v0x600002fb8900 7, 7 0, v0x600002fa8e10_0; 1 drivers
v0x600002fb8900_8 .net v0x600002fb8900 8, 7 0, v0x600002faa370_0; 1 drivers
v0x600002fb8900_9 .net v0x600002fb8900 9, 7 0, v0x600002fab8d0_0; 1 drivers
v0x600002fb8900_10 .net v0x600002fb8900 10, 7 0, L_0x60000369d420; 1 drivers
v0x600002fb8900_11 .net v0x600002fb8900 11, 7 0, v0x600002fb4ea0_0; 1 drivers
v0x600002fb8900_12 .net v0x600002fb8900 12, 7 0, v0x600002fb6400_0; 1 drivers
v0x600002fb8900_13 .net v0x600002fb8900 13, 7 0, v0x600002fb7960_0; 1 drivers
v0x600002fb8900_14 .net v0x600002fb8900 14, 7 0, v0x600002fb0f30_0; 1 drivers
v0x600002fb8900_15 .net v0x600002fb8900 15, 7 0, L_0x60000369d2d0; 1 drivers
v0x600002fb8900_16 .net v0x600002fb8900 16, 7 0, v0x600002fb2490_0; 1 drivers
v0x600002fb8900_17 .net v0x600002fb8900 17, 7 0, v0x600002fb39f0_0; 1 drivers
v0x600002fb8900_18 .net v0x600002fb8900 18, 7 0, v0x600002fbcfc0_0; 1 drivers
v0x600002fb8900_19 .net v0x600002fb8900 19, 7 0, v0x600002fbe520_0; 1 drivers
v0x600002fb8990_0 .net "act_ready", 0 0, L_0x600002c8f160;  1 drivers
v0x600002fb8a20_0 .net "act_valid", 0 0, v0x600002fc7de0_0;  1 drivers
v0x600002fb8ab0_0 .net "busy", 0 0, L_0x600003698c40;  alias, 1 drivers
v0x600002fb8b40_0 .net "cfg_k_tiles", 15 0, L_0x600002c81a40;  alias, 1 drivers
L_0x1180524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002fb8bd0_0 .net "clear_acc", 0 0, L_0x1180524a0;  1 drivers
v0x600002fb8c60_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb8cf0_0 .var "cycle_count", 15 0;
v0x600002fb8d80_0 .var "cycle_count_next", 15 0;
v0x600002fa1170_5 .array/port v0x600002fa1170, 5;
v0x600002fb8e10 .array "deskew_output", 3 0;
v0x600002fb8e10_0 .net v0x600002fb8e10 0, 31 0, v0x600002fa1170_5; 1 drivers
v0x600002fa1290_3 .array/port v0x600002fa1290, 3;
v0x600002fb8e10_1 .net v0x600002fb8e10 1, 31 0, v0x600002fa1290_3; 1 drivers
v0x600002fa13b0_1 .array/port v0x600002fa13b0, 1;
v0x600002fb8e10_2 .net v0x600002fb8e10 2, 31 0, v0x600002fa13b0_1; 1 drivers
v0x600002fb8e10_3 .net v0x600002fb8e10 3, 31 0, L_0x6000036987e0; 1 drivers
v0x600002fb8ea0_0 .net "done", 0 0, L_0x600002c8f0c0;  alias, 1 drivers
L_0x118052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002fb8f30_0 .net "drain_delay", 15 0, L_0x118052380;  1 drivers
v0x600002fb8fc0_0 .net "pe_enable", 0 0, L_0x600003698b60;  1 drivers
v0x600002fb9050 .array "psum_bottom", 3 0;
v0x600002fb9050_0 .net v0x600002fb9050 0, 31 0, L_0x6000036984d0; 1 drivers
v0x600002fb9050_1 .net v0x600002fb9050 1, 31 0, L_0x6000036985b0; 1 drivers
v0x600002fb9050_2 .net v0x600002fb9050 2, 31 0, L_0x600003698690; 1 drivers
v0x600002fb9050_3 .net v0x600002fb9050 3, 31 0, L_0x600003698770; 1 drivers
L_0x118050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb90e0 .array "psum_v", 19 0;
v0x600002fb90e0_0 .net v0x600002fb90e0 0, 31 0, L_0x118050568; 1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb90e0_1 .net v0x600002fb90e0 1, 31 0, L_0x1180505b0; 1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb90e0_2 .net v0x600002fb90e0 2, 31 0, L_0x1180505f8; 1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb90e0_3 .net v0x600002fb90e0 3, 31 0, L_0x118050640; 1 drivers
v0x600002fb90e0_4 .net v0x600002fb90e0 4, 31 0, v0x600002fa2760_0; 1 drivers
v0x600002fb90e0_5 .net v0x600002fb90e0 5, 31 0, v0x600002fa3cc0_0; 1 drivers
v0x600002fb90e0_6 .net v0x600002fb90e0 6, 31 0, v0x600002fad290_0; 1 drivers
v0x600002fb90e0_7 .net v0x600002fb90e0 7, 31 0, v0x600002fae7f0_0; 1 drivers
v0x600002fb90e0_8 .net v0x600002fb90e0 8, 31 0, v0x600002fafd50_0; 1 drivers
v0x600002fb90e0_9 .net v0x600002fb90e0 9, 31 0, v0x600002fa9320_0; 1 drivers
v0x600002fb90e0_10 .net v0x600002fb90e0 10, 31 0, v0x600002faa880_0; 1 drivers
v0x600002fb90e0_11 .net v0x600002fb90e0 11, 31 0, v0x600002fabde0_0; 1 drivers
v0x600002fb90e0_12 .net v0x600002fb90e0 12, 31 0, v0x600002fb53b0_0; 1 drivers
v0x600002fb90e0_13 .net v0x600002fb90e0 13, 31 0, v0x600002fb6910_0; 1 drivers
v0x600002fb90e0_14 .net v0x600002fb90e0 14, 31 0, v0x600002fb7e70_0; 1 drivers
v0x600002fb90e0_15 .net v0x600002fb90e0 15, 31 0, v0x600002fb1440_0; 1 drivers
v0x600002fb90e0_16 .net v0x600002fb90e0 16, 31 0, v0x600002fb29a0_0; 1 drivers
v0x600002fb90e0_17 .net v0x600002fb90e0 17, 31 0, v0x600002fb3f00_0; 1 drivers
v0x600002fb90e0_18 .net v0x600002fb90e0 18, 31 0, v0x600002fbd4d0_0; 1 drivers
v0x600002fb90e0_19 .net v0x600002fb90e0 19, 31 0, v0x600002fbea30_0; 1 drivers
v0x600002fb9170_0 .net "result_data", 127 0, L_0x600002c8ec60;  alias, 1 drivers
L_0x1180524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002fb9200_0 .net "result_ready", 0 0, L_0x1180524e8;  1 drivers
v0x600002fb9290_0 .net "result_valid", 0 0, L_0x600003698d20;  alias, 1 drivers
v0x600002fb9320_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb93b0_0 .net "skew_enable", 0 0, L_0x600003698bd0;  1 drivers
v0x600002fb9440 .array "skew_input", 3 0;
v0x600002fb9440_0 .net v0x600002fb9440 0, 7 0, L_0x600002c81b80; 1 drivers
v0x600002fb9440_1 .net v0x600002fb9440 1, 7 0, L_0x600002c81cc0; 1 drivers
v0x600002fb9440_2 .net v0x600002fb9440 2, 7 0, L_0x600002c81e00; 1 drivers
v0x600002fb9440_3 .net v0x600002fb9440 3, 7 0, L_0x600002c81f40; 1 drivers
v0x600002fb94d0 .array "skew_output", 3 0;
v0x600002fb94d0_0 .net v0x600002fb94d0 0, 7 0, v0x600002fa14d0_0; 1 drivers
v0x600002fb94d0_1 .net v0x600002fb94d0 1, 7 0, v0x600002fa17a0_0; 1 drivers
v0x600002fb94d0_2 .net v0x600002fb94d0 2, 7 0, v0x600002fa1a70_0; 1 drivers
v0x600002fb94d0_3 .net v0x600002fb94d0 3, 7 0, v0x600002fa1d40_0; 1 drivers
v0x600002fb9560_0 .net "start", 0 0, v0x600002fc22e0_0;  1 drivers
v0x600002fb95f0_0 .var "state", 2 0;
v0x600002fb9680_0 .var "state_next", 2 0;
v0x600002fb9710_0 .net "weight_load_col", 1 0, v0x600002fc37b0_0;  1 drivers
v0x600002fb97a0_0 .net "weight_load_data", 31 0, L_0x600002c8f520;  1 drivers
v0x600002fb9830_0 .net "weight_load_en", 0 0, v0x600002fc3840_0;  1 drivers
E_0x6000008eb700/0 .event anyedge, v0x600002fb95f0_0, v0x600002fb8cf0_0, v0x600002fb9560_0, v0x600002fb9830_0;
E_0x6000008eb700/1 .event anyedge, v0x600002fb8b40_0, v0x600002fb8f30_0;
E_0x6000008eb700 .event/or E_0x6000008eb700/0, E_0x6000008eb700/1;
L_0x600002c81ae0 .part v0x600002fc7cc0_0, 0, 8;
L_0x118050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002c81b80 .functor MUXZ 8, L_0x118050448, L_0x600002c81ae0, v0x600002fc7de0_0, C4<>;
L_0x600002c81c20 .part v0x600002fc7cc0_0, 8, 8;
L_0x118050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002c81cc0 .functor MUXZ 8, L_0x118050490, L_0x600002c81c20, v0x600002fc7de0_0, C4<>;
L_0x600002c81d60 .part v0x600002fc7cc0_0, 16, 8;
L_0x1180504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002c81e00 .functor MUXZ 8, L_0x1180504d8, L_0x600002c81d60, v0x600002fc7de0_0, C4<>;
L_0x600002c81ea0 .part v0x600002fc7cc0_0, 24, 8;
L_0x118050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002c81f40 .functor MUXZ 8, L_0x118050520, L_0x600002c81ea0, v0x600002fc7de0_0, C4<>;
L_0x600002c82120 .part L_0x600002c8f520, 0, 8;
L_0x600002c82940 .part L_0x600002c8f520, 0, 8;
L_0x600002c83160 .part L_0x600002c8f520, 0, 8;
L_0x600002c83980 .part L_0x600002c8f520, 0, 8;
L_0x600002c848c0 .part L_0x600002c8f520, 8, 8;
L_0x600002c873e0 .part L_0x600002c8f520, 8, 8;
L_0x600002c86d00 .part L_0x600002c8f520, 8, 8;
L_0x600002c85e00 .part L_0x600002c8f520, 8, 8;
L_0x600002c85720 .part L_0x600002c8f520, 16, 8;
L_0x600002c84dc0 .part L_0x600002c8f520, 16, 8;
L_0x600002c84be0 .part L_0x600002c8f520, 16, 8;
L_0x600002c8c500 .part L_0x600002c8f520, 16, 8;
L_0x600002c8cd20 .part L_0x600002c8f520, 24, 8;
L_0x600002c8d540 .part L_0x600002c8f520, 24, 8;
L_0x600002c8dd60 .part L_0x600002c8f520, 24, 8;
L_0x600002c8e580 .part L_0x600002c8f520, 24, 8;
L_0x600002c8ec60 .concat8 [ 32 32 32 32], L_0x600003698850, L_0x6000036988c0, L_0x600003698930, L_0x6000036989a0;
L_0x600002c8ed00 .cmp/eq 3, v0x600002fb95f0_0, L_0x118052188;
L_0x600002c8eda0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180521d0;
L_0x600002c8ee40 .cmp/eq 3, v0x600002fb95f0_0, L_0x118052218;
L_0x600002c8eee0 .reduce/nor v0x600002fc3840_0;
L_0x600002c8ef80 .cmp/ne 3, v0x600002fb95f0_0, L_0x118052260;
L_0x600002c8f020 .cmp/ne 3, v0x600002fb95f0_0, L_0x1180522a8;
L_0x600002c8f0c0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180522f0;
L_0x600002c8f160 .cmp/eq 3, v0x600002fb95f0_0, L_0x118052338;
L_0x600002c8f200 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180523c8;
L_0x600002c8f2a0 .cmp/ge 16, v0x600002fb8cf0_0, L_0x118052380;
L_0x600002c8f340 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118052410;
L_0x600002c8f3e0 .arith/sum 32, L_0x118052a88, L_0x118052458;
L_0x600002c8f480 .cmp/gt 32, L_0x600002c8f3e0, L_0x600002c8f340;
S_0x121770d90 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x121778080;
 .timescale 0 0;
P_0x6000033a5980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000033a59c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000036984d0 .functor BUFZ 32, v0x600002fb29a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12176e740 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x121770d90;
 .timescale 0 0;
v0x600002fa1170 .array "delay_stages", 5 0, 31 0;
v0x600002fa1200_0 .var/i "i", 31 0;
S_0x12176c0f0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x121778080;
 .timescale 0 0;
P_0x6000033a5a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000033a5a40 .param/l "col" 1 7 248, +C4<01>;
L_0x6000036985b0 .functor BUFZ 32, v0x600002fb3f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x121769aa0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12176c0f0;
 .timescale 0 0;
v0x600002fa1290 .array "delay_stages", 3 0, 31 0;
v0x600002fa1320_0 .var/i "i", 31 0;
S_0x121767450 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x121778080;
 .timescale 0 0;
P_0x6000033a5a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000033a5ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x600003698690 .functor BUFZ 32, v0x600002fbd4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x121764e00 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x121767450;
 .timescale 0 0;
v0x600002fa13b0 .array "delay_stages", 1 0, 31 0;
v0x600002fa1440_0 .var/i "i", 31 0;
S_0x1217627b0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x121778080;
 .timescale 0 0;
P_0x6000033a5b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000033a5b40 .param/l "col" 1 7 248, +C4<011>;
L_0x600003698770 .functor BUFZ 32, v0x600002fbea30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x121760160 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x1217627b0;
 .timescale 0 0;
L_0x6000036987e0 .functor BUFZ 32, L_0x600003698770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12175db10 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008eb980 .param/l "row" 1 7 142, +C4<00>;
v0x600002fa1560_0 .net *"_ivl_1", 7 0, L_0x600002c81ae0;  1 drivers
v0x600002fa15f0_0 .net/2u *"_ivl_2", 7 0, L_0x118050448;  1 drivers
S_0x12175b4c0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12175db10;
 .timescale 0 0;
v0x600002fa14d0_0 .var "out_reg", 7 0;
S_0x121704460 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008eba00 .param/l "row" 1 7 142, +C4<01>;
v0x600002fa1830_0 .net *"_ivl_1", 7 0, L_0x600002c81c20;  1 drivers
v0x600002fa18c0_0 .net/2u *"_ivl_2", 7 0, L_0x118050490;  1 drivers
S_0x1217045d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x121704460;
 .timescale 0 0;
v0x600002fa1680 .array "delay_stages", 0 0, 7 0;
v0x600002fa1710_0 .var/i "i", 31 0;
v0x600002fa17a0_0 .var "out_reg", 7 0;
S_0x121785e30 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008eba80 .param/l "row" 1 7 142, +C4<010>;
v0x600002fa1b00_0 .net *"_ivl_1", 7 0, L_0x600002c81d60;  1 drivers
v0x600002fa1b90_0 .net/2u *"_ivl_2", 7 0, L_0x1180504d8;  1 drivers
S_0x121785fa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x121785e30;
 .timescale 0 0;
v0x600002fa1950 .array "delay_stages", 1 0, 7 0;
v0x600002fa19e0_0 .var/i "i", 31 0;
v0x600002fa1a70_0 .var "out_reg", 7 0;
S_0x121780470 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008ebb00 .param/l "row" 1 7 142, +C4<011>;
v0x600002fa1dd0_0 .net *"_ivl_1", 7 0, L_0x600002c81ea0;  1 drivers
v0x600002fa1e60_0 .net/2u *"_ivl_2", 7 0, L_0x118050520;  1 drivers
S_0x1217805e0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x121780470;
 .timescale 0 0;
v0x600002fa1c20 .array "delay_stages", 2 0, 7 0;
v0x600002fa1cb0_0 .var/i "i", 31 0;
v0x600002fa1d40_0 .var "out_reg", 7 0;
S_0x12177de20 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008eb940 .param/l "row" 1 7 213, +C4<00>;
S_0x12177df90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12177de20;
 .timescale 0 0;
P_0x6000008ebbc0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000369d340 .functor AND 1, v0x600002fc3840_0, L_0x600002c82080, C4<1>, C4<1>;
L_0x60000369d1f0 .functor AND 1, L_0x600002c82260, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369d260 .functor OR 1, L_0x600002c821c0, L_0x60000369d1f0, C4<0>, C4<0>;
L_0x60000369d110 .functor AND 1, L_0x1180524a0, L_0x60000369d260, C4<1>, C4<1>;
L_0x60000369d180 .functor AND 1, L_0x60000369d110, L_0x600002c823a0, C4<1>, C4<1>;
v0x600002fa2a30_0 .net *"_ivl_0", 2 0, L_0x600002c81fe0;  1 drivers
L_0x118050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fa2ac0_0 .net/2u *"_ivl_11", 2 0, L_0x118050718;  1 drivers
v0x600002fa2b50_0 .net *"_ivl_13", 0 0, L_0x600002c821c0;  1 drivers
L_0x118050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fa2be0_0 .net/2u *"_ivl_15", 2 0, L_0x118050760;  1 drivers
v0x600002fa2c70_0 .net *"_ivl_17", 0 0, L_0x600002c82260;  1 drivers
v0x600002fa2d00_0 .net *"_ivl_20", 0 0, L_0x60000369d1f0;  1 drivers
v0x600002fa2d90_0 .net *"_ivl_22", 0 0, L_0x60000369d260;  1 drivers
v0x600002fa2e20_0 .net *"_ivl_24", 0 0, L_0x60000369d110;  1 drivers
v0x600002fa2eb0_0 .net *"_ivl_25", 31 0, L_0x600002c82300;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa2f40_0 .net *"_ivl_28", 15 0, L_0x1180507a8;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa2fd0_0 .net/2u *"_ivl_29", 31 0, L_0x1180507f0;  1 drivers
L_0x118050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fa3060_0 .net *"_ivl_3", 0 0, L_0x118050688;  1 drivers
v0x600002fa30f0_0 .net *"_ivl_31", 0 0, L_0x600002c823a0;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fa3180_0 .net/2u *"_ivl_4", 2 0, L_0x1180506d0;  1 drivers
v0x600002fa3210_0 .net *"_ivl_6", 0 0, L_0x600002c82080;  1 drivers
v0x600002fa32a0_0 .net "do_clear", 0 0, L_0x60000369d180;  1 drivers
v0x600002fa3330_0 .net "load_weight", 0 0, L_0x60000369d340;  1 drivers
v0x600002fa33c0_0 .net "weight_in", 7 0, L_0x600002c82120;  1 drivers
L_0x600002c81fe0 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118050688;
L_0x600002c82080 .cmp/eq 3, L_0x600002c81fe0, L_0x1180506d0;
L_0x600002c821c0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050718;
L_0x600002c82260 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050760;
L_0x600002c82300 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x1180507a8;
L_0x600002c823a0 .cmp/eq 32, L_0x600002c82300, L_0x1180507f0;
S_0x12177b7d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12177df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fa1ef0_0 .net *"_ivl_11", 0 0, L_0x600002c82620;  1 drivers
v0x600002fa1f80_0 .net *"_ivl_12", 15 0, L_0x600002c826c0;  1 drivers
v0x600002fa2010_0 .net/s *"_ivl_4", 15 0, L_0x600002c82440;  1 drivers
v0x600002fa20a0_0 .net/s *"_ivl_6", 15 0, L_0x600002c824e0;  1 drivers
v0x600002fa2130_0 .net/s "a_signed", 7 0, v0x600002fa22e0_0;  1 drivers
v0x600002fa21c0_0 .net "act_in", 7 0, L_0x60000369d500;  alias, 1 drivers
v0x600002fa2250_0 .var "act_out", 7 0;
v0x600002fa22e0_0 .var "act_reg", 7 0;
v0x600002fa2370_0 .net "clear_acc", 0 0, L_0x60000369d180;  alias, 1 drivers
v0x600002fa2400_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fa2490_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fa2520_0 .net "load_weight", 0 0, L_0x60000369d340;  alias, 1 drivers
v0x600002fa25b0_0 .net/s "product", 15 0, L_0x600002c82580;  1 drivers
v0x600002fa2640_0 .net/s "product_ext", 31 0, L_0x600002c82760;  1 drivers
v0x600002fa26d0_0 .net "psum_in", 31 0, L_0x118050568;  alias, 1 drivers
v0x600002fa2760_0 .var "psum_out", 31 0;
v0x600002fa27f0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fa2880_0 .net/s "w_signed", 7 0, v0x600002fa29a0_0;  1 drivers
v0x600002fa2910_0 .net "weight_in", 7 0, L_0x600002c82120;  alias, 1 drivers
v0x600002fa29a0_0 .var "weight_reg", 7 0;
L_0x600002c82440 .extend/s 16, v0x600002fa22e0_0;
L_0x600002c824e0 .extend/s 16, v0x600002fa29a0_0;
L_0x600002c82580 .arith/mult 16, L_0x600002c82440, L_0x600002c824e0;
L_0x600002c82620 .part L_0x600002c82580, 15, 1;
LS_0x600002c826c0_0_0 .concat [ 1 1 1 1], L_0x600002c82620, L_0x600002c82620, L_0x600002c82620, L_0x600002c82620;
LS_0x600002c826c0_0_4 .concat [ 1 1 1 1], L_0x600002c82620, L_0x600002c82620, L_0x600002c82620, L_0x600002c82620;
LS_0x600002c826c0_0_8 .concat [ 1 1 1 1], L_0x600002c82620, L_0x600002c82620, L_0x600002c82620, L_0x600002c82620;
LS_0x600002c826c0_0_12 .concat [ 1 1 1 1], L_0x600002c82620, L_0x600002c82620, L_0x600002c82620, L_0x600002c82620;
L_0x600002c826c0 .concat [ 4 4 4 4], LS_0x600002c826c0_0_0, LS_0x600002c826c0_0_4, LS_0x600002c826c0_0_8, LS_0x600002c826c0_0_12;
L_0x600002c82760 .concat [ 16 16 0 0], L_0x600002c82580, L_0x600002c826c0;
S_0x12177b940 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12177de20;
 .timescale 0 0;
P_0x6000008ebd40 .param/l "col" 1 7 214, +C4<01>;
L_0x60000369cf50 .functor AND 1, v0x600002fc3840_0, L_0x600002c828a0, C4<1>, C4<1>;
L_0x60000369cfc0 .functor AND 1, L_0x600002c82a80, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369e370 .functor OR 1, L_0x600002c829e0, L_0x60000369cfc0, C4<0>, C4<0>;
L_0x60000369dff0 .functor AND 1, L_0x1180524a0, L_0x60000369e370, C4<1>, C4<1>;
L_0x60000369df80 .functor AND 1, L_0x60000369dff0, L_0x600002c82bc0, C4<1>, C4<1>;
v0x600002fac000_0 .net *"_ivl_0", 2 0, L_0x600002c82800;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fac090_0 .net/2u *"_ivl_11", 2 0, L_0x1180508c8;  1 drivers
v0x600002fac120_0 .net *"_ivl_13", 0 0, L_0x600002c829e0;  1 drivers
L_0x118050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fac1b0_0 .net/2u *"_ivl_15", 2 0, L_0x118050910;  1 drivers
v0x600002fac240_0 .net *"_ivl_17", 0 0, L_0x600002c82a80;  1 drivers
v0x600002fac2d0_0 .net *"_ivl_20", 0 0, L_0x60000369cfc0;  1 drivers
v0x600002fac360_0 .net *"_ivl_22", 0 0, L_0x60000369e370;  1 drivers
v0x600002fac3f0_0 .net *"_ivl_24", 0 0, L_0x60000369dff0;  1 drivers
v0x600002fac480_0 .net *"_ivl_25", 31 0, L_0x600002c82b20;  1 drivers
L_0x118050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fac510_0 .net *"_ivl_28", 15 0, L_0x118050958;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fac5a0_0 .net/2u *"_ivl_29", 31 0, L_0x1180509a0;  1 drivers
L_0x118050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fac630_0 .net *"_ivl_3", 0 0, L_0x118050838;  1 drivers
v0x600002fac6c0_0 .net *"_ivl_31", 0 0, L_0x600002c82bc0;  1 drivers
L_0x118050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002fac750_0 .net/2u *"_ivl_4", 2 0, L_0x118050880;  1 drivers
v0x600002fac7e0_0 .net *"_ivl_6", 0 0, L_0x600002c828a0;  1 drivers
v0x600002fac870_0 .net "do_clear", 0 0, L_0x60000369df80;  1 drivers
v0x600002fac900_0 .net "load_weight", 0 0, L_0x60000369cf50;  1 drivers
v0x600002fac990_0 .net "weight_in", 7 0, L_0x600002c82940;  1 drivers
L_0x600002c82800 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118050838;
L_0x600002c828a0 .cmp/eq 3, L_0x600002c82800, L_0x118050880;
L_0x600002c829e0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180508c8;
L_0x600002c82a80 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050910;
L_0x600002c82b20 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118050958;
L_0x600002c82bc0 .cmp/eq 32, L_0x600002c82b20, L_0x1180509a0;
S_0x121779180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12177b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fa3450_0 .net *"_ivl_11", 0 0, L_0x600002c82e40;  1 drivers
v0x600002fa34e0_0 .net *"_ivl_12", 15 0, L_0x600002c82ee0;  1 drivers
v0x600002fa3570_0 .net/s *"_ivl_4", 15 0, L_0x600002c82c60;  1 drivers
v0x600002fa3600_0 .net/s *"_ivl_6", 15 0, L_0x600002c82d00;  1 drivers
v0x600002fa3690_0 .net/s "a_signed", 7 0, v0x600002fa3840_0;  1 drivers
v0x600002fa3720_0 .net "act_in", 7 0, v0x600002fa2250_0;  alias, 1 drivers
v0x600002fa37b0_0 .var "act_out", 7 0;
v0x600002fa3840_0 .var "act_reg", 7 0;
v0x600002fa38d0_0 .net "clear_acc", 0 0, L_0x60000369df80;  alias, 1 drivers
v0x600002fa3960_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fa39f0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fa3a80_0 .net "load_weight", 0 0, L_0x60000369cf50;  alias, 1 drivers
v0x600002fa3b10_0 .net/s "product", 15 0, L_0x600002c82da0;  1 drivers
v0x600002fa3ba0_0 .net/s "product_ext", 31 0, L_0x600002c82f80;  1 drivers
v0x600002fa3c30_0 .net "psum_in", 31 0, L_0x1180505b0;  alias, 1 drivers
v0x600002fa3cc0_0 .var "psum_out", 31 0;
v0x600002fa3d50_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fa3de0_0 .net/s "w_signed", 7 0, v0x600002fa3f00_0;  1 drivers
v0x600002fa3e70_0 .net "weight_in", 7 0, L_0x600002c82940;  alias, 1 drivers
v0x600002fa3f00_0 .var "weight_reg", 7 0;
L_0x600002c82c60 .extend/s 16, v0x600002fa3840_0;
L_0x600002c82d00 .extend/s 16, v0x600002fa3f00_0;
L_0x600002c82da0 .arith/mult 16, L_0x600002c82c60, L_0x600002c82d00;
L_0x600002c82e40 .part L_0x600002c82da0, 15, 1;
LS_0x600002c82ee0_0_0 .concat [ 1 1 1 1], L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40;
LS_0x600002c82ee0_0_4 .concat [ 1 1 1 1], L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40;
LS_0x600002c82ee0_0_8 .concat [ 1 1 1 1], L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40;
LS_0x600002c82ee0_0_12 .concat [ 1 1 1 1], L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40, L_0x600002c82e40;
L_0x600002c82ee0 .concat [ 4 4 4 4], LS_0x600002c82ee0_0_0, LS_0x600002c82ee0_0_4, LS_0x600002c82ee0_0_8, LS_0x600002c82ee0_0_12;
L_0x600002c82f80 .concat [ 16 16 0 0], L_0x600002c82da0, L_0x600002c82ee0;
S_0x1217792f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12177de20;
 .timescale 0 0;
P_0x6000008ebe40 .param/l "col" 1 7 214, +C4<010>;
L_0x60000369c3f0 .functor AND 1, v0x600002fc3840_0, L_0x600002c830c0, C4<1>, C4<1>;
L_0x60000369c540 .functor AND 1, L_0x600002c832a0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369c4d0 .functor OR 1, L_0x600002c83200, L_0x60000369c540, C4<0>, C4<0>;
L_0x60000369c460 .functor AND 1, L_0x1180524a0, L_0x60000369c4d0, C4<1>, C4<1>;
L_0x60000369c8c0 .functor AND 1, L_0x60000369c460, L_0x600002c833e0, C4<1>, C4<1>;
v0x600002fad560_0 .net *"_ivl_0", 3 0, L_0x600002c83020;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fad5f0_0 .net/2u *"_ivl_11", 2 0, L_0x118050a78;  1 drivers
v0x600002fad680_0 .net *"_ivl_13", 0 0, L_0x600002c83200;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fad710_0 .net/2u *"_ivl_15", 2 0, L_0x118050ac0;  1 drivers
v0x600002fad7a0_0 .net *"_ivl_17", 0 0, L_0x600002c832a0;  1 drivers
v0x600002fad830_0 .net *"_ivl_20", 0 0, L_0x60000369c540;  1 drivers
v0x600002fad8c0_0 .net *"_ivl_22", 0 0, L_0x60000369c4d0;  1 drivers
v0x600002fad950_0 .net *"_ivl_24", 0 0, L_0x60000369c460;  1 drivers
v0x600002fad9e0_0 .net *"_ivl_25", 31 0, L_0x600002c83340;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fada70_0 .net *"_ivl_28", 15 0, L_0x118050b08;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fadb00_0 .net/2u *"_ivl_29", 31 0, L_0x118050b50;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fadb90_0 .net *"_ivl_3", 1 0, L_0x1180509e8;  1 drivers
v0x600002fadc20_0 .net *"_ivl_31", 0 0, L_0x600002c833e0;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002fadcb0_0 .net/2u *"_ivl_4", 3 0, L_0x118050a30;  1 drivers
v0x600002fadd40_0 .net *"_ivl_6", 0 0, L_0x600002c830c0;  1 drivers
v0x600002faddd0_0 .net "do_clear", 0 0, L_0x60000369c8c0;  1 drivers
v0x600002fade60_0 .net "load_weight", 0 0, L_0x60000369c3f0;  1 drivers
v0x600002fadef0_0 .net "weight_in", 7 0, L_0x600002c83160;  1 drivers
L_0x600002c83020 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x1180509e8;
L_0x600002c830c0 .cmp/eq 4, L_0x600002c83020, L_0x118050a30;
L_0x600002c83200 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050a78;
L_0x600002c832a0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050ac0;
L_0x600002c83340 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118050b08;
L_0x600002c833e0 .cmp/eq 32, L_0x600002c83340, L_0x118050b50;
S_0x121776b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1217792f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002faca20_0 .net *"_ivl_11", 0 0, L_0x600002c83660;  1 drivers
v0x600002facab0_0 .net *"_ivl_12", 15 0, L_0x600002c83700;  1 drivers
v0x600002facb40_0 .net/s *"_ivl_4", 15 0, L_0x600002c83480;  1 drivers
v0x600002facbd0_0 .net/s *"_ivl_6", 15 0, L_0x600002c83520;  1 drivers
v0x600002facc60_0 .net/s "a_signed", 7 0, v0x600002face10_0;  1 drivers
v0x600002faccf0_0 .net "act_in", 7 0, v0x600002fa37b0_0;  alias, 1 drivers
v0x600002facd80_0 .var "act_out", 7 0;
v0x600002face10_0 .var "act_reg", 7 0;
v0x600002facea0_0 .net "clear_acc", 0 0, L_0x60000369c8c0;  alias, 1 drivers
v0x600002facf30_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002facfc0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fad050_0 .net "load_weight", 0 0, L_0x60000369c3f0;  alias, 1 drivers
v0x600002fad0e0_0 .net/s "product", 15 0, L_0x600002c835c0;  1 drivers
v0x600002fad170_0 .net/s "product_ext", 31 0, L_0x600002c837a0;  1 drivers
v0x600002fad200_0 .net "psum_in", 31 0, L_0x1180505f8;  alias, 1 drivers
v0x600002fad290_0 .var "psum_out", 31 0;
v0x600002fad320_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fad3b0_0 .net/s "w_signed", 7 0, v0x600002fad4d0_0;  1 drivers
v0x600002fad440_0 .net "weight_in", 7 0, L_0x600002c83160;  alias, 1 drivers
v0x600002fad4d0_0 .var "weight_reg", 7 0;
L_0x600002c83480 .extend/s 16, v0x600002face10_0;
L_0x600002c83520 .extend/s 16, v0x600002fad4d0_0;
L_0x600002c835c0 .arith/mult 16, L_0x600002c83480, L_0x600002c83520;
L_0x600002c83660 .part L_0x600002c835c0, 15, 1;
LS_0x600002c83700_0_0 .concat [ 1 1 1 1], L_0x600002c83660, L_0x600002c83660, L_0x600002c83660, L_0x600002c83660;
LS_0x600002c83700_0_4 .concat [ 1 1 1 1], L_0x600002c83660, L_0x600002c83660, L_0x600002c83660, L_0x600002c83660;
LS_0x600002c83700_0_8 .concat [ 1 1 1 1], L_0x600002c83660, L_0x600002c83660, L_0x600002c83660, L_0x600002c83660;
LS_0x600002c83700_0_12 .concat [ 1 1 1 1], L_0x600002c83660, L_0x600002c83660, L_0x600002c83660, L_0x600002c83660;
L_0x600002c83700 .concat [ 4 4 4 4], LS_0x600002c83700_0_0, LS_0x600002c83700_0_4, LS_0x600002c83700_0_8, LS_0x600002c83700_0_12;
L_0x600002c837a0 .concat [ 16 16 0 0], L_0x600002c835c0, L_0x600002c83700;
S_0x121776ca0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12177de20;
 .timescale 0 0;
P_0x6000008ebd00 .param/l "col" 1 7 214, +C4<011>;
L_0x60000369e7d0 .functor AND 1, v0x600002fc3840_0, L_0x600002c838e0, C4<1>, C4<1>;
L_0x60000369e840 .functor AND 1, L_0x600002c83ac0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369e8b0 .functor OR 1, L_0x600002c83a20, L_0x60000369e840, C4<0>, C4<0>;
L_0x60000369e920 .functor AND 1, L_0x1180524a0, L_0x60000369e8b0, C4<1>, C4<1>;
L_0x60000369e990 .functor AND 1, L_0x60000369e920, L_0x600002c83c00, C4<1>, C4<1>;
v0x600002faeac0_0 .net *"_ivl_0", 3 0, L_0x600002c83840;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002faeb50_0 .net/2u *"_ivl_11", 2 0, L_0x118050c28;  1 drivers
v0x600002faebe0_0 .net *"_ivl_13", 0 0, L_0x600002c83a20;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002faec70_0 .net/2u *"_ivl_15", 2 0, L_0x118050c70;  1 drivers
v0x600002faed00_0 .net *"_ivl_17", 0 0, L_0x600002c83ac0;  1 drivers
v0x600002faed90_0 .net *"_ivl_20", 0 0, L_0x60000369e840;  1 drivers
v0x600002faee20_0 .net *"_ivl_22", 0 0, L_0x60000369e8b0;  1 drivers
v0x600002faeeb0_0 .net *"_ivl_24", 0 0, L_0x60000369e920;  1 drivers
v0x600002faef40_0 .net *"_ivl_25", 31 0, L_0x600002c83b60;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002faefd0_0 .net *"_ivl_28", 15 0, L_0x118050cb8;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002faf060_0 .net/2u *"_ivl_29", 31 0, L_0x118050d00;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002faf0f0_0 .net *"_ivl_3", 1 0, L_0x118050b98;  1 drivers
v0x600002faf180_0 .net *"_ivl_31", 0 0, L_0x600002c83c00;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002faf210_0 .net/2u *"_ivl_4", 3 0, L_0x118050be0;  1 drivers
v0x600002faf2a0_0 .net *"_ivl_6", 0 0, L_0x600002c838e0;  1 drivers
v0x600002faf330_0 .net "do_clear", 0 0, L_0x60000369e990;  1 drivers
v0x600002faf3c0_0 .net "load_weight", 0 0, L_0x60000369e7d0;  1 drivers
v0x600002faf450_0 .net "weight_in", 7 0, L_0x600002c83980;  1 drivers
L_0x600002c83840 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118050b98;
L_0x600002c838e0 .cmp/eq 4, L_0x600002c83840, L_0x118050be0;
L_0x600002c83a20 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050c28;
L_0x600002c83ac0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050c70;
L_0x600002c83b60 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118050cb8;
L_0x600002c83c00 .cmp/eq 32, L_0x600002c83b60, L_0x118050d00;
S_0x1217744e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x121776ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fadf80_0 .net *"_ivl_11", 0 0, L_0x600002c83e80;  1 drivers
v0x600002fae010_0 .net *"_ivl_12", 15 0, L_0x600002c83f20;  1 drivers
v0x600002fae0a0_0 .net/s *"_ivl_4", 15 0, L_0x600002c83ca0;  1 drivers
v0x600002fae130_0 .net/s *"_ivl_6", 15 0, L_0x600002c83d40;  1 drivers
v0x600002fae1c0_0 .net/s "a_signed", 7 0, v0x600002fae370_0;  1 drivers
v0x600002fae250_0 .net "act_in", 7 0, v0x600002facd80_0;  alias, 1 drivers
v0x600002fae2e0_0 .var "act_out", 7 0;
v0x600002fae370_0 .var "act_reg", 7 0;
v0x600002fae400_0 .net "clear_acc", 0 0, L_0x60000369e990;  alias, 1 drivers
v0x600002fae490_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fae520_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fae5b0_0 .net "load_weight", 0 0, L_0x60000369e7d0;  alias, 1 drivers
v0x600002fae640_0 .net/s "product", 15 0, L_0x600002c83de0;  1 drivers
v0x600002fae6d0_0 .net/s "product_ext", 31 0, L_0x600002c84640;  1 drivers
v0x600002fae760_0 .net "psum_in", 31 0, L_0x118050640;  alias, 1 drivers
v0x600002fae7f0_0 .var "psum_out", 31 0;
v0x600002fae880_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fae910_0 .net/s "w_signed", 7 0, v0x600002faea30_0;  1 drivers
v0x600002fae9a0_0 .net "weight_in", 7 0, L_0x600002c83980;  alias, 1 drivers
v0x600002faea30_0 .var "weight_reg", 7 0;
L_0x600002c83ca0 .extend/s 16, v0x600002fae370_0;
L_0x600002c83d40 .extend/s 16, v0x600002faea30_0;
L_0x600002c83de0 .arith/mult 16, L_0x600002c83ca0, L_0x600002c83d40;
L_0x600002c83e80 .part L_0x600002c83de0, 15, 1;
LS_0x600002c83f20_0_0 .concat [ 1 1 1 1], L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80;
LS_0x600002c83f20_0_4 .concat [ 1 1 1 1], L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80;
LS_0x600002c83f20_0_8 .concat [ 1 1 1 1], L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80;
LS_0x600002c83f20_0_12 .concat [ 1 1 1 1], L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80, L_0x600002c83e80;
L_0x600002c83f20 .concat [ 4 4 4 4], LS_0x600002c83f20_0_0, LS_0x600002c83f20_0_4, LS_0x600002c83f20_0_8, LS_0x600002c83f20_0_12;
L_0x600002c84640 .concat [ 16 16 0 0], L_0x600002c83de0, L_0x600002c83f20;
S_0x121774650 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008effc0 .param/l "row" 1 7 213, +C4<01>;
S_0x121771e90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x121774650;
 .timescale 0 0;
P_0x6000008f4000 .param/l "col" 1 7 214, +C4<00>;
L_0x60000369eae0 .functor AND 1, v0x600002fc3840_0, L_0x600002c84780, C4<1>, C4<1>;
L_0x60000369ebc0 .functor AND 1, L_0x600002c87f20, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369ec30 .functor OR 1, L_0x600002c87840, L_0x60000369ebc0, C4<0>, C4<0>;
L_0x60000369eca0 .functor AND 1, L_0x1180524a0, L_0x60000369ec30, C4<1>, C4<1>;
L_0x60000369ed10 .functor AND 1, L_0x60000369eca0, L_0x600002c87de0, C4<1>, C4<1>;
v0x600002fa8090_0 .net *"_ivl_0", 2 0, L_0x600002c846e0;  1 drivers
L_0x118050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fa8120_0 .net/2u *"_ivl_11", 2 0, L_0x118050dd8;  1 drivers
v0x600002fa81b0_0 .net *"_ivl_13", 0 0, L_0x600002c87840;  1 drivers
L_0x118050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fa8240_0 .net/2u *"_ivl_15", 2 0, L_0x118050e20;  1 drivers
v0x600002fa82d0_0 .net *"_ivl_17", 0 0, L_0x600002c87f20;  1 drivers
v0x600002fa8360_0 .net *"_ivl_20", 0 0, L_0x60000369ebc0;  1 drivers
v0x600002fa83f0_0 .net *"_ivl_22", 0 0, L_0x60000369ec30;  1 drivers
v0x600002fa8480_0 .net *"_ivl_24", 0 0, L_0x60000369eca0;  1 drivers
v0x600002fa8510_0 .net *"_ivl_25", 31 0, L_0x600002c87520;  1 drivers
L_0x118050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa85a0_0 .net *"_ivl_28", 15 0, L_0x118050e68;  1 drivers
L_0x118050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa8630_0 .net/2u *"_ivl_29", 31 0, L_0x118050eb0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fa86c0_0 .net *"_ivl_3", 0 0, L_0x118050d48;  1 drivers
v0x600002fa8750_0 .net *"_ivl_31", 0 0, L_0x600002c87de0;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fa87e0_0 .net/2u *"_ivl_4", 2 0, L_0x118050d90;  1 drivers
v0x600002fa8870_0 .net *"_ivl_6", 0 0, L_0x600002c84780;  1 drivers
v0x600002fa8900_0 .net "do_clear", 0 0, L_0x60000369ed10;  1 drivers
v0x600002fa8990_0 .net "load_weight", 0 0, L_0x60000369eae0;  1 drivers
v0x600002fa8a20_0 .net "weight_in", 7 0, L_0x600002c848c0;  1 drivers
L_0x600002c846e0 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118050d48;
L_0x600002c84780 .cmp/eq 3, L_0x600002c846e0, L_0x118050d90;
L_0x600002c87840 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050dd8;
L_0x600002c87f20 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050e20;
L_0x600002c87520 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118050e68;
L_0x600002c87de0 .cmp/eq 32, L_0x600002c87520, L_0x118050eb0;
S_0x121772000 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x121771e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002faf4e0_0 .net *"_ivl_11", 0 0, L_0x600002c87b60;  1 drivers
v0x600002faf570_0 .net *"_ivl_12", 15 0, L_0x600002c87700;  1 drivers
v0x600002faf600_0 .net/s *"_ivl_4", 15 0, L_0x600002c875c0;  1 drivers
v0x600002faf690_0 .net/s *"_ivl_6", 15 0, L_0x600002c87ca0;  1 drivers
v0x600002faf720_0 .net/s "a_signed", 7 0, v0x600002faf8d0_0;  1 drivers
v0x600002faf7b0_0 .net "act_in", 7 0, L_0x60000369d3b0;  alias, 1 drivers
v0x600002faf840_0 .var "act_out", 7 0;
v0x600002faf8d0_0 .var "act_reg", 7 0;
v0x600002faf960_0 .net "clear_acc", 0 0, L_0x60000369ed10;  alias, 1 drivers
v0x600002faf9f0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fafa80_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fafb10_0 .net "load_weight", 0 0, L_0x60000369eae0;  alias, 1 drivers
v0x600002fafba0_0 .net/s "product", 15 0, L_0x600002c87660;  1 drivers
v0x600002fafc30_0 .net/s "product_ext", 31 0, L_0x600002c87a20;  1 drivers
v0x600002fafcc0_0 .net "psum_in", 31 0, v0x600002fa2760_0;  alias, 1 drivers
v0x600002fafd50_0 .var "psum_out", 31 0;
v0x600002fafde0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fafe70_0 .net/s "w_signed", 7 0, v0x600002fa8000_0;  1 drivers
v0x600002faff00_0 .net "weight_in", 7 0, L_0x600002c848c0;  alias, 1 drivers
v0x600002fa8000_0 .var "weight_reg", 7 0;
L_0x600002c875c0 .extend/s 16, v0x600002faf8d0_0;
L_0x600002c87ca0 .extend/s 16, v0x600002fa8000_0;
L_0x600002c87660 .arith/mult 16, L_0x600002c875c0, L_0x600002c87ca0;
L_0x600002c87b60 .part L_0x600002c87660, 15, 1;
LS_0x600002c87700_0_0 .concat [ 1 1 1 1], L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60;
LS_0x600002c87700_0_4 .concat [ 1 1 1 1], L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60;
LS_0x600002c87700_0_8 .concat [ 1 1 1 1], L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60;
LS_0x600002c87700_0_12 .concat [ 1 1 1 1], L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60, L_0x600002c87b60;
L_0x600002c87700 .concat [ 4 4 4 4], LS_0x600002c87700_0_0, LS_0x600002c87700_0_4, LS_0x600002c87700_0_8, LS_0x600002c87700_0_12;
L_0x600002c87a20 .concat [ 16 16 0 0], L_0x600002c87660, L_0x600002c87700;
S_0x12176f840 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x121774650;
 .timescale 0 0;
P_0x6000008f4100 .param/l "col" 1 7 214, +C4<01>;
L_0x60000369ee60 .functor AND 1, v0x600002fc3840_0, L_0x600002c878e0, C4<1>, C4<1>;
L_0x60000369eed0 .functor AND 1, L_0x600002c872a0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369ef40 .functor OR 1, L_0x600002c87480, L_0x60000369eed0, C4<0>, C4<0>;
L_0x60000369efb0 .functor AND 1, L_0x1180524a0, L_0x60000369ef40, C4<1>, C4<1>;
L_0x60000369f020 .functor AND 1, L_0x60000369efb0, L_0x600002c87160, C4<1>, C4<1>;
v0x600002fa95f0_0 .net *"_ivl_0", 2 0, L_0x600002c877a0;  1 drivers
L_0x118050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fa9680_0 .net/2u *"_ivl_11", 2 0, L_0x118050f88;  1 drivers
v0x600002fa9710_0 .net *"_ivl_13", 0 0, L_0x600002c87480;  1 drivers
L_0x118050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fa97a0_0 .net/2u *"_ivl_15", 2 0, L_0x118050fd0;  1 drivers
v0x600002fa9830_0 .net *"_ivl_17", 0 0, L_0x600002c872a0;  1 drivers
v0x600002fa98c0_0 .net *"_ivl_20", 0 0, L_0x60000369eed0;  1 drivers
v0x600002fa9950_0 .net *"_ivl_22", 0 0, L_0x60000369ef40;  1 drivers
v0x600002fa99e0_0 .net *"_ivl_24", 0 0, L_0x60000369efb0;  1 drivers
v0x600002fa9a70_0 .net *"_ivl_25", 31 0, L_0x600002c87340;  1 drivers
L_0x118051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa9b00_0 .net *"_ivl_28", 15 0, L_0x118051018;  1 drivers
L_0x118051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fa9b90_0 .net/2u *"_ivl_29", 31 0, L_0x118051060;  1 drivers
L_0x118050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fa9c20_0 .net *"_ivl_3", 0 0, L_0x118050ef8;  1 drivers
v0x600002fa9cb0_0 .net *"_ivl_31", 0 0, L_0x600002c87160;  1 drivers
L_0x118050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002fa9d40_0 .net/2u *"_ivl_4", 2 0, L_0x118050f40;  1 drivers
v0x600002fa9dd0_0 .net *"_ivl_6", 0 0, L_0x600002c878e0;  1 drivers
v0x600002fa9e60_0 .net "do_clear", 0 0, L_0x60000369f020;  1 drivers
v0x600002fa9ef0_0 .net "load_weight", 0 0, L_0x60000369ee60;  1 drivers
v0x600002fa9f80_0 .net "weight_in", 7 0, L_0x600002c873e0;  1 drivers
L_0x600002c877a0 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118050ef8;
L_0x600002c878e0 .cmp/eq 3, L_0x600002c877a0, L_0x118050f40;
L_0x600002c87480 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050f88;
L_0x600002c872a0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118050fd0;
L_0x600002c87340 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051018;
L_0x600002c87160 .cmp/eq 32, L_0x600002c87340, L_0x118051060;
S_0x12176f9b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12176f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fa8ab0_0 .net *"_ivl_11", 0 0, L_0x600002c86ee0;  1 drivers
v0x600002fa8b40_0 .net *"_ivl_12", 15 0, L_0x600002c86f80;  1 drivers
v0x600002fa8bd0_0 .net/s *"_ivl_4", 15 0, L_0x600002c87200;  1 drivers
v0x600002fa8c60_0 .net/s *"_ivl_6", 15 0, L_0x600002c87020;  1 drivers
v0x600002fa8cf0_0 .net/s "a_signed", 7 0, v0x600002fa8ea0_0;  1 drivers
v0x600002fa8d80_0 .net "act_in", 7 0, v0x600002faf840_0;  alias, 1 drivers
v0x600002fa8e10_0 .var "act_out", 7 0;
v0x600002fa8ea0_0 .var "act_reg", 7 0;
v0x600002fa8f30_0 .net "clear_acc", 0 0, L_0x60000369f020;  alias, 1 drivers
v0x600002fa8fc0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fa9050_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fa90e0_0 .net "load_weight", 0 0, L_0x60000369ee60;  alias, 1 drivers
v0x600002fa9170_0 .net/s "product", 15 0, L_0x600002c870c0;  1 drivers
v0x600002fa9200_0 .net/s "product_ext", 31 0, L_0x600002c86da0;  1 drivers
v0x600002fa9290_0 .net "psum_in", 31 0, v0x600002fa3cc0_0;  alias, 1 drivers
v0x600002fa9320_0 .var "psum_out", 31 0;
v0x600002fa93b0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fa9440_0 .net/s "w_signed", 7 0, v0x600002fa9560_0;  1 drivers
v0x600002fa94d0_0 .net "weight_in", 7 0, L_0x600002c873e0;  alias, 1 drivers
v0x600002fa9560_0 .var "weight_reg", 7 0;
L_0x600002c87200 .extend/s 16, v0x600002fa8ea0_0;
L_0x600002c87020 .extend/s 16, v0x600002fa9560_0;
L_0x600002c870c0 .arith/mult 16, L_0x600002c87200, L_0x600002c87020;
L_0x600002c86ee0 .part L_0x600002c870c0, 15, 1;
LS_0x600002c86f80_0_0 .concat [ 1 1 1 1], L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0;
LS_0x600002c86f80_0_4 .concat [ 1 1 1 1], L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0;
LS_0x600002c86f80_0_8 .concat [ 1 1 1 1], L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0;
LS_0x600002c86f80_0_12 .concat [ 1 1 1 1], L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0, L_0x600002c86ee0;
L_0x600002c86f80 .concat [ 4 4 4 4], LS_0x600002c86f80_0_0, LS_0x600002c86f80_0_4, LS_0x600002c86f80_0_8, LS_0x600002c86f80_0_12;
L_0x600002c86da0 .concat [ 16 16 0 0], L_0x600002c870c0, L_0x600002c86f80;
S_0x12176d1f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x121774650;
 .timescale 0 0;
P_0x6000008f4200 .param/l "col" 1 7 214, +C4<010>;
L_0x60000369f170 .functor AND 1, v0x600002fc3840_0, L_0x600002c86c60, C4<1>, C4<1>;
L_0x60000369eb50 .functor AND 1, L_0x600002c869e0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369f1e0 .functor OR 1, L_0x600002c86940, L_0x60000369eb50, C4<0>, C4<0>;
L_0x60000369f250 .functor AND 1, L_0x1180524a0, L_0x60000369f1e0, C4<1>, C4<1>;
L_0x60000369f2c0 .functor AND 1, L_0x60000369f250, L_0x600002c864e0, C4<1>, C4<1>;
v0x600002faab50_0 .net *"_ivl_0", 3 0, L_0x600002c86e40;  1 drivers
L_0x118051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002faabe0_0 .net/2u *"_ivl_11", 2 0, L_0x118051138;  1 drivers
v0x600002faac70_0 .net *"_ivl_13", 0 0, L_0x600002c86940;  1 drivers
L_0x118051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002faad00_0 .net/2u *"_ivl_15", 2 0, L_0x118051180;  1 drivers
v0x600002faad90_0 .net *"_ivl_17", 0 0, L_0x600002c869e0;  1 drivers
v0x600002faae20_0 .net *"_ivl_20", 0 0, L_0x60000369eb50;  1 drivers
v0x600002faaeb0_0 .net *"_ivl_22", 0 0, L_0x60000369f1e0;  1 drivers
v0x600002faaf40_0 .net *"_ivl_24", 0 0, L_0x60000369f250;  1 drivers
v0x600002faafd0_0 .net *"_ivl_25", 31 0, L_0x600002c86440;  1 drivers
L_0x1180511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fab060_0 .net *"_ivl_28", 15 0, L_0x1180511c8;  1 drivers
L_0x118051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fab0f0_0 .net/2u *"_ivl_29", 31 0, L_0x118051210;  1 drivers
L_0x1180510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fab180_0 .net *"_ivl_3", 1 0, L_0x1180510a8;  1 drivers
v0x600002fab210_0 .net *"_ivl_31", 0 0, L_0x600002c864e0;  1 drivers
L_0x1180510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002fab2a0_0 .net/2u *"_ivl_4", 3 0, L_0x1180510f0;  1 drivers
v0x600002fab330_0 .net *"_ivl_6", 0 0, L_0x600002c86c60;  1 drivers
v0x600002fab3c0_0 .net "do_clear", 0 0, L_0x60000369f2c0;  1 drivers
v0x600002fab450_0 .net "load_weight", 0 0, L_0x60000369f170;  1 drivers
v0x600002fab4e0_0 .net "weight_in", 7 0, L_0x600002c86d00;  1 drivers
L_0x600002c86e40 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x1180510a8;
L_0x600002c86c60 .cmp/eq 4, L_0x600002c86e40, L_0x1180510f0;
L_0x600002c86940 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051138;
L_0x600002c869e0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051180;
L_0x600002c86440 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x1180511c8;
L_0x600002c864e0 .cmp/eq 32, L_0x600002c86440, L_0x118051210;
S_0x12176d360 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12176d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a60c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002faa010_0 .net *"_ivl_11", 0 0, L_0x600002c86260;  1 drivers
v0x600002faa0a0_0 .net *"_ivl_12", 15 0, L_0x600002c86080;  1 drivers
v0x600002faa130_0 .net/s *"_ivl_4", 15 0, L_0x600002c86300;  1 drivers
v0x600002faa1c0_0 .net/s *"_ivl_6", 15 0, L_0x600002c863a0;  1 drivers
v0x600002faa250_0 .net/s "a_signed", 7 0, v0x600002faa400_0;  1 drivers
v0x600002faa2e0_0 .net "act_in", 7 0, v0x600002fa8e10_0;  alias, 1 drivers
v0x600002faa370_0 .var "act_out", 7 0;
v0x600002faa400_0 .var "act_reg", 7 0;
v0x600002faa490_0 .net "clear_acc", 0 0, L_0x60000369f2c0;  alias, 1 drivers
v0x600002faa520_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002faa5b0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002faa640_0 .net "load_weight", 0 0, L_0x60000369f170;  alias, 1 drivers
v0x600002faa6d0_0 .net/s "product", 15 0, L_0x600002c861c0;  1 drivers
v0x600002faa760_0 .net/s "product_ext", 31 0, L_0x600002c86120;  1 drivers
v0x600002faa7f0_0 .net "psum_in", 31 0, v0x600002fad290_0;  alias, 1 drivers
v0x600002faa880_0 .var "psum_out", 31 0;
v0x600002faa910_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002faa9a0_0 .net/s "w_signed", 7 0, v0x600002faaac0_0;  1 drivers
v0x600002faaa30_0 .net "weight_in", 7 0, L_0x600002c86d00;  alias, 1 drivers
v0x600002faaac0_0 .var "weight_reg", 7 0;
L_0x600002c86300 .extend/s 16, v0x600002faa400_0;
L_0x600002c863a0 .extend/s 16, v0x600002faaac0_0;
L_0x600002c861c0 .arith/mult 16, L_0x600002c86300, L_0x600002c863a0;
L_0x600002c86260 .part L_0x600002c861c0, 15, 1;
LS_0x600002c86080_0_0 .concat [ 1 1 1 1], L_0x600002c86260, L_0x600002c86260, L_0x600002c86260, L_0x600002c86260;
LS_0x600002c86080_0_4 .concat [ 1 1 1 1], L_0x600002c86260, L_0x600002c86260, L_0x600002c86260, L_0x600002c86260;
LS_0x600002c86080_0_8 .concat [ 1 1 1 1], L_0x600002c86260, L_0x600002c86260, L_0x600002c86260, L_0x600002c86260;
LS_0x600002c86080_0_12 .concat [ 1 1 1 1], L_0x600002c86260, L_0x600002c86260, L_0x600002c86260, L_0x600002c86260;
L_0x600002c86080 .concat [ 4 4 4 4], LS_0x600002c86080_0_0, LS_0x600002c86080_0_4, LS_0x600002c86080_0_8, LS_0x600002c86080_0_12;
L_0x600002c86120 .concat [ 16 16 0 0], L_0x600002c861c0, L_0x600002c86080;
S_0x12176aba0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x121774650;
 .timescale 0 0;
P_0x6000008f4300 .param/l "col" 1 7 214, +C4<011>;
L_0x60000369f410 .functor AND 1, v0x600002fc3840_0, L_0x600002c85fe0, C4<1>, C4<1>;
L_0x60000369f480 .functor AND 1, L_0x600002c85cc0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369f4f0 .functor OR 1, L_0x600002c85ea0, L_0x60000369f480, C4<0>, C4<0>;
L_0x60000369f560 .functor AND 1, L_0x1180524a0, L_0x60000369f4f0, C4<1>, C4<1>;
L_0x60000369f5d0 .functor AND 1, L_0x60000369f560, L_0x600002c85b80, C4<1>, C4<1>;
v0x600002fb4120_0 .net *"_ivl_0", 3 0, L_0x600002c85f40;  1 drivers
L_0x1180512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb41b0_0 .net/2u *"_ivl_11", 2 0, L_0x1180512e8;  1 drivers
v0x600002fb4240_0 .net *"_ivl_13", 0 0, L_0x600002c85ea0;  1 drivers
L_0x118051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb42d0_0 .net/2u *"_ivl_15", 2 0, L_0x118051330;  1 drivers
v0x600002fb4360_0 .net *"_ivl_17", 0 0, L_0x600002c85cc0;  1 drivers
v0x600002fb43f0_0 .net *"_ivl_20", 0 0, L_0x60000369f480;  1 drivers
v0x600002fb4480_0 .net *"_ivl_22", 0 0, L_0x60000369f4f0;  1 drivers
v0x600002fb4510_0 .net *"_ivl_24", 0 0, L_0x60000369f560;  1 drivers
v0x600002fb45a0_0 .net *"_ivl_25", 31 0, L_0x600002c85d60;  1 drivers
L_0x118051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb4630_0 .net *"_ivl_28", 15 0, L_0x118051378;  1 drivers
L_0x1180513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb46c0_0 .net/2u *"_ivl_29", 31 0, L_0x1180513c0;  1 drivers
L_0x118051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fb4750_0 .net *"_ivl_3", 1 0, L_0x118051258;  1 drivers
v0x600002fb47e0_0 .net *"_ivl_31", 0 0, L_0x600002c85b80;  1 drivers
L_0x1180512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002fb4870_0 .net/2u *"_ivl_4", 3 0, L_0x1180512a0;  1 drivers
v0x600002fb4900_0 .net *"_ivl_6", 0 0, L_0x600002c85fe0;  1 drivers
v0x600002fb4990_0 .net "do_clear", 0 0, L_0x60000369f5d0;  1 drivers
v0x600002fb4a20_0 .net "load_weight", 0 0, L_0x60000369f410;  1 drivers
v0x600002fb4ab0_0 .net "weight_in", 7 0, L_0x600002c85e00;  1 drivers
L_0x600002c85f40 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118051258;
L_0x600002c85fe0 .cmp/eq 4, L_0x600002c85f40, L_0x1180512a0;
L_0x600002c85ea0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180512e8;
L_0x600002c85cc0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051330;
L_0x600002c85d60 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051378;
L_0x600002c85b80 .cmp/eq 32, L_0x600002c85d60, L_0x1180513c0;
S_0x12176ad10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12176aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fab570_0 .net *"_ivl_11", 0 0, L_0x600002c85900;  1 drivers
v0x600002fab600_0 .net *"_ivl_12", 15 0, L_0x600002c859a0;  1 drivers
v0x600002fab690_0 .net/s *"_ivl_4", 15 0, L_0x600002c85c20;  1 drivers
v0x600002fab720_0 .net/s *"_ivl_6", 15 0, L_0x600002c85a40;  1 drivers
v0x600002fab7b0_0 .net/s "a_signed", 7 0, v0x600002fab960_0;  1 drivers
v0x600002fab840_0 .net "act_in", 7 0, v0x600002faa370_0;  alias, 1 drivers
v0x600002fab8d0_0 .var "act_out", 7 0;
v0x600002fab960_0 .var "act_reg", 7 0;
v0x600002fab9f0_0 .net "clear_acc", 0 0, L_0x60000369f5d0;  alias, 1 drivers
v0x600002faba80_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fabb10_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fabba0_0 .net "load_weight", 0 0, L_0x60000369f410;  alias, 1 drivers
v0x600002fabc30_0 .net/s "product", 15 0, L_0x600002c85ae0;  1 drivers
v0x600002fabcc0_0 .net/s "product_ext", 31 0, L_0x600002c857c0;  1 drivers
v0x600002fabd50_0 .net "psum_in", 31 0, v0x600002fae7f0_0;  alias, 1 drivers
v0x600002fabde0_0 .var "psum_out", 31 0;
v0x600002fabe70_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fabf00_0 .net/s "w_signed", 7 0, v0x600002fb4090_0;  1 drivers
v0x600002fb4000_0 .net "weight_in", 7 0, L_0x600002c85e00;  alias, 1 drivers
v0x600002fb4090_0 .var "weight_reg", 7 0;
L_0x600002c85c20 .extend/s 16, v0x600002fab960_0;
L_0x600002c85a40 .extend/s 16, v0x600002fb4090_0;
L_0x600002c85ae0 .arith/mult 16, L_0x600002c85c20, L_0x600002c85a40;
L_0x600002c85900 .part L_0x600002c85ae0, 15, 1;
LS_0x600002c859a0_0_0 .concat [ 1 1 1 1], L_0x600002c85900, L_0x600002c85900, L_0x600002c85900, L_0x600002c85900;
LS_0x600002c859a0_0_4 .concat [ 1 1 1 1], L_0x600002c85900, L_0x600002c85900, L_0x600002c85900, L_0x600002c85900;
LS_0x600002c859a0_0_8 .concat [ 1 1 1 1], L_0x600002c85900, L_0x600002c85900, L_0x600002c85900, L_0x600002c85900;
LS_0x600002c859a0_0_12 .concat [ 1 1 1 1], L_0x600002c85900, L_0x600002c85900, L_0x600002c85900, L_0x600002c85900;
L_0x600002c859a0 .concat [ 4 4 4 4], LS_0x600002c859a0_0_0, LS_0x600002c859a0_0_4, LS_0x600002c859a0_0_8, LS_0x600002c859a0_0_12;
L_0x600002c857c0 .concat [ 16 16 0 0], L_0x600002c85ae0, L_0x600002c859a0;
S_0x121768550 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4400 .param/l "row" 1 7 213, +C4<010>;
S_0x1217686c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x121768550;
 .timescale 0 0;
P_0x6000008f4480 .param/l "col" 1 7 214, +C4<00>;
L_0x60000369f720 .functor AND 1, v0x600002fc3840_0, L_0x600002c85680, C4<1>, C4<1>;
L_0x60000369f790 .functor AND 1, L_0x600002c855e0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369f800 .functor OR 1, L_0x600002c85540, L_0x60000369f790, C4<0>, C4<0>;
L_0x60000369f870 .functor AND 1, L_0x1180524a0, L_0x60000369f800, C4<1>, C4<1>;
L_0x60000369f8e0 .functor AND 1, L_0x60000369f870, L_0x600002c854a0, C4<1>, C4<1>;
v0x600002fb5680_0 .net *"_ivl_0", 2 0, L_0x600002c85860;  1 drivers
L_0x118051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb5710_0 .net/2u *"_ivl_11", 2 0, L_0x118051498;  1 drivers
v0x600002fb57a0_0 .net *"_ivl_13", 0 0, L_0x600002c85540;  1 drivers
L_0x1180514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb5830_0 .net/2u *"_ivl_15", 2 0, L_0x1180514e0;  1 drivers
v0x600002fb58c0_0 .net *"_ivl_17", 0 0, L_0x600002c855e0;  1 drivers
v0x600002fb5950_0 .net *"_ivl_20", 0 0, L_0x60000369f790;  1 drivers
v0x600002fb59e0_0 .net *"_ivl_22", 0 0, L_0x60000369f800;  1 drivers
v0x600002fb5a70_0 .net *"_ivl_24", 0 0, L_0x60000369f870;  1 drivers
v0x600002fb5b00_0 .net *"_ivl_25", 31 0, L_0x600002c85400;  1 drivers
L_0x118051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb5b90_0 .net *"_ivl_28", 15 0, L_0x118051528;  1 drivers
L_0x118051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb5c20_0 .net/2u *"_ivl_29", 31 0, L_0x118051570;  1 drivers
L_0x118051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fb5cb0_0 .net *"_ivl_3", 0 0, L_0x118051408;  1 drivers
v0x600002fb5d40_0 .net *"_ivl_31", 0 0, L_0x600002c854a0;  1 drivers
L_0x118051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb5dd0_0 .net/2u *"_ivl_4", 2 0, L_0x118051450;  1 drivers
v0x600002fb5e60_0 .net *"_ivl_6", 0 0, L_0x600002c85680;  1 drivers
v0x600002fb5ef0_0 .net "do_clear", 0 0, L_0x60000369f8e0;  1 drivers
v0x600002fb5f80_0 .net "load_weight", 0 0, L_0x60000369f720;  1 drivers
v0x600002fb6010_0 .net "weight_in", 7 0, L_0x600002c85720;  1 drivers
L_0x600002c85860 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118051408;
L_0x600002c85680 .cmp/eq 3, L_0x600002c85860, L_0x118051450;
L_0x600002c85540 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051498;
L_0x600002c855e0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180514e0;
L_0x600002c85400 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051528;
L_0x600002c854a0 .cmp/eq 32, L_0x600002c85400, L_0x118051570;
S_0x121765f00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1217686c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a6140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb4b40_0 .net *"_ivl_11", 0 0, L_0x600002c85220;  1 drivers
v0x600002fb4bd0_0 .net *"_ivl_12", 15 0, L_0x600002c85040;  1 drivers
v0x600002fb4c60_0 .net/s *"_ivl_4", 15 0, L_0x600002c852c0;  1 drivers
v0x600002fb4cf0_0 .net/s *"_ivl_6", 15 0, L_0x600002c85360;  1 drivers
v0x600002fb4d80_0 .net/s "a_signed", 7 0, v0x600002fb4f30_0;  1 drivers
v0x600002fb4e10_0 .net "act_in", 7 0, L_0x60000369d420;  alias, 1 drivers
v0x600002fb4ea0_0 .var "act_out", 7 0;
v0x600002fb4f30_0 .var "act_reg", 7 0;
v0x600002fb4fc0_0 .net "clear_acc", 0 0, L_0x60000369f8e0;  alias, 1 drivers
v0x600002fb5050_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb50e0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb5170_0 .net "load_weight", 0 0, L_0x60000369f720;  alias, 1 drivers
v0x600002fb5200_0 .net/s "product", 15 0, L_0x600002c85180;  1 drivers
v0x600002fb5290_0 .net/s "product_ext", 31 0, L_0x600002c850e0;  1 drivers
v0x600002fb5320_0 .net "psum_in", 31 0, v0x600002fafd50_0;  alias, 1 drivers
v0x600002fb53b0_0 .var "psum_out", 31 0;
v0x600002fb5440_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb54d0_0 .net/s "w_signed", 7 0, v0x600002fb55f0_0;  1 drivers
v0x600002fb5560_0 .net "weight_in", 7 0, L_0x600002c85720;  alias, 1 drivers
v0x600002fb55f0_0 .var "weight_reg", 7 0;
L_0x600002c852c0 .extend/s 16, v0x600002fb4f30_0;
L_0x600002c85360 .extend/s 16, v0x600002fb55f0_0;
L_0x600002c85180 .arith/mult 16, L_0x600002c852c0, L_0x600002c85360;
L_0x600002c85220 .part L_0x600002c85180, 15, 1;
LS_0x600002c85040_0_0 .concat [ 1 1 1 1], L_0x600002c85220, L_0x600002c85220, L_0x600002c85220, L_0x600002c85220;
LS_0x600002c85040_0_4 .concat [ 1 1 1 1], L_0x600002c85220, L_0x600002c85220, L_0x600002c85220, L_0x600002c85220;
LS_0x600002c85040_0_8 .concat [ 1 1 1 1], L_0x600002c85220, L_0x600002c85220, L_0x600002c85220, L_0x600002c85220;
LS_0x600002c85040_0_12 .concat [ 1 1 1 1], L_0x600002c85220, L_0x600002c85220, L_0x600002c85220, L_0x600002c85220;
L_0x600002c85040 .concat [ 4 4 4 4], LS_0x600002c85040_0_0, LS_0x600002c85040_0_4, LS_0x600002c85040_0_8, LS_0x600002c85040_0_12;
L_0x600002c850e0 .concat [ 16 16 0 0], L_0x600002c85180, L_0x600002c85040;
S_0x121766070 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x121768550;
 .timescale 0 0;
P_0x6000008f4580 .param/l "col" 1 7 214, +C4<01>;
L_0x60000369fa30 .functor AND 1, v0x600002fc3840_0, L_0x600002c84fa0, C4<1>, C4<1>;
L_0x60000369faa0 .functor AND 1, L_0x600002c84c80, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369fb10 .functor OR 1, L_0x600002c84e60, L_0x60000369faa0, C4<0>, C4<0>;
L_0x60000369fb80 .functor AND 1, L_0x1180524a0, L_0x60000369fb10, C4<1>, C4<1>;
L_0x60000369fbf0 .functor AND 1, L_0x60000369fb80, L_0x600002c86800, C4<1>, C4<1>;
v0x600002fb6be0_0 .net *"_ivl_0", 2 0, L_0x600002c84f00;  1 drivers
L_0x118051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb6c70_0 .net/2u *"_ivl_11", 2 0, L_0x118051648;  1 drivers
v0x600002fb6d00_0 .net *"_ivl_13", 0 0, L_0x600002c84e60;  1 drivers
L_0x118051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb6d90_0 .net/2u *"_ivl_15", 2 0, L_0x118051690;  1 drivers
v0x600002fb6e20_0 .net *"_ivl_17", 0 0, L_0x600002c84c80;  1 drivers
v0x600002fb6eb0_0 .net *"_ivl_20", 0 0, L_0x60000369faa0;  1 drivers
v0x600002fb6f40_0 .net *"_ivl_22", 0 0, L_0x60000369fb10;  1 drivers
v0x600002fb6fd0_0 .net *"_ivl_24", 0 0, L_0x60000369fb80;  1 drivers
v0x600002fb7060_0 .net *"_ivl_25", 31 0, L_0x600002c84d20;  1 drivers
L_0x1180516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb70f0_0 .net *"_ivl_28", 15 0, L_0x1180516d8;  1 drivers
L_0x118051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb7180_0 .net/2u *"_ivl_29", 31 0, L_0x118051720;  1 drivers
L_0x1180515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fb7210_0 .net *"_ivl_3", 0 0, L_0x1180515b8;  1 drivers
v0x600002fb72a0_0 .net *"_ivl_31", 0 0, L_0x600002c86800;  1 drivers
L_0x118051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002fb7330_0 .net/2u *"_ivl_4", 2 0, L_0x118051600;  1 drivers
v0x600002fb73c0_0 .net *"_ivl_6", 0 0, L_0x600002c84fa0;  1 drivers
v0x600002fb7450_0 .net "do_clear", 0 0, L_0x60000369fbf0;  1 drivers
v0x600002fb74e0_0 .net "load_weight", 0 0, L_0x60000369fa30;  1 drivers
v0x600002fb7570_0 .net "weight_in", 7 0, L_0x600002c84dc0;  1 drivers
L_0x600002c84f00 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x1180515b8;
L_0x600002c84fa0 .cmp/eq 3, L_0x600002c84f00, L_0x118051600;
L_0x600002c84e60 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051648;
L_0x600002c84c80 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051690;
L_0x600002c84d20 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x1180516d8;
L_0x600002c86800 .cmp/eq 32, L_0x600002c84d20, L_0x118051720;
S_0x1217638b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x121766070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a5e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a5e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb60a0_0 .net *"_ivl_11", 0 0, L_0x600002c86580;  1 drivers
v0x600002fb6130_0 .net *"_ivl_12", 15 0, L_0x600002c86620;  1 drivers
v0x600002fb61c0_0 .net/s *"_ivl_4", 15 0, L_0x600002c868a0;  1 drivers
v0x600002fb6250_0 .net/s *"_ivl_6", 15 0, L_0x600002c866c0;  1 drivers
v0x600002fb62e0_0 .net/s "a_signed", 7 0, v0x600002fb6490_0;  1 drivers
v0x600002fb6370_0 .net "act_in", 7 0, v0x600002fb4ea0_0;  alias, 1 drivers
v0x600002fb6400_0 .var "act_out", 7 0;
v0x600002fb6490_0 .var "act_reg", 7 0;
v0x600002fb6520_0 .net "clear_acc", 0 0, L_0x60000369fbf0;  alias, 1 drivers
v0x600002fb65b0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb6640_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb66d0_0 .net "load_weight", 0 0, L_0x60000369fa30;  alias, 1 drivers
v0x600002fb6760_0 .net/s "product", 15 0, L_0x600002c86760;  1 drivers
v0x600002fb67f0_0 .net/s "product_ext", 31 0, L_0x600002c84960;  1 drivers
v0x600002fb6880_0 .net "psum_in", 31 0, v0x600002fa9320_0;  alias, 1 drivers
v0x600002fb6910_0 .var "psum_out", 31 0;
v0x600002fb69a0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb6a30_0 .net/s "w_signed", 7 0, v0x600002fb6b50_0;  1 drivers
v0x600002fb6ac0_0 .net "weight_in", 7 0, L_0x600002c84dc0;  alias, 1 drivers
v0x600002fb6b50_0 .var "weight_reg", 7 0;
L_0x600002c868a0 .extend/s 16, v0x600002fb6490_0;
L_0x600002c866c0 .extend/s 16, v0x600002fb6b50_0;
L_0x600002c86760 .arith/mult 16, L_0x600002c868a0, L_0x600002c866c0;
L_0x600002c86580 .part L_0x600002c86760, 15, 1;
LS_0x600002c86620_0_0 .concat [ 1 1 1 1], L_0x600002c86580, L_0x600002c86580, L_0x600002c86580, L_0x600002c86580;
LS_0x600002c86620_0_4 .concat [ 1 1 1 1], L_0x600002c86580, L_0x600002c86580, L_0x600002c86580, L_0x600002c86580;
LS_0x600002c86620_0_8 .concat [ 1 1 1 1], L_0x600002c86580, L_0x600002c86580, L_0x600002c86580, L_0x600002c86580;
LS_0x600002c86620_0_12 .concat [ 1 1 1 1], L_0x600002c86580, L_0x600002c86580, L_0x600002c86580, L_0x600002c86580;
L_0x600002c86620 .concat [ 4 4 4 4], LS_0x600002c86620_0_0, LS_0x600002c86620_0_4, LS_0x600002c86620_0_8, LS_0x600002c86620_0_12;
L_0x600002c84960 .concat [ 16 16 0 0], L_0x600002c86760, L_0x600002c86620;
S_0x121763a20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x121768550;
 .timescale 0 0;
P_0x6000008f4680 .param/l "col" 1 7 214, +C4<010>;
L_0x60000369fd40 .functor AND 1, v0x600002fc3840_0, L_0x600002c84b40, C4<1>, C4<1>;
L_0x60000369fdb0 .functor AND 1, L_0x600002c87c00, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x60000369fe20 .functor OR 1, L_0x600002c87d40, L_0x60000369fdb0, C4<0>, C4<0>;
L_0x60000369fe90 .functor AND 1, L_0x1180524a0, L_0x60000369fe20, C4<1>, C4<1>;
L_0x60000369ff00 .functor AND 1, L_0x60000369fe90, L_0x600002c87980, C4<1>, C4<1>;
v0x600002fb01b0_0 .net *"_ivl_0", 3 0, L_0x600002c84a00;  1 drivers
L_0x1180517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb0240_0 .net/2u *"_ivl_11", 2 0, L_0x1180517f8;  1 drivers
v0x600002fb02d0_0 .net *"_ivl_13", 0 0, L_0x600002c87d40;  1 drivers
L_0x118051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb0360_0 .net/2u *"_ivl_15", 2 0, L_0x118051840;  1 drivers
v0x600002fb03f0_0 .net *"_ivl_17", 0 0, L_0x600002c87c00;  1 drivers
v0x600002fb0480_0 .net *"_ivl_20", 0 0, L_0x60000369fdb0;  1 drivers
v0x600002fb0510_0 .net *"_ivl_22", 0 0, L_0x60000369fe20;  1 drivers
v0x600002fb05a0_0 .net *"_ivl_24", 0 0, L_0x60000369fe90;  1 drivers
v0x600002fb0630_0 .net *"_ivl_25", 31 0, L_0x600002c87ac0;  1 drivers
L_0x118051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb06c0_0 .net *"_ivl_28", 15 0, L_0x118051888;  1 drivers
L_0x1180518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb0750_0 .net/2u *"_ivl_29", 31 0, L_0x1180518d0;  1 drivers
L_0x118051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fb07e0_0 .net *"_ivl_3", 1 0, L_0x118051768;  1 drivers
v0x600002fb0870_0 .net *"_ivl_31", 0 0, L_0x600002c87980;  1 drivers
L_0x1180517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002fb0900_0 .net/2u *"_ivl_4", 3 0, L_0x1180517b0;  1 drivers
v0x600002fb0990_0 .net *"_ivl_6", 0 0, L_0x600002c84b40;  1 drivers
v0x600002fb0a20_0 .net "do_clear", 0 0, L_0x60000369ff00;  1 drivers
v0x600002fb0ab0_0 .net "load_weight", 0 0, L_0x60000369fd40;  1 drivers
v0x600002fb0b40_0 .net "weight_in", 7 0, L_0x600002c84be0;  1 drivers
L_0x600002c84a00 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118051768;
L_0x600002c84b40 .cmp/eq 4, L_0x600002c84a00, L_0x1180517b0;
L_0x600002c87d40 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180517f8;
L_0x600002c87c00 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051840;
L_0x600002c87ac0 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051888;
L_0x600002c87980 .cmp/eq 32, L_0x600002c87ac0, L_0x1180518d0;
S_0x121761260 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x121763a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a6040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb7600_0 .net *"_ivl_11", 0 0, L_0x600002c8c1e0;  1 drivers
v0x600002fb7690_0 .net *"_ivl_12", 15 0, L_0x600002c8c280;  1 drivers
v0x600002fb7720_0 .net/s *"_ivl_4", 15 0, L_0x600002c8c000;  1 drivers
v0x600002fb77b0_0 .net/s *"_ivl_6", 15 0, L_0x600002c8c0a0;  1 drivers
v0x600002fb7840_0 .net/s "a_signed", 7 0, v0x600002fb79f0_0;  1 drivers
v0x600002fb78d0_0 .net "act_in", 7 0, v0x600002fb6400_0;  alias, 1 drivers
v0x600002fb7960_0 .var "act_out", 7 0;
v0x600002fb79f0_0 .var "act_reg", 7 0;
v0x600002fb7a80_0 .net "clear_acc", 0 0, L_0x60000369ff00;  alias, 1 drivers
v0x600002fb7b10_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb7ba0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb7c30_0 .net "load_weight", 0 0, L_0x60000369fd40;  alias, 1 drivers
v0x600002fb7cc0_0 .net/s "product", 15 0, L_0x600002c8c140;  1 drivers
v0x600002fb7d50_0 .net/s "product_ext", 31 0, L_0x600002c8c320;  1 drivers
v0x600002fb7de0_0 .net "psum_in", 31 0, v0x600002faa880_0;  alias, 1 drivers
v0x600002fb7e70_0 .var "psum_out", 31 0;
v0x600002fb7f00_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb0000_0 .net/s "w_signed", 7 0, v0x600002fb0120_0;  1 drivers
v0x600002fb0090_0 .net "weight_in", 7 0, L_0x600002c84be0;  alias, 1 drivers
v0x600002fb0120_0 .var "weight_reg", 7 0;
L_0x600002c8c000 .extend/s 16, v0x600002fb79f0_0;
L_0x600002c8c0a0 .extend/s 16, v0x600002fb0120_0;
L_0x600002c8c140 .arith/mult 16, L_0x600002c8c000, L_0x600002c8c0a0;
L_0x600002c8c1e0 .part L_0x600002c8c140, 15, 1;
LS_0x600002c8c280_0_0 .concat [ 1 1 1 1], L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0;
LS_0x600002c8c280_0_4 .concat [ 1 1 1 1], L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0;
LS_0x600002c8c280_0_8 .concat [ 1 1 1 1], L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0;
LS_0x600002c8c280_0_12 .concat [ 1 1 1 1], L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0, L_0x600002c8c1e0;
L_0x600002c8c280 .concat [ 4 4 4 4], LS_0x600002c8c280_0_0, LS_0x600002c8c280_0_4, LS_0x600002c8c280_0_8, LS_0x600002c8c280_0_12;
L_0x600002c8c320 .concat [ 16 16 0 0], L_0x600002c8c140, L_0x600002c8c280;
S_0x1217613d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x121768550;
 .timescale 0 0;
P_0x6000008f4780 .param/l "col" 1 7 214, +C4<011>;
L_0x600003693b10 .functor AND 1, v0x600002fc3840_0, L_0x600002c8c460, C4<1>, C4<1>;
L_0x6000036936b0 .functor AND 1, L_0x600002c8c640, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x600003693250 .functor OR 1, L_0x600002c8c5a0, L_0x6000036936b0, C4<0>, C4<0>;
L_0x600003692df0 .functor AND 1, L_0x1180524a0, L_0x600003693250, C4<1>, C4<1>;
L_0x600003692990 .functor AND 1, L_0x600003692df0, L_0x600002c8c780, C4<1>, C4<1>;
v0x600002fb1710_0 .net *"_ivl_0", 3 0, L_0x600002c8c3c0;  1 drivers
L_0x1180519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb17a0_0 .net/2u *"_ivl_11", 2 0, L_0x1180519a8;  1 drivers
v0x600002fb1830_0 .net *"_ivl_13", 0 0, L_0x600002c8c5a0;  1 drivers
L_0x1180519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb18c0_0 .net/2u *"_ivl_15", 2 0, L_0x1180519f0;  1 drivers
v0x600002fb1950_0 .net *"_ivl_17", 0 0, L_0x600002c8c640;  1 drivers
v0x600002fb19e0_0 .net *"_ivl_20", 0 0, L_0x6000036936b0;  1 drivers
v0x600002fb1a70_0 .net *"_ivl_22", 0 0, L_0x600003693250;  1 drivers
v0x600002fb1b00_0 .net *"_ivl_24", 0 0, L_0x600003692df0;  1 drivers
v0x600002fb1b90_0 .net *"_ivl_25", 31 0, L_0x600002c8c6e0;  1 drivers
L_0x118051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb1c20_0 .net *"_ivl_28", 15 0, L_0x118051a38;  1 drivers
L_0x118051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb1cb0_0 .net/2u *"_ivl_29", 31 0, L_0x118051a80;  1 drivers
L_0x118051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fb1d40_0 .net *"_ivl_3", 1 0, L_0x118051918;  1 drivers
v0x600002fb1dd0_0 .net *"_ivl_31", 0 0, L_0x600002c8c780;  1 drivers
L_0x118051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002fb1e60_0 .net/2u *"_ivl_4", 3 0, L_0x118051960;  1 drivers
v0x600002fb1ef0_0 .net *"_ivl_6", 0 0, L_0x600002c8c460;  1 drivers
v0x600002fb1f80_0 .net "do_clear", 0 0, L_0x600003692990;  1 drivers
v0x600002fb2010_0 .net "load_weight", 0 0, L_0x600003693b10;  1 drivers
v0x600002fb20a0_0 .net "weight_in", 7 0, L_0x600002c8c500;  1 drivers
L_0x600002c8c3c0 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118051918;
L_0x600002c8c460 .cmp/eq 4, L_0x600002c8c3c0, L_0x118051960;
L_0x600002c8c5a0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180519a8;
L_0x600002c8c640 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180519f0;
L_0x600002c8c6e0 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051a38;
L_0x600002c8c780 .cmp/eq 32, L_0x600002c8c6e0, L_0x118051a80;
S_0x12175ec10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1217613d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a61c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb0bd0_0 .net *"_ivl_11", 0 0, L_0x600002c8ca00;  1 drivers
v0x600002fb0c60_0 .net *"_ivl_12", 15 0, L_0x600002c8caa0;  1 drivers
v0x600002fb0cf0_0 .net/s *"_ivl_4", 15 0, L_0x600002c8c820;  1 drivers
v0x600002fb0d80_0 .net/s *"_ivl_6", 15 0, L_0x600002c8c8c0;  1 drivers
v0x600002fb0e10_0 .net/s "a_signed", 7 0, v0x600002fb0fc0_0;  1 drivers
v0x600002fb0ea0_0 .net "act_in", 7 0, v0x600002fb7960_0;  alias, 1 drivers
v0x600002fb0f30_0 .var "act_out", 7 0;
v0x600002fb0fc0_0 .var "act_reg", 7 0;
v0x600002fb1050_0 .net "clear_acc", 0 0, L_0x600003692990;  alias, 1 drivers
v0x600002fb10e0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb1170_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb1200_0 .net "load_weight", 0 0, L_0x600003693b10;  alias, 1 drivers
v0x600002fb1290_0 .net/s "product", 15 0, L_0x600002c8c960;  1 drivers
v0x600002fb1320_0 .net/s "product_ext", 31 0, L_0x600002c8cb40;  1 drivers
v0x600002fb13b0_0 .net "psum_in", 31 0, v0x600002fabde0_0;  alias, 1 drivers
v0x600002fb1440_0 .var "psum_out", 31 0;
v0x600002fb14d0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb1560_0 .net/s "w_signed", 7 0, v0x600002fb1680_0;  1 drivers
v0x600002fb15f0_0 .net "weight_in", 7 0, L_0x600002c8c500;  alias, 1 drivers
v0x600002fb1680_0 .var "weight_reg", 7 0;
L_0x600002c8c820 .extend/s 16, v0x600002fb0fc0_0;
L_0x600002c8c8c0 .extend/s 16, v0x600002fb1680_0;
L_0x600002c8c960 .arith/mult 16, L_0x600002c8c820, L_0x600002c8c8c0;
L_0x600002c8ca00 .part L_0x600002c8c960, 15, 1;
LS_0x600002c8caa0_0_0 .concat [ 1 1 1 1], L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00;
LS_0x600002c8caa0_0_4 .concat [ 1 1 1 1], L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00;
LS_0x600002c8caa0_0_8 .concat [ 1 1 1 1], L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00;
LS_0x600002c8caa0_0_12 .concat [ 1 1 1 1], L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00, L_0x600002c8ca00;
L_0x600002c8caa0 .concat [ 4 4 4 4], LS_0x600002c8caa0_0_0, LS_0x600002c8caa0_0_4, LS_0x600002c8caa0_0_8, LS_0x600002c8caa0_0_12;
L_0x600002c8cb40 .concat [ 16 16 0 0], L_0x600002c8c960, L_0x600002c8caa0;
S_0x12175ed80 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4880 .param/l "row" 1 7 213, +C4<011>;
S_0x12175c5c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12175ed80;
 .timescale 0 0;
P_0x6000008f4900 .param/l "col" 1 7 214, +C4<00>;
L_0x600003691c70 .functor AND 1, v0x600002fc3840_0, L_0x600002c8cc80, C4<1>, C4<1>;
L_0x600003691810 .functor AND 1, L_0x600002c8ce60, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x6000036913b0 .functor OR 1, L_0x600002c8cdc0, L_0x600003691810, C4<0>, C4<0>;
L_0x600003690f50 .functor AND 1, L_0x1180524a0, L_0x6000036913b0, C4<1>, C4<1>;
L_0x600003690af0 .functor AND 1, L_0x600003690f50, L_0x600002c8cfa0, C4<1>, C4<1>;
v0x600002fb2c70_0 .net *"_ivl_0", 2 0, L_0x600002c8cbe0;  1 drivers
L_0x118051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fb2d00_0 .net/2u *"_ivl_11", 2 0, L_0x118051b58;  1 drivers
v0x600002fb2d90_0 .net *"_ivl_13", 0 0, L_0x600002c8cdc0;  1 drivers
L_0x118051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb2e20_0 .net/2u *"_ivl_15", 2 0, L_0x118051ba0;  1 drivers
v0x600002fb2eb0_0 .net *"_ivl_17", 0 0, L_0x600002c8ce60;  1 drivers
v0x600002fb2f40_0 .net *"_ivl_20", 0 0, L_0x600003691810;  1 drivers
v0x600002fb2fd0_0 .net *"_ivl_22", 0 0, L_0x6000036913b0;  1 drivers
v0x600002fb3060_0 .net *"_ivl_24", 0 0, L_0x600003690f50;  1 drivers
v0x600002fb30f0_0 .net *"_ivl_25", 31 0, L_0x600002c8cf00;  1 drivers
L_0x118051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb3180_0 .net *"_ivl_28", 15 0, L_0x118051be8;  1 drivers
L_0x118051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fb3210_0 .net/2u *"_ivl_29", 31 0, L_0x118051c30;  1 drivers
L_0x118051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fb32a0_0 .net *"_ivl_3", 0 0, L_0x118051ac8;  1 drivers
v0x600002fb3330_0 .net *"_ivl_31", 0 0, L_0x600002c8cfa0;  1 drivers
L_0x118051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fb33c0_0 .net/2u *"_ivl_4", 2 0, L_0x118051b10;  1 drivers
v0x600002fb3450_0 .net *"_ivl_6", 0 0, L_0x600002c8cc80;  1 drivers
v0x600002fb34e0_0 .net "do_clear", 0 0, L_0x600003690af0;  1 drivers
v0x600002fb3570_0 .net "load_weight", 0 0, L_0x600003691c70;  1 drivers
v0x600002fb3600_0 .net "weight_in", 7 0, L_0x600002c8cd20;  1 drivers
L_0x600002c8cbe0 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118051ac8;
L_0x600002c8cc80 .cmp/eq 3, L_0x600002c8cbe0, L_0x118051b10;
L_0x600002c8cdc0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051b58;
L_0x600002c8ce60 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051ba0;
L_0x600002c8cf00 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051be8;
L_0x600002c8cfa0 .cmp/eq 32, L_0x600002c8cf00, L_0x118051c30;
S_0x12175c730 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12175c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a6240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb2130_0 .net *"_ivl_11", 0 0, L_0x600002c8d220;  1 drivers
v0x600002fb21c0_0 .net *"_ivl_12", 15 0, L_0x600002c8d2c0;  1 drivers
v0x600002fb2250_0 .net/s *"_ivl_4", 15 0, L_0x600002c8d040;  1 drivers
v0x600002fb22e0_0 .net/s *"_ivl_6", 15 0, L_0x600002c8d0e0;  1 drivers
v0x600002fb2370_0 .net/s "a_signed", 7 0, v0x600002fb2520_0;  1 drivers
v0x600002fb2400_0 .net "act_in", 7 0, L_0x60000369d2d0;  alias, 1 drivers
v0x600002fb2490_0 .var "act_out", 7 0;
v0x600002fb2520_0 .var "act_reg", 7 0;
v0x600002fb25b0_0 .net "clear_acc", 0 0, L_0x600003690af0;  alias, 1 drivers
v0x600002fb2640_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb26d0_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb2760_0 .net "load_weight", 0 0, L_0x600003691c70;  alias, 1 drivers
v0x600002fb27f0_0 .net/s "product", 15 0, L_0x600002c8d180;  1 drivers
v0x600002fb2880_0 .net/s "product_ext", 31 0, L_0x600002c8d360;  1 drivers
v0x600002fb2910_0 .net "psum_in", 31 0, v0x600002fb53b0_0;  alias, 1 drivers
v0x600002fb29a0_0 .var "psum_out", 31 0;
v0x600002fb2a30_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fb2ac0_0 .net/s "w_signed", 7 0, v0x600002fb2be0_0;  1 drivers
v0x600002fb2b50_0 .net "weight_in", 7 0, L_0x600002c8cd20;  alias, 1 drivers
v0x600002fb2be0_0 .var "weight_reg", 7 0;
L_0x600002c8d040 .extend/s 16, v0x600002fb2520_0;
L_0x600002c8d0e0 .extend/s 16, v0x600002fb2be0_0;
L_0x600002c8d180 .arith/mult 16, L_0x600002c8d040, L_0x600002c8d0e0;
L_0x600002c8d220 .part L_0x600002c8d180, 15, 1;
LS_0x600002c8d2c0_0_0 .concat [ 1 1 1 1], L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220;
LS_0x600002c8d2c0_0_4 .concat [ 1 1 1 1], L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220;
LS_0x600002c8d2c0_0_8 .concat [ 1 1 1 1], L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220;
LS_0x600002c8d2c0_0_12 .concat [ 1 1 1 1], L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220, L_0x600002c8d220;
L_0x600002c8d2c0 .concat [ 4 4 4 4], LS_0x600002c8d2c0_0_0, LS_0x600002c8d2c0_0_4, LS_0x600002c8d2c0_0_8, LS_0x600002c8d2c0_0_12;
L_0x600002c8d360 .concat [ 16 16 0 0], L_0x600002c8d180, L_0x600002c8d2c0;
S_0x12179a810 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12175ed80;
 .timescale 0 0;
P_0x6000008f4a00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000036974f0 .functor AND 1, v0x600002fc3840_0, L_0x600002c8d4a0, C4<1>, C4<1>;
L_0x600003697560 .functor AND 1, L_0x600002c8d680, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x6000036975d0 .functor OR 1, L_0x600002c8d5e0, L_0x600003697560, C4<0>, C4<0>;
L_0x6000036976b0 .functor AND 1, L_0x1180524a0, L_0x6000036975d0, C4<1>, C4<1>;
L_0x600003697db0 .functor AND 1, L_0x6000036976b0, L_0x600002c8d7c0, C4<1>, C4<1>;
v0x600002fbc240_0 .net *"_ivl_0", 2 0, L_0x600002c8d400;  1 drivers
L_0x118051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fbc2d0_0 .net/2u *"_ivl_11", 2 0, L_0x118051d08;  1 drivers
v0x600002fbc360_0 .net *"_ivl_13", 0 0, L_0x600002c8d5e0;  1 drivers
L_0x118051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fbc3f0_0 .net/2u *"_ivl_15", 2 0, L_0x118051d50;  1 drivers
v0x600002fbc480_0 .net *"_ivl_17", 0 0, L_0x600002c8d680;  1 drivers
v0x600002fbc510_0 .net *"_ivl_20", 0 0, L_0x600003697560;  1 drivers
v0x600002fbc5a0_0 .net *"_ivl_22", 0 0, L_0x6000036975d0;  1 drivers
v0x600002fbc630_0 .net *"_ivl_24", 0 0, L_0x6000036976b0;  1 drivers
v0x600002fbc6c0_0 .net *"_ivl_25", 31 0, L_0x600002c8d720;  1 drivers
L_0x118051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbc750_0 .net *"_ivl_28", 15 0, L_0x118051d98;  1 drivers
L_0x118051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbc7e0_0 .net/2u *"_ivl_29", 31 0, L_0x118051de0;  1 drivers
L_0x118051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fbc870_0 .net *"_ivl_3", 0 0, L_0x118051c78;  1 drivers
v0x600002fbc900_0 .net *"_ivl_31", 0 0, L_0x600002c8d7c0;  1 drivers
L_0x118051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002fbc990_0 .net/2u *"_ivl_4", 2 0, L_0x118051cc0;  1 drivers
v0x600002fbca20_0 .net *"_ivl_6", 0 0, L_0x600002c8d4a0;  1 drivers
v0x600002fbcab0_0 .net "do_clear", 0 0, L_0x600003697db0;  1 drivers
v0x600002fbcb40_0 .net "load_weight", 0 0, L_0x6000036974f0;  1 drivers
v0x600002fbcbd0_0 .net "weight_in", 7 0, L_0x600002c8d540;  1 drivers
L_0x600002c8d400 .concat [ 2 1 0 0], v0x600002fc37b0_0, L_0x118051c78;
L_0x600002c8d4a0 .cmp/eq 3, L_0x600002c8d400, L_0x118051cc0;
L_0x600002c8d5e0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051d08;
L_0x600002c8d680 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051d50;
L_0x600002c8d720 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051d98;
L_0x600002c8d7c0 .cmp/eq 32, L_0x600002c8d720, L_0x118051de0;
S_0x12179a980 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12179a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a62c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fb3690_0 .net *"_ivl_11", 0 0, L_0x600002c8da40;  1 drivers
v0x600002fb3720_0 .net *"_ivl_12", 15 0, L_0x600002c8dae0;  1 drivers
v0x600002fb37b0_0 .net/s *"_ivl_4", 15 0, L_0x600002c8d860;  1 drivers
v0x600002fb3840_0 .net/s *"_ivl_6", 15 0, L_0x600002c8d900;  1 drivers
v0x600002fb38d0_0 .net/s "a_signed", 7 0, v0x600002fb3a80_0;  1 drivers
v0x600002fb3960_0 .net "act_in", 7 0, v0x600002fb2490_0;  alias, 1 drivers
v0x600002fb39f0_0 .var "act_out", 7 0;
v0x600002fb3a80_0 .var "act_reg", 7 0;
v0x600002fb3b10_0 .net "clear_acc", 0 0, L_0x600003697db0;  alias, 1 drivers
v0x600002fb3ba0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb3c30_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fb3cc0_0 .net "load_weight", 0 0, L_0x6000036974f0;  alias, 1 drivers
v0x600002fb3d50_0 .net/s "product", 15 0, L_0x600002c8d9a0;  1 drivers
v0x600002fb3de0_0 .net/s "product_ext", 31 0, L_0x600002c8db80;  1 drivers
v0x600002fb3e70_0 .net "psum_in", 31 0, v0x600002fb6910_0;  alias, 1 drivers
v0x600002fb3f00_0 .var "psum_out", 31 0;
v0x600002fbc000_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fbc090_0 .net/s "w_signed", 7 0, v0x600002fbc1b0_0;  1 drivers
v0x600002fbc120_0 .net "weight_in", 7 0, L_0x600002c8d540;  alias, 1 drivers
v0x600002fbc1b0_0 .var "weight_reg", 7 0;
L_0x600002c8d860 .extend/s 16, v0x600002fb3a80_0;
L_0x600002c8d900 .extend/s 16, v0x600002fbc1b0_0;
L_0x600002c8d9a0 .arith/mult 16, L_0x600002c8d860, L_0x600002c8d900;
L_0x600002c8da40 .part L_0x600002c8d9a0, 15, 1;
LS_0x600002c8dae0_0_0 .concat [ 1 1 1 1], L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40;
LS_0x600002c8dae0_0_4 .concat [ 1 1 1 1], L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40;
LS_0x600002c8dae0_0_8 .concat [ 1 1 1 1], L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40;
LS_0x600002c8dae0_0_12 .concat [ 1 1 1 1], L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40, L_0x600002c8da40;
L_0x600002c8dae0 .concat [ 4 4 4 4], LS_0x600002c8dae0_0_0, LS_0x600002c8dae0_0_4, LS_0x600002c8dae0_0_8, LS_0x600002c8dae0_0_12;
L_0x600002c8db80 .concat [ 16 16 0 0], L_0x600002c8d9a0, L_0x600002c8dae0;
S_0x12179ae90 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12175ed80;
 .timescale 0 0;
P_0x6000008f4b00 .param/l "col" 1 7 214, +C4<010>;
L_0x600003697c60 .functor AND 1, v0x600002fc3840_0, L_0x600002c8dcc0, C4<1>, C4<1>;
L_0x600003697b80 .functor AND 1, L_0x600002c8dea0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x600003697bf0 .functor OR 1, L_0x600002c8de00, L_0x600003697b80, C4<0>, C4<0>;
L_0x600003698000 .functor AND 1, L_0x1180524a0, L_0x600003697bf0, C4<1>, C4<1>;
L_0x600003698070 .functor AND 1, L_0x600003698000, L_0x600002c8dfe0, C4<1>, C4<1>;
v0x600002fbd7a0_0 .net *"_ivl_0", 3 0, L_0x600002c8dc20;  1 drivers
L_0x118051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fbd830_0 .net/2u *"_ivl_11", 2 0, L_0x118051eb8;  1 drivers
v0x600002fbd8c0_0 .net *"_ivl_13", 0 0, L_0x600002c8de00;  1 drivers
L_0x118051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fbd950_0 .net/2u *"_ivl_15", 2 0, L_0x118051f00;  1 drivers
v0x600002fbd9e0_0 .net *"_ivl_17", 0 0, L_0x600002c8dea0;  1 drivers
v0x600002fbda70_0 .net *"_ivl_20", 0 0, L_0x600003697b80;  1 drivers
v0x600002fbdb00_0 .net *"_ivl_22", 0 0, L_0x600003697bf0;  1 drivers
v0x600002fbdb90_0 .net *"_ivl_24", 0 0, L_0x600003698000;  1 drivers
v0x600002fbdc20_0 .net *"_ivl_25", 31 0, L_0x600002c8df40;  1 drivers
L_0x118051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbdcb0_0 .net *"_ivl_28", 15 0, L_0x118051f48;  1 drivers
L_0x118051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbdd40_0 .net/2u *"_ivl_29", 31 0, L_0x118051f90;  1 drivers
L_0x118051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fbddd0_0 .net *"_ivl_3", 1 0, L_0x118051e28;  1 drivers
v0x600002fbde60_0 .net *"_ivl_31", 0 0, L_0x600002c8dfe0;  1 drivers
L_0x118051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002fbdef0_0 .net/2u *"_ivl_4", 3 0, L_0x118051e70;  1 drivers
v0x600002fbdf80_0 .net *"_ivl_6", 0 0, L_0x600002c8dcc0;  1 drivers
v0x600002fbe010_0 .net "do_clear", 0 0, L_0x600003698070;  1 drivers
v0x600002fbe0a0_0 .net "load_weight", 0 0, L_0x600003697c60;  1 drivers
v0x600002fbe130_0 .net "weight_in", 7 0, L_0x600002c8dd60;  1 drivers
L_0x600002c8dc20 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118051e28;
L_0x600002c8dcc0 .cmp/eq 4, L_0x600002c8dc20, L_0x118051e70;
L_0x600002c8de00 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051eb8;
L_0x600002c8dea0 .cmp/eq 3, v0x600002fb95f0_0, L_0x118051f00;
L_0x600002c8df40 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x118051f48;
L_0x600002c8dfe0 .cmp/eq 32, L_0x600002c8df40, L_0x118051f90;
S_0x12179b000 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12179ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a6340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fbcc60_0 .net *"_ivl_11", 0 0, L_0x600002c8e260;  1 drivers
v0x600002fbccf0_0 .net *"_ivl_12", 15 0, L_0x600002c8e300;  1 drivers
v0x600002fbcd80_0 .net/s *"_ivl_4", 15 0, L_0x600002c8e080;  1 drivers
v0x600002fbce10_0 .net/s *"_ivl_6", 15 0, L_0x600002c8e120;  1 drivers
v0x600002fbcea0_0 .net/s "a_signed", 7 0, v0x600002fbd050_0;  1 drivers
v0x600002fbcf30_0 .net "act_in", 7 0, v0x600002fb39f0_0;  alias, 1 drivers
v0x600002fbcfc0_0 .var "act_out", 7 0;
v0x600002fbd050_0 .var "act_reg", 7 0;
v0x600002fbd0e0_0 .net "clear_acc", 0 0, L_0x600003698070;  alias, 1 drivers
v0x600002fbd170_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fbd200_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fbd290_0 .net "load_weight", 0 0, L_0x600003697c60;  alias, 1 drivers
v0x600002fbd320_0 .net/s "product", 15 0, L_0x600002c8e1c0;  1 drivers
v0x600002fbd3b0_0 .net/s "product_ext", 31 0, L_0x600002c8e3a0;  1 drivers
v0x600002fbd440_0 .net "psum_in", 31 0, v0x600002fb7e70_0;  alias, 1 drivers
v0x600002fbd4d0_0 .var "psum_out", 31 0;
v0x600002fbd560_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fbd5f0_0 .net/s "w_signed", 7 0, v0x600002fbd710_0;  1 drivers
v0x600002fbd680_0 .net "weight_in", 7 0, L_0x600002c8dd60;  alias, 1 drivers
v0x600002fbd710_0 .var "weight_reg", 7 0;
L_0x600002c8e080 .extend/s 16, v0x600002fbd050_0;
L_0x600002c8e120 .extend/s 16, v0x600002fbd710_0;
L_0x600002c8e1c0 .arith/mult 16, L_0x600002c8e080, L_0x600002c8e120;
L_0x600002c8e260 .part L_0x600002c8e1c0, 15, 1;
LS_0x600002c8e300_0_0 .concat [ 1 1 1 1], L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260;
LS_0x600002c8e300_0_4 .concat [ 1 1 1 1], L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260;
LS_0x600002c8e300_0_8 .concat [ 1 1 1 1], L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260;
LS_0x600002c8e300_0_12 .concat [ 1 1 1 1], L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260, L_0x600002c8e260;
L_0x600002c8e300 .concat [ 4 4 4 4], LS_0x600002c8e300_0_0, LS_0x600002c8e300_0_4, LS_0x600002c8e300_0_8, LS_0x600002c8e300_0_12;
L_0x600002c8e3a0 .concat [ 16 16 0 0], L_0x600002c8e1c0, L_0x600002c8e300;
S_0x121751f30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12175ed80;
 .timescale 0 0;
P_0x6000008f4c00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000036981c0 .functor AND 1, v0x600002fc3840_0, L_0x600002c8e4e0, C4<1>, C4<1>;
L_0x600003698230 .functor AND 1, L_0x600002c8e6c0, v0x600002fc22e0_0, C4<1>, C4<1>;
L_0x6000036982a0 .functor OR 1, L_0x600002c8e620, L_0x600003698230, C4<0>, C4<0>;
L_0x600003698310 .functor AND 1, L_0x1180524a0, L_0x6000036982a0, C4<1>, C4<1>;
L_0x600003698380 .functor AND 1, L_0x600003698310, L_0x600002c8e800, C4<1>, C4<1>;
v0x600002fbed00_0 .net *"_ivl_0", 3 0, L_0x600002c8e440;  1 drivers
L_0x118052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002fbed90_0 .net/2u *"_ivl_11", 2 0, L_0x118052068;  1 drivers
v0x600002fbee20_0 .net *"_ivl_13", 0 0, L_0x600002c8e620;  1 drivers
L_0x1180520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fbeeb0_0 .net/2u *"_ivl_15", 2 0, L_0x1180520b0;  1 drivers
v0x600002fbef40_0 .net *"_ivl_17", 0 0, L_0x600002c8e6c0;  1 drivers
v0x600002fbefd0_0 .net *"_ivl_20", 0 0, L_0x600003698230;  1 drivers
v0x600002fbf060_0 .net *"_ivl_22", 0 0, L_0x6000036982a0;  1 drivers
v0x600002fbf0f0_0 .net *"_ivl_24", 0 0, L_0x600003698310;  1 drivers
v0x600002fbf180_0 .net *"_ivl_25", 31 0, L_0x600002c8e760;  1 drivers
L_0x1180520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbf210_0 .net *"_ivl_28", 15 0, L_0x1180520f8;  1 drivers
L_0x118052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002fbf2a0_0 .net/2u *"_ivl_29", 31 0, L_0x118052140;  1 drivers
L_0x118051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fbf330_0 .net *"_ivl_3", 1 0, L_0x118051fd8;  1 drivers
v0x600002fbf3c0_0 .net *"_ivl_31", 0 0, L_0x600002c8e800;  1 drivers
L_0x118052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002fbf450_0 .net/2u *"_ivl_4", 3 0, L_0x118052020;  1 drivers
v0x600002fbf4e0_0 .net *"_ivl_6", 0 0, L_0x600002c8e4e0;  1 drivers
v0x600002fbf570_0 .net "do_clear", 0 0, L_0x600003698380;  1 drivers
v0x600002fbf600_0 .net "load_weight", 0 0, L_0x6000036981c0;  1 drivers
v0x600002fbf690_0 .net "weight_in", 7 0, L_0x600002c8e580;  1 drivers
L_0x600002c8e440 .concat [ 2 2 0 0], v0x600002fc37b0_0, L_0x118051fd8;
L_0x600002c8e4e0 .cmp/eq 4, L_0x600002c8e440, L_0x118052020;
L_0x600002c8e620 .cmp/eq 3, v0x600002fb95f0_0, L_0x118052068;
L_0x600002c8e6c0 .cmp/eq 3, v0x600002fb95f0_0, L_0x1180520b0;
L_0x600002c8e760 .concat [ 16 16 0 0], v0x600002fb8cf0_0, L_0x1180520f8;
L_0x600002c8e800 .cmp/eq 32, L_0x600002c8e760, L_0x118052140;
S_0x12178fb00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x121751f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000033a6380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000033a63c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002fbe1c0_0 .net *"_ivl_11", 0 0, L_0x600002c8ea80;  1 drivers
v0x600002fbe250_0 .net *"_ivl_12", 15 0, L_0x600002c8eb20;  1 drivers
v0x600002fbe2e0_0 .net/s *"_ivl_4", 15 0, L_0x600002c8e8a0;  1 drivers
v0x600002fbe370_0 .net/s *"_ivl_6", 15 0, L_0x600002c8e940;  1 drivers
v0x600002fbe400_0 .net/s "a_signed", 7 0, v0x600002fbe5b0_0;  1 drivers
v0x600002fbe490_0 .net "act_in", 7 0, v0x600002fbcfc0_0;  alias, 1 drivers
v0x600002fbe520_0 .var "act_out", 7 0;
v0x600002fbe5b0_0 .var "act_reg", 7 0;
v0x600002fbe640_0 .net "clear_acc", 0 0, L_0x600003698380;  alias, 1 drivers
v0x600002fbe6d0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fbe760_0 .net "enable", 0 0, L_0x600003698b60;  alias, 1 drivers
v0x600002fbe7f0_0 .net "load_weight", 0 0, L_0x6000036981c0;  alias, 1 drivers
v0x600002fbe880_0 .net/s "product", 15 0, L_0x600002c8e9e0;  1 drivers
v0x600002fbe910_0 .net/s "product_ext", 31 0, L_0x600002c8ebc0;  1 drivers
v0x600002fbe9a0_0 .net "psum_in", 31 0, v0x600002fb1440_0;  alias, 1 drivers
v0x600002fbea30_0 .var "psum_out", 31 0;
v0x600002fbeac0_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fbeb50_0 .net/s "w_signed", 7 0, v0x600002fbec70_0;  1 drivers
v0x600002fbebe0_0 .net "weight_in", 7 0, L_0x600002c8e580;  alias, 1 drivers
v0x600002fbec70_0 .var "weight_reg", 7 0;
L_0x600002c8e8a0 .extend/s 16, v0x600002fbe5b0_0;
L_0x600002c8e940 .extend/s 16, v0x600002fbec70_0;
L_0x600002c8e9e0 .arith/mult 16, L_0x600002c8e8a0, L_0x600002c8e940;
L_0x600002c8ea80 .part L_0x600002c8e9e0, 15, 1;
LS_0x600002c8eb20_0_0 .concat [ 1 1 1 1], L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80;
LS_0x600002c8eb20_0_4 .concat [ 1 1 1 1], L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80;
LS_0x600002c8eb20_0_8 .concat [ 1 1 1 1], L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80;
LS_0x600002c8eb20_0_12 .concat [ 1 1 1 1], L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80, L_0x600002c8ea80;
L_0x600002c8eb20 .concat [ 4 4 4 4], LS_0x600002c8eb20_0_0, LS_0x600002c8eb20_0_4, LS_0x600002c8eb20_0_8, LS_0x600002c8eb20_0_12;
L_0x600002c8ebc0 .concat [ 16 16 0 0], L_0x600002c8e9e0, L_0x600002c8eb20;
S_0x121795060 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4d00 .param/l "row" 1 7 198, +C4<00>;
L_0x60000369d500 .functor BUFZ 8, v0x600002fa14d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1217951d0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4d80 .param/l "row" 1 7 198, +C4<01>;
L_0x60000369d3b0 .functor BUFZ 8, v0x600002fa17a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x121788540 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4e00 .param/l "row" 1 7 198, +C4<010>;
L_0x60000369d420 .functor BUFZ 8, v0x600002fa1a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1217886b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4e80 .param/l "row" 1 7 198, +C4<011>;
L_0x60000369d2d0 .functor BUFZ 8, v0x600002fa1d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x121788820 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4f00 .param/l "col" 1 7 279, +C4<00>;
L_0x600003698850 .functor BUFZ 32, v0x600002fa1170_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002fbf720_0 .net *"_ivl_2", 31 0, L_0x600003698850;  1 drivers
S_0x121788990 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f4f80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000036988c0 .functor BUFZ 32, v0x600002fa1290_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002fbf7b0_0 .net *"_ivl_2", 31 0, L_0x6000036988c0;  1 drivers
S_0x121757aa0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5000 .param/l "col" 1 7 279, +C4<010>;
L_0x600003698930 .functor BUFZ 32, v0x600002fa13b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002fbf840_0 .net *"_ivl_2", 31 0, L_0x600003698930;  1 drivers
S_0x121757c10 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5080 .param/l "col" 1 7 279, +C4<011>;
L_0x6000036989a0 .functor BUFZ 32, L_0x6000036987e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002fbf8d0_0 .net *"_ivl_2", 31 0, L_0x6000036989a0;  1 drivers
S_0x121757d80 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5100 .param/l "col" 1 7 206, +C4<00>;
S_0x121757ef0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5180 .param/l "col" 1 7 206, +C4<01>;
S_0x121758b50 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5200 .param/l "col" 1 7 206, +C4<010>;
S_0x121758cc0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x121778080;
 .timescale 0 0;
P_0x6000008f5280 .param/l "col" 1 7 206, +C4<011>;
S_0x121759030 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1217594e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12178f1b0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12178f1f0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12178f230 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12178f270 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12178f2b0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12178f2f0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003699960 .functor BUFZ 256, v0x600002fc4090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000036999d0 .functor BUFZ 256, v0x600002fc4bd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003699a40 .functor BUFZ 256, v0x600002fbb960_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002fbaf40_0 .var/i "b", 31 0;
v0x600002fbafd0 .array "bank_addr", 3 0, 7 0;
v0x600002fbb060_0 .net "bank_dma", 1 0, L_0x600002c8a760;  1 drivers
v0x600002fbb0f0_0 .var "bank_dma_d", 1 0;
v0x600002fbb180_0 .net "bank_mxu_a", 1 0, L_0x600002c8a580;  1 drivers
v0x600002fbb210_0 .var "bank_mxu_a_d", 1 0;
v0x600002fbb2a0_0 .net "bank_mxu_o", 1 0, L_0x600002c8a620;  1 drivers
v0x600002fbb330_0 .net "bank_mxu_w", 1 0, L_0x600002c8a4e0;  1 drivers
v0x600002fbb3c0_0 .var "bank_mxu_w_d", 1 0;
v0x600002fbb450 .array "bank_rdata", 3 0;
v0x600002fbb450_0 .net v0x600002fbb450 0, 255 0, v0x600002fb9b90_0; 1 drivers
v0x600002fbb450_1 .net v0x600002fbb450 1, 255 0, v0x600002fba0a0_0; 1 drivers
v0x600002fbb450_2 .net v0x600002fbb450 2, 255 0, v0x600002fba5b0_0; 1 drivers
v0x600002fbb450_3 .net v0x600002fbb450 3, 255 0, v0x600002fbaac0_0; 1 drivers
v0x600002fbb4e0_0 .var "bank_re", 3 0;
v0x600002fbb570_0 .net "bank_vpu", 1 0, L_0x600002c8a6c0;  1 drivers
v0x600002fbb600_0 .var "bank_vpu_d", 1 0;
v0x600002fbb690 .array "bank_wdata", 3 0, 255 0;
v0x600002fbb720_0 .var "bank_we", 3 0;
v0x600002fbb7b0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fbb840_0 .net "dma_addr", 19 0, v0x600002fa5a70_0;  alias, 1 drivers
v0x600002fbb8d0_0 .net "dma_rdata", 255 0, L_0x600003699a40;  alias, 1 drivers
v0x600002fbb960_0 .var "dma_rdata_reg", 255 0;
v0x600002fbb9f0_0 .net "dma_re", 0 0, L_0x600003699420;  alias, 1 drivers
v0x600002fbba80_0 .net "dma_ready", 0 0, L_0x600002c8ada0;  alias, 1 drivers
v0x600002fbbb10_0 .net "dma_wdata", 255 0, L_0x600003699340;  alias, 1 drivers
v0x600002fbbba0_0 .net "dma_we", 0 0, L_0x6000036993b0;  alias, 1 drivers
v0x600002fbbc30_0 .var "grant_dma", 3 0;
v0x600002fbbcc0_0 .var "grant_mxu_a", 3 0;
v0x600002fbbd50_0 .var "grant_mxu_o", 3 0;
v0x600002fbbde0_0 .var "grant_mxu_w", 3 0;
v0x600002fbbe70_0 .var "grant_vpu", 3 0;
v0x600002fbbf00_0 .net "mxu_a_addr", 19 0, L_0x600002c8f980;  alias, 1 drivers
v0x600002fc4000_0 .net "mxu_a_rdata", 255 0, L_0x600003699960;  alias, 1 drivers
v0x600002fc4090_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002fc4120_0 .net "mxu_a_re", 0 0, L_0x600002c8fa20;  alias, 1 drivers
v0x600002fc41b0_0 .net "mxu_a_ready", 0 0, L_0x600002c8ac60;  alias, 1 drivers
v0x600002fc4240_0 .net "mxu_o_addr", 19 0, L_0x600002c8fc00;  alias, 1 drivers
v0x600002fc42d0_0 .net "mxu_o_ready", 0 0, L_0x600002c8ad00;  alias, 1 drivers
v0x600002fc4360_0 .net "mxu_o_wdata", 255 0, L_0x600002c8fde0;  alias, 1 drivers
v0x600002fc43f0_0 .net "mxu_o_we", 0 0, L_0x600003698e00;  alias, 1 drivers
v0x600002fc4480_0 .net "mxu_w_addr", 19 0, L_0x600002c8f700;  alias, 1 drivers
v0x600002fc4510_0 .net "mxu_w_rdata", 255 0, v0x600002fc45a0_0;  alias, 1 drivers
v0x600002fc45a0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002fc4630_0 .net "mxu_w_re", 0 0, L_0x600002c8f7a0;  alias, 1 drivers
v0x600002fc46c0_0 .net "mxu_w_ready", 0 0, L_0x600002c8ab20;  alias, 1 drivers
v0x600002fc4750_0 .var "req_dma", 3 0;
v0x600002fc47e0_0 .var "req_mxu_a", 3 0;
v0x600002fc4870_0 .var "req_mxu_o", 3 0;
v0x600002fc4900_0 .var "req_mxu_w", 3 0;
v0x600002fc4990_0 .var "req_vpu", 3 0;
v0x600002fc4a20_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fc4ab0_0 .net "vpu_addr", 19 0, v0x600002fc6370_0;  alias, 1 drivers
v0x600002fc4b40_0 .net "vpu_rdata", 255 0, L_0x6000036999d0;  alias, 1 drivers
v0x600002fc4bd0_0 .var "vpu_rdata_reg", 255 0;
v0x600002fc4c60_0 .net "vpu_re", 0 0, L_0x6000036991f0;  alias, 1 drivers
v0x600002fc4cf0_0 .net "vpu_ready", 0 0, L_0x600002c8abc0;  alias, 1 drivers
v0x600002fc4d80_0 .net "vpu_wdata", 255 0, L_0x600003699110;  alias, 1 drivers
v0x600002fc4e10_0 .net "vpu_we", 0 0, L_0x600003699180;  alias, 1 drivers
v0x600002fc4ea0_0 .net "word_dma", 7 0, L_0x600002c8aa80;  1 drivers
v0x600002fc4f30_0 .net "word_mxu_a", 7 0, L_0x600002c8a8a0;  1 drivers
v0x600002fc4fc0_0 .net "word_mxu_o", 7 0, L_0x600002c8a940;  1 drivers
v0x600002fc5050_0 .net "word_mxu_w", 7 0, L_0x600002c8a800;  1 drivers
v0x600002fc50e0_0 .net "word_vpu", 7 0, L_0x600002c8a9e0;  1 drivers
E_0x6000008f5a80/0 .event anyedge, v0x600002fbb3c0_0, v0x600002fb9b90_0, v0x600002fba0a0_0, v0x600002fba5b0_0;
E_0x6000008f5a80/1 .event anyedge, v0x600002fbaac0_0, v0x600002fbb210_0, v0x600002fbb600_0, v0x600002fbb0f0_0;
E_0x6000008f5a80 .event/or E_0x6000008f5a80/0, E_0x6000008f5a80/1;
E_0x6000008f5b00/0 .event anyedge, v0x600002fc4900_0, v0x600002fc47e0_0, v0x600002fc4870_0, v0x600002fc4990_0;
E_0x6000008f5b00/1 .event anyedge, v0x600002fc4750_0, v0x600002fbbde0_0, v0x600002fc5050_0, v0x600002fbbcc0_0;
E_0x6000008f5b00/2 .event anyedge, v0x600002fc4f30_0, v0x600002fbbd50_0, v0x600002fc4fc0_0, v0x600002fc4360_0;
E_0x6000008f5b00/3 .event anyedge, v0x600002fbbe70_0, v0x600002fc50e0_0, v0x600002fc4d80_0, v0x600002fc4e10_0;
E_0x6000008f5b00/4 .event anyedge, v0x600002fc4c60_0, v0x600002fbbc30_0, v0x600002fc4ea0_0, v0x600002fa5d40_0;
E_0x6000008f5b00/5 .event anyedge, v0x600002fa5e60_0, v0x600002fa5b90_0;
E_0x6000008f5b00 .event/or E_0x6000008f5b00/0, E_0x6000008f5b00/1, E_0x6000008f5b00/2, E_0x6000008f5b00/3, E_0x6000008f5b00/4, E_0x6000008f5b00/5;
E_0x6000008f5b40/0 .event anyedge, v0x600002fc4630_0, v0x600002fbb330_0, v0x600002fc4120_0, v0x600002fbb180_0;
E_0x6000008f5b40/1 .event anyedge, v0x600002fc43f0_0, v0x600002fbb2a0_0, v0x600002fc4e10_0, v0x600002fc4c60_0;
E_0x6000008f5b40/2 .event anyedge, v0x600002fbb570_0, v0x600002fa5e60_0, v0x600002fa5b90_0, v0x600002fbb060_0;
E_0x6000008f5b40 .event/or E_0x6000008f5b40/0, E_0x6000008f5b40/1, E_0x6000008f5b40/2;
L_0x600002c89fe0 .part v0x600002fbb720_0, 0, 1;
L_0x600002c8a080 .part v0x600002fbb4e0_0, 0, 1;
L_0x600002c8a120 .part v0x600002fbb720_0, 1, 1;
L_0x600002c8a1c0 .part v0x600002fbb4e0_0, 1, 1;
L_0x600002c8a260 .part v0x600002fbb720_0, 2, 1;
L_0x600002c8a300 .part v0x600002fbb4e0_0, 2, 1;
L_0x600002c8a3a0 .part v0x600002fbb720_0, 3, 1;
L_0x600002c8a440 .part v0x600002fbb4e0_0, 3, 1;
L_0x600002c8a4e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002c8f700 (v0x600002fbad00_0) S_0x121789e30;
L_0x600002c8a580 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002c8f980 (v0x600002fbad00_0) S_0x121789e30;
L_0x600002c8a620 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002c8fc00 (v0x600002fbad00_0) S_0x121789e30;
L_0x600002c8a6c0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600002fc6370_0 (v0x600002fbad00_0) S_0x121789e30;
L_0x600002c8a760 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600002fa5a70_0 (v0x600002fbad00_0) S_0x121789e30;
L_0x600002c8a800 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002c8f700 (v0x600002fbae20_0) S_0x121789fa0;
L_0x600002c8a8a0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002c8f980 (v0x600002fbae20_0) S_0x121789fa0;
L_0x600002c8a940 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002c8fc00 (v0x600002fbae20_0) S_0x121789fa0;
L_0x600002c8a9e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600002fc6370_0 (v0x600002fbae20_0) S_0x121789fa0;
L_0x600002c8aa80 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600002fa5a70_0 (v0x600002fbae20_0) S_0x121789fa0;
L_0x600002c8ab20 .part/v v0x600002fbbde0_0, L_0x600002c8a4e0, 1;
L_0x600002c8ac60 .part/v v0x600002fbbcc0_0, L_0x600002c8a580, 1;
L_0x600002c8ad00 .part/v v0x600002fbbd50_0, L_0x600002c8a620, 1;
L_0x600002c8abc0 .part/v v0x600002fbbe70_0, L_0x600002c8a6c0, 1;
L_0x600002c8ada0 .part/v v0x600002fbbc30_0, L_0x600002c8a760, 1;
S_0x12178f330 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x121759030;
 .timescale 0 0;
P_0x6000008f5b80 .param/l "i" 1 9 184, +C4<00>;
S_0x121789420 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12178f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a5880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a58c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002fbafd0_0 .array/port v0x600002fbafd0, 0;
v0x600002fb9950_0 .net "addr", 7 0, v0x600002fbafd0_0;  1 drivers
v0x600002fb99e0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb9a70_0 .var/i "i", 31 0;
v0x600002fb9b00 .array "mem", 255 0, 255 0;
v0x600002fb9b90_0 .var "rdata", 255 0;
v0x600002fb9c20_0 .net "re", 0 0, L_0x600002c8a080;  1 drivers
v0x600002fbb690_0 .array/port v0x600002fbb690, 0;
v0x600002fb9cb0_0 .net "wdata", 255 0, v0x600002fbb690_0;  1 drivers
v0x600002fb9d40_0 .net "we", 0 0, L_0x600002c89fe0;  1 drivers
E_0x6000008f5c80 .event posedge, v0x600002fa4cf0_0;
S_0x121789590 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x121759030;
 .timescale 0 0;
P_0x6000008f5d00 .param/l "i" 1 9 184, +C4<01>;
S_0x121789700 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x121789590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a6400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a6440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002fbafd0_1 .array/port v0x600002fbafd0, 1;
v0x600002fb9e60_0 .net "addr", 7 0, v0x600002fbafd0_1;  1 drivers
v0x600002fb9ef0_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fb9f80_0 .var/i "i", 31 0;
v0x600002fba010 .array "mem", 255 0, 255 0;
v0x600002fba0a0_0 .var "rdata", 255 0;
v0x600002fba130_0 .net "re", 0 0, L_0x600002c8a1c0;  1 drivers
v0x600002fbb690_1 .array/port v0x600002fbb690, 1;
v0x600002fba1c0_0 .net "wdata", 255 0, v0x600002fbb690_1;  1 drivers
v0x600002fba250_0 .net "we", 0 0, L_0x600002c8a120;  1 drivers
S_0x121789870 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x121759030;
 .timescale 0 0;
P_0x6000008f5e40 .param/l "i" 1 9 184, +C4<010>;
S_0x1217899e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x121789870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a6480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a64c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002fbafd0_2 .array/port v0x600002fbafd0, 2;
v0x600002fba370_0 .net "addr", 7 0, v0x600002fbafd0_2;  1 drivers
v0x600002fba400_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fba490_0 .var/i "i", 31 0;
v0x600002fba520 .array "mem", 255 0, 255 0;
v0x600002fba5b0_0 .var "rdata", 255 0;
v0x600002fba640_0 .net "re", 0 0, L_0x600002c8a300;  1 drivers
v0x600002fbb690_2 .array/port v0x600002fbb690, 2;
v0x600002fba6d0_0 .net "wdata", 255 0, v0x600002fbb690_2;  1 drivers
v0x600002fba760_0 .net "we", 0 0, L_0x600002c8a260;  1 drivers
S_0x121789b50 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x121759030;
 .timescale 0 0;
P_0x6000008f5f80 .param/l "i" 1 9 184, +C4<011>;
S_0x121789cc0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x121789b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000033a6500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000033a6540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002fbafd0_3 .array/port v0x600002fbafd0, 3;
v0x600002fba880_0 .net "addr", 7 0, v0x600002fbafd0_3;  1 drivers
v0x600002fba910_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fba9a0_0 .var/i "i", 31 0;
v0x600002fbaa30 .array "mem", 255 0, 255 0;
v0x600002fbaac0_0 .var "rdata", 255 0;
v0x600002fbab50_0 .net "re", 0 0, L_0x600002c8a440;  1 drivers
v0x600002fbb690_3 .array/port v0x600002fbb690, 3;
v0x600002fbabe0_0 .net "wdata", 255 0, v0x600002fbb690_3;  1 drivers
v0x600002fbac70_0 .net "we", 0 0, L_0x600002c8a3a0;  1 drivers
S_0x121789e30 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x121759030;
 .timescale 0 0;
v0x600002fbad00_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x121789e30
TD_tb_stress_test.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002fbad00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002fbad00_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x121789fa0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x121759030;
 .timescale 0 0;
v0x600002fbae20_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x121789fa0
TD_tb_stress_test.dut.sram_inst.get_word ;
    %load/vec4 v0x600002fbae20_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12178a310 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1217594e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x122009200 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x122009240 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x122009280 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1220092c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x122009300 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x122009340 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x122009380 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1220093c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x122009400 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x122009440 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x122009480 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1220094c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x122009500 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x122009540 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x122009580 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1220095c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x122009600 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x122009640 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x122009680 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1220096c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x122009700 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x122009740 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x122009780 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1220097c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x122009800 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x122009840 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x122009880 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1220098c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x122009900 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003698f50 .functor BUFZ 256, L_0x600002c897c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003698fc0 .functor BUFZ 256, L_0x600002c89900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003699030 .functor BUFZ 1, v0x600002fc5b00_0, C4<0>, C4<0>, C4<0>;
L_0x600003699110 .functor BUFZ 256, v0x600002fc66d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003699180 .functor BUFZ 1, v0x600002fc67f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000036991f0 .functor BUFZ 1, v0x600002fc6520_0, C4<0>, C4<0>, C4<0>;
v0x600002fc5170_0 .net *"_ivl_48", 255 0, L_0x600002c897c0;  1 drivers
v0x600002fc5200_0 .net *"_ivl_50", 6 0, L_0x600002c89860;  1 drivers
L_0x118052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fc5290_0 .net *"_ivl_53", 1 0, L_0x118052848;  1 drivers
v0x600002fc5320_0 .net *"_ivl_56", 255 0, L_0x600002c89900;  1 drivers
v0x600002fc53b0_0 .net *"_ivl_58", 6 0, L_0x600002c899a0;  1 drivers
L_0x118052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002fc5440_0 .net *"_ivl_61", 1 0, L_0x118052890;  1 drivers
L_0x1180528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002fc54d0_0 .net/2u *"_ivl_64", 2 0, L_0x1180528d8;  1 drivers
v0x600002fc5560_0 .var "addr_reg", 19 0;
v0x600002fc55f0_0 .var "alu_result", 255 0;
v0x600002fc5680_0 .net "clk", 0 0, v0x600002fcd5f0_0;  alias, 1 drivers
v0x600002fc5710_0 .net "cmd", 127 0, v0x600002fa0ea0_0;  alias, 1 drivers
v0x600002fc57a0_0 .net "cmd_done", 0 0, L_0x600003699030;  alias, 1 drivers
v0x600002fc5830_0 .net "cmd_ready", 0 0, L_0x600002c89a40;  alias, 1 drivers
v0x600002fc58c0_0 .var "cmd_reg", 127 0;
v0x600002fc5950_0 .net "cmd_valid", 0 0, L_0x60000369da40;  alias, 1 drivers
v0x600002fc59e0_0 .net "count", 15 0, L_0x600002c89720;  1 drivers
v0x600002fc5a70_0 .var "count_reg", 15 0;
v0x600002fc5b00_0 .var "done_reg", 0 0;
v0x600002fc5b90_0 .var "elem_count", 15 0;
v0x600002fc5c20_0 .net "imm", 15 0, L_0x600002c895e0;  1 drivers
v0x600002fc5cb0_0 .var "imm_reg", 15 0;
v0x600002fc5d40_0 .var/i "lane", 31 0;
v0x600002fc5dd0 .array "lane_a", 15 0;
v0x600002fc5dd0_0 .net v0x600002fc5dd0 0, 15 0, L_0x600002c8ff20; 1 drivers
v0x600002fc5dd0_1 .net v0x600002fc5dd0 1, 15 0, L_0x600002c88000; 1 drivers
v0x600002fc5dd0_2 .net v0x600002fc5dd0 2, 15 0, L_0x600002c88140; 1 drivers
v0x600002fc5dd0_3 .net v0x600002fc5dd0 3, 15 0, L_0x600002c88280; 1 drivers
v0x600002fc5dd0_4 .net v0x600002fc5dd0 4, 15 0, L_0x600002c883c0; 1 drivers
v0x600002fc5dd0_5 .net v0x600002fc5dd0 5, 15 0, L_0x600002c88500; 1 drivers
v0x600002fc5dd0_6 .net v0x600002fc5dd0 6, 15 0, L_0x600002c88640; 1 drivers
v0x600002fc5dd0_7 .net v0x600002fc5dd0 7, 15 0, L_0x600002c88780; 1 drivers
v0x600002fc5dd0_8 .net v0x600002fc5dd0 8, 15 0, L_0x600002c888c0; 1 drivers
v0x600002fc5dd0_9 .net v0x600002fc5dd0 9, 15 0, L_0x600002c88a00; 1 drivers
v0x600002fc5dd0_10 .net v0x600002fc5dd0 10, 15 0, L_0x600002c88be0; 1 drivers
v0x600002fc5dd0_11 .net v0x600002fc5dd0 11, 15 0, L_0x600002c88c80; 1 drivers
v0x600002fc5dd0_12 .net v0x600002fc5dd0 12, 15 0, L_0x600002c88dc0; 1 drivers
v0x600002fc5dd0_13 .net v0x600002fc5dd0 13, 15 0, L_0x600002c88f00; 1 drivers
v0x600002fc5dd0_14 .net v0x600002fc5dd0 14, 15 0, L_0x600002c89040; 1 drivers
v0x600002fc5dd0_15 .net v0x600002fc5dd0 15, 15 0, L_0x600002c89180; 1 drivers
v0x600002fc5e60 .array "lane_b", 15 0;
v0x600002fc5e60_0 .net v0x600002fc5e60 0, 15 0, L_0x600002c87e80; 1 drivers
v0x600002fc5e60_1 .net v0x600002fc5e60 1, 15 0, L_0x600002c880a0; 1 drivers
v0x600002fc5e60_2 .net v0x600002fc5e60 2, 15 0, L_0x600002c881e0; 1 drivers
v0x600002fc5e60_3 .net v0x600002fc5e60 3, 15 0, L_0x600002c88320; 1 drivers
v0x600002fc5e60_4 .net v0x600002fc5e60 4, 15 0, L_0x600002c88460; 1 drivers
v0x600002fc5e60_5 .net v0x600002fc5e60 5, 15 0, L_0x600002c885a0; 1 drivers
v0x600002fc5e60_6 .net v0x600002fc5e60 6, 15 0, L_0x600002c886e0; 1 drivers
v0x600002fc5e60_7 .net v0x600002fc5e60 7, 15 0, L_0x600002c88820; 1 drivers
v0x600002fc5e60_8 .net v0x600002fc5e60 8, 15 0, L_0x600002c88960; 1 drivers
v0x600002fc5e60_9 .net v0x600002fc5e60 9, 15 0, L_0x600002c88b40; 1 drivers
v0x600002fc5e60_10 .net v0x600002fc5e60 10, 15 0, L_0x600002c88aa0; 1 drivers
v0x600002fc5e60_11 .net v0x600002fc5e60 11, 15 0, L_0x600002c88d20; 1 drivers
v0x600002fc5e60_12 .net v0x600002fc5e60 12, 15 0, L_0x600002c88e60; 1 drivers
v0x600002fc5e60_13 .net v0x600002fc5e60 13, 15 0, L_0x600002c88fa0; 1 drivers
v0x600002fc5e60_14 .net v0x600002fc5e60 14, 15 0, L_0x600002c890e0; 1 drivers
v0x600002fc5e60_15 .net v0x600002fc5e60 15, 15 0, L_0x600002c89220; 1 drivers
v0x600002fc5ef0 .array "lane_result", 15 0, 15 0;
v0x600002fc5f80_0 .net "mem_addr", 19 0, L_0x600002c89680;  1 drivers
v0x600002fc6010_0 .var "mem_addr_reg", 19 0;
v0x600002fc60a0_0 .net "opcode", 7 0, L_0x600002c892c0;  1 drivers
v0x600002fc6130_0 .var "reduce_result", 15 0;
v0x600002fc61c0 .array "reduce_tree", 79 0, 15 0;
v0x600002fc6250_0 .net "rst_n", 0 0, v0x600002fcdef0_0;  alias, 1 drivers
v0x600002fc62e0_0 .net "sram_addr", 19 0, v0x600002fc6370_0;  alias, 1 drivers
v0x600002fc6370_0 .var "sram_addr_reg", 19 0;
v0x600002fc6400_0 .net "sram_rdata", 255 0, L_0x6000036999d0;  alias, 1 drivers
v0x600002fc6490_0 .net "sram_re", 0 0, L_0x6000036991f0;  alias, 1 drivers
v0x600002fc6520_0 .var "sram_re_reg", 0 0;
v0x600002fc65b0_0 .net "sram_ready", 0 0, L_0x600002c8abc0;  alias, 1 drivers
v0x600002fc6640_0 .net "sram_wdata", 255 0, L_0x600003699110;  alias, 1 drivers
v0x600002fc66d0_0 .var "sram_wdata_reg", 255 0;
v0x600002fc6760_0 .net "sram_we", 0 0, L_0x600003699180;  alias, 1 drivers
v0x600002fc67f0_0 .var "sram_we_reg", 0 0;
v0x600002fc6880_0 .var/i "stage", 31 0;
v0x600002fc6910_0 .var "state", 2 0;
v0x600002fc69a0_0 .net "subop", 7 0, L_0x600002c89360;  1 drivers
v0x600002fc6a30_0 .var "subop_reg", 7 0;
v0x600002fc6ac0_0 .net "vd", 4 0, L_0x600002c89400;  1 drivers
v0x600002fc6b50_0 .var "vd_reg", 4 0;
v0x600002fc6be0 .array "vrf", 31 0, 255 0;
v0x600002fc6c70_0 .net "vs1", 4 0, L_0x600002c894a0;  1 drivers
v0x600002fc6d00_0 .net "vs1_data", 255 0, L_0x600003698f50;  1 drivers
v0x600002fc6d90_0 .var "vs1_reg", 4 0;
v0x600002fc6e20_0 .net "vs2", 4 0, L_0x600002c89540;  1 drivers
v0x600002fc6eb0_0 .net "vs2_data", 255 0, L_0x600003698fc0;  1 drivers
v0x600002fc6f40_0 .var "vs2_reg", 4 0;
E_0x6000008f6880/0 .event anyedge, v0x600002fc5dd0_0, v0x600002fc5dd0_1, v0x600002fc5dd0_2, v0x600002fc5dd0_3;
E_0x6000008f6880/1 .event anyedge, v0x600002fc5dd0_4, v0x600002fc5dd0_5, v0x600002fc5dd0_6, v0x600002fc5dd0_7;
E_0x6000008f6880/2 .event anyedge, v0x600002fc5dd0_8, v0x600002fc5dd0_9, v0x600002fc5dd0_10, v0x600002fc5dd0_11;
E_0x6000008f6880/3 .event anyedge, v0x600002fc5dd0_12, v0x600002fc5dd0_13, v0x600002fc5dd0_14, v0x600002fc5dd0_15;
v0x600002fc61c0_0 .array/port v0x600002fc61c0, 0;
v0x600002fc61c0_1 .array/port v0x600002fc61c0, 1;
v0x600002fc61c0_2 .array/port v0x600002fc61c0, 2;
E_0x6000008f6880/4 .event anyedge, v0x600002fc6a30_0, v0x600002fc61c0_0, v0x600002fc61c0_1, v0x600002fc61c0_2;
v0x600002fc61c0_3 .array/port v0x600002fc61c0, 3;
v0x600002fc61c0_4 .array/port v0x600002fc61c0, 4;
v0x600002fc61c0_5 .array/port v0x600002fc61c0, 5;
v0x600002fc61c0_6 .array/port v0x600002fc61c0, 6;
E_0x6000008f6880/5 .event anyedge, v0x600002fc61c0_3, v0x600002fc61c0_4, v0x600002fc61c0_5, v0x600002fc61c0_6;
v0x600002fc61c0_7 .array/port v0x600002fc61c0, 7;
v0x600002fc61c0_8 .array/port v0x600002fc61c0, 8;
v0x600002fc61c0_9 .array/port v0x600002fc61c0, 9;
v0x600002fc61c0_10 .array/port v0x600002fc61c0, 10;
E_0x6000008f6880/6 .event anyedge, v0x600002fc61c0_7, v0x600002fc61c0_8, v0x600002fc61c0_9, v0x600002fc61c0_10;
v0x600002fc61c0_11 .array/port v0x600002fc61c0, 11;
v0x600002fc61c0_12 .array/port v0x600002fc61c0, 12;
v0x600002fc61c0_13 .array/port v0x600002fc61c0, 13;
v0x600002fc61c0_14 .array/port v0x600002fc61c0, 14;
E_0x6000008f6880/7 .event anyedge, v0x600002fc61c0_11, v0x600002fc61c0_12, v0x600002fc61c0_13, v0x600002fc61c0_14;
v0x600002fc61c0_15 .array/port v0x600002fc61c0, 15;
v0x600002fc61c0_16 .array/port v0x600002fc61c0, 16;
v0x600002fc61c0_17 .array/port v0x600002fc61c0, 17;
v0x600002fc61c0_18 .array/port v0x600002fc61c0, 18;
E_0x6000008f6880/8 .event anyedge, v0x600002fc61c0_15, v0x600002fc61c0_16, v0x600002fc61c0_17, v0x600002fc61c0_18;
v0x600002fc61c0_19 .array/port v0x600002fc61c0, 19;
v0x600002fc61c0_20 .array/port v0x600002fc61c0, 20;
v0x600002fc61c0_21 .array/port v0x600002fc61c0, 21;
v0x600002fc61c0_22 .array/port v0x600002fc61c0, 22;
E_0x6000008f6880/9 .event anyedge, v0x600002fc61c0_19, v0x600002fc61c0_20, v0x600002fc61c0_21, v0x600002fc61c0_22;
v0x600002fc61c0_23 .array/port v0x600002fc61c0, 23;
v0x600002fc61c0_24 .array/port v0x600002fc61c0, 24;
v0x600002fc61c0_25 .array/port v0x600002fc61c0, 25;
v0x600002fc61c0_26 .array/port v0x600002fc61c0, 26;
E_0x6000008f6880/10 .event anyedge, v0x600002fc61c0_23, v0x600002fc61c0_24, v0x600002fc61c0_25, v0x600002fc61c0_26;
v0x600002fc61c0_27 .array/port v0x600002fc61c0, 27;
v0x600002fc61c0_28 .array/port v0x600002fc61c0, 28;
v0x600002fc61c0_29 .array/port v0x600002fc61c0, 29;
v0x600002fc61c0_30 .array/port v0x600002fc61c0, 30;
E_0x6000008f6880/11 .event anyedge, v0x600002fc61c0_27, v0x600002fc61c0_28, v0x600002fc61c0_29, v0x600002fc61c0_30;
v0x600002fc61c0_31 .array/port v0x600002fc61c0, 31;
v0x600002fc61c0_32 .array/port v0x600002fc61c0, 32;
v0x600002fc61c0_33 .array/port v0x600002fc61c0, 33;
v0x600002fc61c0_34 .array/port v0x600002fc61c0, 34;
E_0x6000008f6880/12 .event anyedge, v0x600002fc61c0_31, v0x600002fc61c0_32, v0x600002fc61c0_33, v0x600002fc61c0_34;
v0x600002fc61c0_35 .array/port v0x600002fc61c0, 35;
v0x600002fc61c0_36 .array/port v0x600002fc61c0, 36;
v0x600002fc61c0_37 .array/port v0x600002fc61c0, 37;
v0x600002fc61c0_38 .array/port v0x600002fc61c0, 38;
E_0x6000008f6880/13 .event anyedge, v0x600002fc61c0_35, v0x600002fc61c0_36, v0x600002fc61c0_37, v0x600002fc61c0_38;
v0x600002fc61c0_39 .array/port v0x600002fc61c0, 39;
v0x600002fc61c0_40 .array/port v0x600002fc61c0, 40;
v0x600002fc61c0_41 .array/port v0x600002fc61c0, 41;
v0x600002fc61c0_42 .array/port v0x600002fc61c0, 42;
E_0x6000008f6880/14 .event anyedge, v0x600002fc61c0_39, v0x600002fc61c0_40, v0x600002fc61c0_41, v0x600002fc61c0_42;
v0x600002fc61c0_43 .array/port v0x600002fc61c0, 43;
v0x600002fc61c0_44 .array/port v0x600002fc61c0, 44;
v0x600002fc61c0_45 .array/port v0x600002fc61c0, 45;
v0x600002fc61c0_46 .array/port v0x600002fc61c0, 46;
E_0x6000008f6880/15 .event anyedge, v0x600002fc61c0_43, v0x600002fc61c0_44, v0x600002fc61c0_45, v0x600002fc61c0_46;
v0x600002fc61c0_47 .array/port v0x600002fc61c0, 47;
v0x600002fc61c0_48 .array/port v0x600002fc61c0, 48;
v0x600002fc61c0_49 .array/port v0x600002fc61c0, 49;
v0x600002fc61c0_50 .array/port v0x600002fc61c0, 50;
E_0x6000008f6880/16 .event anyedge, v0x600002fc61c0_47, v0x600002fc61c0_48, v0x600002fc61c0_49, v0x600002fc61c0_50;
v0x600002fc61c0_51 .array/port v0x600002fc61c0, 51;
v0x600002fc61c0_52 .array/port v0x600002fc61c0, 52;
v0x600002fc61c0_53 .array/port v0x600002fc61c0, 53;
v0x600002fc61c0_54 .array/port v0x600002fc61c0, 54;
E_0x6000008f6880/17 .event anyedge, v0x600002fc61c0_51, v0x600002fc61c0_52, v0x600002fc61c0_53, v0x600002fc61c0_54;
v0x600002fc61c0_55 .array/port v0x600002fc61c0, 55;
v0x600002fc61c0_56 .array/port v0x600002fc61c0, 56;
v0x600002fc61c0_57 .array/port v0x600002fc61c0, 57;
v0x600002fc61c0_58 .array/port v0x600002fc61c0, 58;
E_0x6000008f6880/18 .event anyedge, v0x600002fc61c0_55, v0x600002fc61c0_56, v0x600002fc61c0_57, v0x600002fc61c0_58;
v0x600002fc61c0_59 .array/port v0x600002fc61c0, 59;
v0x600002fc61c0_60 .array/port v0x600002fc61c0, 60;
v0x600002fc61c0_61 .array/port v0x600002fc61c0, 61;
v0x600002fc61c0_62 .array/port v0x600002fc61c0, 62;
E_0x6000008f6880/19 .event anyedge, v0x600002fc61c0_59, v0x600002fc61c0_60, v0x600002fc61c0_61, v0x600002fc61c0_62;
v0x600002fc61c0_63 .array/port v0x600002fc61c0, 63;
v0x600002fc61c0_64 .array/port v0x600002fc61c0, 64;
v0x600002fc61c0_65 .array/port v0x600002fc61c0, 65;
v0x600002fc61c0_66 .array/port v0x600002fc61c0, 66;
E_0x6000008f6880/20 .event anyedge, v0x600002fc61c0_63, v0x600002fc61c0_64, v0x600002fc61c0_65, v0x600002fc61c0_66;
v0x600002fc61c0_67 .array/port v0x600002fc61c0, 67;
v0x600002fc61c0_68 .array/port v0x600002fc61c0, 68;
v0x600002fc61c0_69 .array/port v0x600002fc61c0, 69;
v0x600002fc61c0_70 .array/port v0x600002fc61c0, 70;
E_0x6000008f6880/21 .event anyedge, v0x600002fc61c0_67, v0x600002fc61c0_68, v0x600002fc61c0_69, v0x600002fc61c0_70;
v0x600002fc61c0_71 .array/port v0x600002fc61c0, 71;
v0x600002fc61c0_72 .array/port v0x600002fc61c0, 72;
v0x600002fc61c0_73 .array/port v0x600002fc61c0, 73;
v0x600002fc61c0_74 .array/port v0x600002fc61c0, 74;
E_0x6000008f6880/22 .event anyedge, v0x600002fc61c0_71, v0x600002fc61c0_72, v0x600002fc61c0_73, v0x600002fc61c0_74;
v0x600002fc61c0_75 .array/port v0x600002fc61c0, 75;
v0x600002fc61c0_76 .array/port v0x600002fc61c0, 76;
v0x600002fc61c0_77 .array/port v0x600002fc61c0, 77;
v0x600002fc61c0_78 .array/port v0x600002fc61c0, 78;
E_0x6000008f6880/23 .event anyedge, v0x600002fc61c0_75, v0x600002fc61c0_76, v0x600002fc61c0_77, v0x600002fc61c0_78;
v0x600002fc61c0_79 .array/port v0x600002fc61c0, 79;
E_0x6000008f6880/24 .event anyedge, v0x600002fc61c0_79;
E_0x6000008f6880 .event/or E_0x6000008f6880/0, E_0x6000008f6880/1, E_0x6000008f6880/2, E_0x6000008f6880/3, E_0x6000008f6880/4, E_0x6000008f6880/5, E_0x6000008f6880/6, E_0x6000008f6880/7, E_0x6000008f6880/8, E_0x6000008f6880/9, E_0x6000008f6880/10, E_0x6000008f6880/11, E_0x6000008f6880/12, E_0x6000008f6880/13, E_0x6000008f6880/14, E_0x6000008f6880/15, E_0x6000008f6880/16, E_0x6000008f6880/17, E_0x6000008f6880/18, E_0x6000008f6880/19, E_0x6000008f6880/20, E_0x6000008f6880/21, E_0x6000008f6880/22, E_0x6000008f6880/23, E_0x6000008f6880/24;
L_0x600002c8ff20 .part L_0x600003698f50, 0, 16;
L_0x600002c87e80 .part L_0x600003698fc0, 0, 16;
L_0x600002c88000 .part L_0x600003698f50, 16, 16;
L_0x600002c880a0 .part L_0x600003698fc0, 16, 16;
L_0x600002c88140 .part L_0x600003698f50, 32, 16;
L_0x600002c881e0 .part L_0x600003698fc0, 32, 16;
L_0x600002c88280 .part L_0x600003698f50, 48, 16;
L_0x600002c88320 .part L_0x600003698fc0, 48, 16;
L_0x600002c883c0 .part L_0x600003698f50, 64, 16;
L_0x600002c88460 .part L_0x600003698fc0, 64, 16;
L_0x600002c88500 .part L_0x600003698f50, 80, 16;
L_0x600002c885a0 .part L_0x600003698fc0, 80, 16;
L_0x600002c88640 .part L_0x600003698f50, 96, 16;
L_0x600002c886e0 .part L_0x600003698fc0, 96, 16;
L_0x600002c88780 .part L_0x600003698f50, 112, 16;
L_0x600002c88820 .part L_0x600003698fc0, 112, 16;
L_0x600002c888c0 .part L_0x600003698f50, 128, 16;
L_0x600002c88960 .part L_0x600003698fc0, 128, 16;
L_0x600002c88a00 .part L_0x600003698f50, 144, 16;
L_0x600002c88b40 .part L_0x600003698fc0, 144, 16;
L_0x600002c88be0 .part L_0x600003698f50, 160, 16;
L_0x600002c88aa0 .part L_0x600003698fc0, 160, 16;
L_0x600002c88c80 .part L_0x600003698f50, 176, 16;
L_0x600002c88d20 .part L_0x600003698fc0, 176, 16;
L_0x600002c88dc0 .part L_0x600003698f50, 192, 16;
L_0x600002c88e60 .part L_0x600003698fc0, 192, 16;
L_0x600002c88f00 .part L_0x600003698f50, 208, 16;
L_0x600002c88fa0 .part L_0x600003698fc0, 208, 16;
L_0x600002c89040 .part L_0x600003698f50, 224, 16;
L_0x600002c890e0 .part L_0x600003698fc0, 224, 16;
L_0x600002c89180 .part L_0x600003698f50, 240, 16;
L_0x600002c89220 .part L_0x600003698fc0, 240, 16;
L_0x600002c892c0 .part v0x600002fa0ea0_0, 120, 8;
L_0x600002c89360 .part v0x600002fa0ea0_0, 112, 8;
L_0x600002c89400 .part v0x600002fa0ea0_0, 107, 5;
L_0x600002c894a0 .part v0x600002fa0ea0_0, 102, 5;
L_0x600002c89540 .part v0x600002fa0ea0_0, 97, 5;
L_0x600002c895e0 .part v0x600002fa0ea0_0, 32, 16;
L_0x600002c89680 .part v0x600002fa0ea0_0, 76, 20;
L_0x600002c89720 .part v0x600002fa0ea0_0, 48, 16;
L_0x600002c897c0 .array/port v0x600002fc6be0, L_0x600002c89860;
L_0x600002c89860 .concat [ 5 2 0 0], v0x600002fc6d90_0, L_0x118052848;
L_0x600002c89900 .array/port v0x600002fc6be0, L_0x600002c899a0;
L_0x600002c899a0 .concat [ 5 2 0 0], v0x600002fc6f40_0, L_0x118052890;
L_0x600002c89a40 .cmp/eq 3, v0x600002fc6910_0, L_0x1180528d8;
S_0x12178a790 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f68c0 .param/l "i" 1 10 137, +C4<00>;
v0x600002fc5ef0_0 .array/port v0x600002fc5ef0, 0;
v0x600002fc5ef0_1 .array/port v0x600002fc5ef0, 1;
v0x600002fc5ef0_2 .array/port v0x600002fc5ef0, 2;
v0x600002fc5ef0_3 .array/port v0x600002fc5ef0, 3;
E_0x6000008f6940/0 .event anyedge, v0x600002fc5ef0_0, v0x600002fc5ef0_1, v0x600002fc5ef0_2, v0x600002fc5ef0_3;
v0x600002fc5ef0_4 .array/port v0x600002fc5ef0, 4;
v0x600002fc5ef0_5 .array/port v0x600002fc5ef0, 5;
v0x600002fc5ef0_6 .array/port v0x600002fc5ef0, 6;
v0x600002fc5ef0_7 .array/port v0x600002fc5ef0, 7;
E_0x6000008f6940/1 .event anyedge, v0x600002fc5ef0_4, v0x600002fc5ef0_5, v0x600002fc5ef0_6, v0x600002fc5ef0_7;
v0x600002fc5ef0_8 .array/port v0x600002fc5ef0, 8;
v0x600002fc5ef0_9 .array/port v0x600002fc5ef0, 9;
v0x600002fc5ef0_10 .array/port v0x600002fc5ef0, 10;
v0x600002fc5ef0_11 .array/port v0x600002fc5ef0, 11;
E_0x6000008f6940/2 .event anyedge, v0x600002fc5ef0_8, v0x600002fc5ef0_9, v0x600002fc5ef0_10, v0x600002fc5ef0_11;
v0x600002fc5ef0_12 .array/port v0x600002fc5ef0, 12;
v0x600002fc5ef0_13 .array/port v0x600002fc5ef0, 13;
v0x600002fc5ef0_14 .array/port v0x600002fc5ef0, 14;
v0x600002fc5ef0_15 .array/port v0x600002fc5ef0, 15;
E_0x6000008f6940/3 .event anyedge, v0x600002fc5ef0_12, v0x600002fc5ef0_13, v0x600002fc5ef0_14, v0x600002fc5ef0_15;
E_0x6000008f6940 .event/or E_0x6000008f6940/0, E_0x6000008f6940/1, E_0x6000008f6940/2, E_0x6000008f6940/3;
E_0x6000008f6980/0 .event anyedge, v0x600002fc6a30_0, v0x600002fc5dd0_0, v0x600002fc5dd0_1, v0x600002fc5dd0_2;
E_0x6000008f6980/1 .event anyedge, v0x600002fc5dd0_3, v0x600002fc5dd0_4, v0x600002fc5dd0_5, v0x600002fc5dd0_6;
E_0x6000008f6980/2 .event anyedge, v0x600002fc5dd0_7, v0x600002fc5dd0_8, v0x600002fc5dd0_9, v0x600002fc5dd0_10;
E_0x6000008f6980/3 .event anyedge, v0x600002fc5dd0_11, v0x600002fc5dd0_12, v0x600002fc5dd0_13, v0x600002fc5dd0_14;
E_0x6000008f6980/4 .event anyedge, v0x600002fc5dd0_15, v0x600002fc5e60_0, v0x600002fc5e60_1, v0x600002fc5e60_2;
E_0x6000008f6980/5 .event anyedge, v0x600002fc5e60_3, v0x600002fc5e60_4, v0x600002fc5e60_5, v0x600002fc5e60_6;
E_0x6000008f6980/6 .event anyedge, v0x600002fc5e60_7, v0x600002fc5e60_8, v0x600002fc5e60_9, v0x600002fc5e60_10;
E_0x6000008f6980/7 .event anyedge, v0x600002fc5e60_11, v0x600002fc5e60_12, v0x600002fc5e60_13, v0x600002fc5e60_14;
E_0x6000008f6980/8 .event anyedge, v0x600002fc5e60_15, v0x600002fc5cb0_0;
E_0x6000008f6980 .event/or E_0x6000008f6980/0, E_0x6000008f6980/1, E_0x6000008f6980/2, E_0x6000008f6980/3, E_0x6000008f6980/4, E_0x6000008f6980/5, E_0x6000008f6980/6, E_0x6000008f6980/7, E_0x6000008f6980/8;
S_0x12178a900 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f69c0 .param/l "i" 1 10 137, +C4<01>;
S_0x12178aa70 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6a40 .param/l "i" 1 10 137, +C4<010>;
S_0x12178abe0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6ac0 .param/l "i" 1 10 137, +C4<011>;
S_0x12178ad50 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6b80 .param/l "i" 1 10 137, +C4<0100>;
S_0x12178aec0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6c00 .param/l "i" 1 10 137, +C4<0101>;
S_0x12178b030 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6c80 .param/l "i" 1 10 137, +C4<0110>;
S_0x12178b1a0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6d00 .param/l "i" 1 10 137, +C4<0111>;
S_0x12178b310 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6b40 .param/l "i" 1 10 137, +C4<01000>;
S_0x12178b480 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6dc0 .param/l "i" 1 10 137, +C4<01001>;
S_0x12178b5f0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6e40 .param/l "i" 1 10 137, +C4<01010>;
S_0x12178b760 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6ec0 .param/l "i" 1 10 137, +C4<01011>;
S_0x12178b8d0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6f40 .param/l "i" 1 10 137, +C4<01100>;
S_0x12178ba40 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f6fc0 .param/l "i" 1 10 137, +C4<01101>;
S_0x12178bbb0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f7040 .param/l "i" 1 10 137, +C4<01110>;
S_0x12178bd20 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12178a310;
 .timescale 0 0;
P_0x6000008f70c0 .param/l "i" 1 10 137, +C4<01111>;
S_0x12178c310 .scope task, "load_activations" "load_activations" 3 83, 3 83 0, S_0x121759d60;
 .timescale -9 -12;
v0x600002fc38d0_0 .var "a00", 7 0;
v0x600002fc3960_0 .var "a01", 7 0;
v0x600002fc39f0_0 .var "a02", 7 0;
v0x600002fc3a80_0 .var "a03", 7 0;
v0x600002fc3b10_0 .var "a10", 7 0;
v0x600002fc3ba0_0 .var "a11", 7 0;
v0x600002fc3c30_0 .var "a12", 7 0;
v0x600002fc3cc0_0 .var "a13", 7 0;
v0x600002fc3d50_0 .var "a20", 7 0;
v0x600002fc3de0_0 .var "a21", 7 0;
v0x600002fc3e70_0 .var "a22", 7 0;
v0x600002fc3f00_0 .var "a23", 7 0;
v0x600002fcc000_0 .var "a30", 7 0;
v0x600002fcc090_0 .var "a31", 7 0;
v0x600002fcc120_0 .var "a32", 7 0;
v0x600002fcc1b0_0 .var "a33", 7 0;
TD_tb_stress_test.load_activations ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fc3a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc39f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc38d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fb9b00, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fc3cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3b10_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fba010, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fc3f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc3d50_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fba520, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fcc1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc000_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fbaa30, 4, 0;
    %end;
S_0x12178c480 .scope task, "load_weights" "load_weights" 3 68, 3 68 0, S_0x121759d60;
 .timescale -9 -12;
v0x600002fcc240_0 .var "w00", 7 0;
v0x600002fcc2d0_0 .var "w01", 7 0;
v0x600002fcc360_0 .var "w02", 7 0;
v0x600002fcc3f0_0 .var "w03", 7 0;
v0x600002fcc480_0 .var "w10", 7 0;
v0x600002fcc510_0 .var "w11", 7 0;
v0x600002fcc5a0_0 .var "w12", 7 0;
v0x600002fcc630_0 .var "w13", 7 0;
v0x600002fcc6c0_0 .var "w20", 7 0;
v0x600002fcc750_0 .var "w21", 7 0;
v0x600002fcc7e0_0 .var "w22", 7 0;
v0x600002fcc870_0 .var "w23", 7 0;
v0x600002fcc900_0 .var "w30", 7 0;
v0x600002fcc990_0 .var "w31", 7 0;
v0x600002fcca20_0 .var "w32", 7 0;
v0x600002fccab0_0 .var "w33", 7 0;
TD_tb_stress_test.load_weights ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fcc900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc240_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fb9b00, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fcc990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc2d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fba010, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fcca20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc360_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fba520, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002fccab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fcc3f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fbaa30, 4, 0;
    %end;
S_0x12178c5f0 .scope task, "run_gemm" "run_gemm" 3 97, 3 97 0, S_0x121759d60;
 .timescale -9 -12;
E_0x6000008f7680 .event negedge, v0x600002fa4cf0_0;
TD_tb_stress_test.run_gemm ;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc0f30, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc0f30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcdef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fcdef0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000008f7680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fce370_0, 0, 1;
    %wait E_0x6000008f5c80;
    %wait E_0x6000008f5c80;
    %wait E_0x6000008f7680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fce370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fcd710_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002fcd710_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fce250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002fcd710_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x600002fcd710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fcd710_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 30000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9b00, 4;
    %store/vec4 v0x600002fcdcb0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fba010, 4;
    %store/vec4 v0x600002fcdd40_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fba520, 4;
    %store/vec4 v0x600002fcddd0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fbaa30, 4;
    %store/vec4 v0x600002fcde60_0, 0, 256;
    %end;
    .scope S_0x12177cd20;
T_6 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa0750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa07e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa06c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002fa0360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002fa0750_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600002fa0750_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002fa0750_0, 0;
T_6.2 ;
    %load/vec4 v0x600002fa0f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002fa07e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600002fa07e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002fa07e0_0, 0;
T_6.5 ;
    %load/vec4 v0x600002fa7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002fa06c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x600002fa06c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002fa06c0_0, 0;
T_6.8 ;
    %load/vec4 v0x600002fa0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x600002fa03f0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x600002fa0750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002fa0750_0, 0;
T_6.11 ;
    %load/vec4 v0x600002fa10e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v0x600002fa0fc0_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x600002fa07e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002fa07e0_0, 0;
T_6.14 ;
    %load/vec4 v0x600002fa77b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.19, 9;
    %load/vec4 v0x600002fa7690_0;
    %and;
T_6.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x600002fa06c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002fa06c0_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12177cd20;
T_7 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fa7e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fa7ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa7d50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fa02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0510_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fa0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa10e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fa7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa7330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa73c0_0, 0;
    %fork t_1, S_0x12177a6d0;
    %jmp t_0;
    .scope S_0x12177a6d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa60a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002fa60a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002fa60a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa0120, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002fa60a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa0000, 0, 4;
    %load/vec4 v0x600002fa60a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa60a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x12177cd20;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002fa0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x600002fa03f0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0510_0, 0;
T_7.4 ;
    %load/vec4 v0x600002fa10e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x600002fa0fc0_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa10e0_0, 0;
T_7.7 ;
    %load/vec4 v0x600002fa77b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x600002fa7690_0;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa77b0_0, 0;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa7d50_0, 0;
    %load/vec4 v0x600002fa0a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v0x600002fa0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x600002fa0990_0;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.25 ;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v0x600002fa0630_0;
    %assign/vec4 v0x600002fa7ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa7d50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.24;
T_7.15 ;
    %load/vec4 v0x600002fa7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x600002fa7c30_0;
    %assign/vec4 v0x600002fa7e70_0, 0;
    %load/vec4 v0x600002fa7c30_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002fa7330_0, 0;
    %load/vec4 v0x600002fa7c30_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002fa73c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.27 ;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0x600002fa7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa0120, 0, 4;
    %load/vec4 v0x600002fa7e70_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa0000, 0, 4;
    %load/vec4 v0x600002fa0090_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.41 ;
    %jmp T_7.39;
T_7.35 ;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002fa0000, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002fa0000, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa0000, 0, 4;
    %load/vec4 v0x600002fa0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002fa0120, 4;
    %assign/vec4 v0x600002fa0630_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x600002fa0090_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.43 ;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x600002fa7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa78d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.46 ;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.17 ;
    %load/vec4 v0x600002fa7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.48 ;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0x600002fa7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.54;
T_7.50 ;
    %load/vec4 v0x600002fa7e70_0;
    %assign/vec4 v0x600002fa02d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0510_0, 0;
    %load/vec4 v0x600002fa03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.55 ;
    %jmp T_7.54;
T_7.51 ;
    %load/vec4 v0x600002fa7e70_0;
    %assign/vec4 v0x600002fa0ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa10e0_0, 0;
    %load/vec4 v0x600002fa0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.57 ;
    %jmp T_7.54;
T_7.52 ;
    %load/vec4 v0x600002fa7e70_0;
    %assign/vec4 v0x600002fa7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa77b0_0, 0;
    %load/vec4 v0x600002fa7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.59, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.59 ;
    %jmp T_7.54;
T_7.54 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v0x600002fa73c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %jmp T_7.66;
T_7.61 ;
    %load/vec4 v0x600002fa01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.67 ;
    %jmp T_7.66;
T_7.62 ;
    %load/vec4 v0x600002fa0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.69 ;
    %jmp T_7.66;
T_7.63 ;
    %load/vec4 v0x600002fa7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.71, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.71 ;
    %jmp T_7.66;
T_7.64 ;
    %load/vec4 v0x600002fa7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.73, 8;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.73 ;
    %jmp T_7.66;
T_7.66 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.20 ;
    %load/vec4 v0x600002fa0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %load/vec4 v0x600002fa0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.75 ;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v0x600002fa0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.77, 8;
    %load/vec4 v0x600002fa0990_0;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa78d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.77 ;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0x600002fa0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa79f0_0, 0;
    %load/vec4 v0x600002fa0990_0;
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa0090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa0a20_0, 0;
T_7.79 ;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12175b4c0;
T_8 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa14d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002fb93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9440, 4;
    %assign/vec4 v0x600002fa14d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1217045d0;
T_9 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa1710_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600002fa1710_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002fa1710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1680, 0, 4;
    %load/vec4 v0x600002fa1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1710_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa17a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002fb93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1680, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa1710_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600002fa1710_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600002fa1710_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa1680, 4;
    %ix/getv/s 3, v0x600002fa1710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1680, 0, 4;
    %load/vec4 v0x600002fa1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1710_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fa1680, 4;
    %assign/vec4 v0x600002fa17a0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x121785fa0;
T_10 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa19e0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x600002fa19e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002fa19e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1950, 0, 4;
    %load/vec4 v0x600002fa19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa19e0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa1a70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002fb93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa19e0_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x600002fa19e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x600002fa19e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa1950, 4;
    %ix/getv/s 3, v0x600002fa19e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1950, 0, 4;
    %load/vec4 v0x600002fa19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa19e0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fa1950, 4;
    %assign/vec4 v0x600002fa1a70_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1217805e0;
T_11 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa1cb0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x600002fa1cb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002fa1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1c20, 0, 4;
    %load/vec4 v0x600002fa1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1cb0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa1d40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002fb93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa1cb0_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600002fa1cb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v0x600002fa1cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa1c20, 4;
    %ix/getv/s 3, v0x600002fa1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1c20, 0, 4;
    %load/vec4 v0x600002fa1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1cb0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fa1c20, 4;
    %assign/vec4 v0x600002fa1d40_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12177b7d0;
T_12 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa27f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa29a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa22e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa2250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fa2760_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002fa2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002fa2910_0;
    %assign/vec4 v0x600002fa29a0_0, 0;
T_12.2 ;
    %load/vec4 v0x600002fa2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002fa21c0_0;
    %assign/vec4 v0x600002fa22e0_0, 0;
    %load/vec4 v0x600002fa22e0_0;
    %assign/vec4 v0x600002fa2250_0, 0;
    %load/vec4 v0x600002fa2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002fa2640_0;
    %assign/vec4 v0x600002fa2760_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002fa26d0_0;
    %load/vec4 v0x600002fa2640_0;
    %add;
    %assign/vec4 v0x600002fa2760_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x121779180;
T_13 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa3d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa3840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa37b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fa3cc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002fa3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002fa3e70_0;
    %assign/vec4 v0x600002fa3f00_0, 0;
T_13.2 ;
    %load/vec4 v0x600002fa39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002fa3720_0;
    %assign/vec4 v0x600002fa3840_0, 0;
    %load/vec4 v0x600002fa3840_0;
    %assign/vec4 v0x600002fa37b0_0, 0;
    %load/vec4 v0x600002fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002fa3ba0_0;
    %assign/vec4 v0x600002fa3cc0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002fa3c30_0;
    %load/vec4 v0x600002fa3ba0_0;
    %add;
    %assign/vec4 v0x600002fa3cc0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x121776b30;
T_14 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fad320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fad4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002face10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002facd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fad290_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002fad050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002fad440_0;
    %assign/vec4 v0x600002fad4d0_0, 0;
T_14.2 ;
    %load/vec4 v0x600002facfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002faccf0_0;
    %assign/vec4 v0x600002face10_0, 0;
    %load/vec4 v0x600002face10_0;
    %assign/vec4 v0x600002facd80_0, 0;
    %load/vec4 v0x600002facea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002fad170_0;
    %assign/vec4 v0x600002fad290_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002fad200_0;
    %load/vec4 v0x600002fad170_0;
    %add;
    %assign/vec4 v0x600002fad290_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1217744e0;
T_15 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fae880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fae370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fae2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fae7f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002fae5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002fae9a0_0;
    %assign/vec4 v0x600002faea30_0, 0;
T_15.2 ;
    %load/vec4 v0x600002fae520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002fae250_0;
    %assign/vec4 v0x600002fae370_0, 0;
    %load/vec4 v0x600002fae370_0;
    %assign/vec4 v0x600002fae2e0_0, 0;
    %load/vec4 v0x600002fae400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002fae6d0_0;
    %assign/vec4 v0x600002fae7f0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002fae760_0;
    %load/vec4 v0x600002fae6d0_0;
    %add;
    %assign/vec4 v0x600002fae7f0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x121772000;
T_16 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fafde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa8000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faf8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faf840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fafd50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002fafb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002faff00_0;
    %assign/vec4 v0x600002fa8000_0, 0;
T_16.2 ;
    %load/vec4 v0x600002fafa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002faf7b0_0;
    %assign/vec4 v0x600002faf8d0_0, 0;
    %load/vec4 v0x600002faf8d0_0;
    %assign/vec4 v0x600002faf840_0, 0;
    %load/vec4 v0x600002faf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002fafc30_0;
    %assign/vec4 v0x600002fafd50_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002fafcc0_0;
    %load/vec4 v0x600002fafc30_0;
    %add;
    %assign/vec4 v0x600002fafd50_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12176f9b0;
T_17 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa93b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa9560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fa9320_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002fa90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002fa94d0_0;
    %assign/vec4 v0x600002fa9560_0, 0;
T_17.2 ;
    %load/vec4 v0x600002fa9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002fa8d80_0;
    %assign/vec4 v0x600002fa8ea0_0, 0;
    %load/vec4 v0x600002fa8ea0_0;
    %assign/vec4 v0x600002fa8e10_0, 0;
    %load/vec4 v0x600002fa8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002fa9200_0;
    %assign/vec4 v0x600002fa9320_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002fa9290_0;
    %load/vec4 v0x600002fa9200_0;
    %add;
    %assign/vec4 v0x600002fa9320_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12176d360;
T_18 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002faa910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faaac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faa400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faa370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002faa880_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002faa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002faaa30_0;
    %assign/vec4 v0x600002faaac0_0, 0;
T_18.2 ;
    %load/vec4 v0x600002faa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002faa2e0_0;
    %assign/vec4 v0x600002faa400_0, 0;
    %load/vec4 v0x600002faa400_0;
    %assign/vec4 v0x600002faa370_0, 0;
    %load/vec4 v0x600002faa490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002faa760_0;
    %assign/vec4 v0x600002faa880_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002faa7f0_0;
    %load/vec4 v0x600002faa760_0;
    %add;
    %assign/vec4 v0x600002faa880_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12176ad10;
T_19 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fabe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fab960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fab8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fabde0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002fabba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002fb4000_0;
    %assign/vec4 v0x600002fb4090_0, 0;
T_19.2 ;
    %load/vec4 v0x600002fabb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002fab840_0;
    %assign/vec4 v0x600002fab960_0, 0;
    %load/vec4 v0x600002fab960_0;
    %assign/vec4 v0x600002fab8d0_0, 0;
    %load/vec4 v0x600002fab9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002fabcc0_0;
    %assign/vec4 v0x600002fabde0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002fabd50_0;
    %load/vec4 v0x600002fabcc0_0;
    %add;
    %assign/vec4 v0x600002fabde0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x121765f00;
T_20 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb55f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb4ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb53b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002fb5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002fb5560_0;
    %assign/vec4 v0x600002fb55f0_0, 0;
T_20.2 ;
    %load/vec4 v0x600002fb50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002fb4e10_0;
    %assign/vec4 v0x600002fb4f30_0, 0;
    %load/vec4 v0x600002fb4f30_0;
    %assign/vec4 v0x600002fb4ea0_0, 0;
    %load/vec4 v0x600002fb4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002fb5290_0;
    %assign/vec4 v0x600002fb53b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002fb5320_0;
    %load/vec4 v0x600002fb5290_0;
    %add;
    %assign/vec4 v0x600002fb53b0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1217638b0;
T_21 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb69a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb6b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb6490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb6400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb6910_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002fb66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002fb6ac0_0;
    %assign/vec4 v0x600002fb6b50_0, 0;
T_21.2 ;
    %load/vec4 v0x600002fb6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002fb6370_0;
    %assign/vec4 v0x600002fb6490_0, 0;
    %load/vec4 v0x600002fb6490_0;
    %assign/vec4 v0x600002fb6400_0, 0;
    %load/vec4 v0x600002fb6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002fb67f0_0;
    %assign/vec4 v0x600002fb6910_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002fb6880_0;
    %load/vec4 v0x600002fb67f0_0;
    %add;
    %assign/vec4 v0x600002fb6910_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x121761260;
T_22 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb7f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb0120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb7960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb7e70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002fb7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002fb0090_0;
    %assign/vec4 v0x600002fb0120_0, 0;
T_22.2 ;
    %load/vec4 v0x600002fb7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002fb78d0_0;
    %assign/vec4 v0x600002fb79f0_0, 0;
    %load/vec4 v0x600002fb79f0_0;
    %assign/vec4 v0x600002fb7960_0, 0;
    %load/vec4 v0x600002fb7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002fb7d50_0;
    %assign/vec4 v0x600002fb7e70_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002fb7de0_0;
    %load/vec4 v0x600002fb7d50_0;
    %add;
    %assign/vec4 v0x600002fb7e70_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12175ec10;
T_23 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb0fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb0f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb1440_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002fb1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002fb15f0_0;
    %assign/vec4 v0x600002fb1680_0, 0;
T_23.2 ;
    %load/vec4 v0x600002fb1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002fb0ea0_0;
    %assign/vec4 v0x600002fb0fc0_0, 0;
    %load/vec4 v0x600002fb0fc0_0;
    %assign/vec4 v0x600002fb0f30_0, 0;
    %load/vec4 v0x600002fb1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002fb1320_0;
    %assign/vec4 v0x600002fb1440_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002fb13b0_0;
    %load/vec4 v0x600002fb1320_0;
    %add;
    %assign/vec4 v0x600002fb1440_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12175c730;
T_24 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb2a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb2520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb2490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb29a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002fb2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600002fb2b50_0;
    %assign/vec4 v0x600002fb2be0_0, 0;
T_24.2 ;
    %load/vec4 v0x600002fb26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600002fb2400_0;
    %assign/vec4 v0x600002fb2520_0, 0;
    %load/vec4 v0x600002fb2520_0;
    %assign/vec4 v0x600002fb2490_0, 0;
    %load/vec4 v0x600002fb25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600002fb2880_0;
    %assign/vec4 v0x600002fb29a0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600002fb2910_0;
    %load/vec4 v0x600002fb2880_0;
    %add;
    %assign/vec4 v0x600002fb29a0_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12179a980;
T_25 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fbc000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb3a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fb39f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fb3f00_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002fb3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600002fbc120_0;
    %assign/vec4 v0x600002fbc1b0_0, 0;
T_25.2 ;
    %load/vec4 v0x600002fb3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600002fb3960_0;
    %assign/vec4 v0x600002fb3a80_0, 0;
    %load/vec4 v0x600002fb3a80_0;
    %assign/vec4 v0x600002fb39f0_0, 0;
    %load/vec4 v0x600002fb3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600002fb3de0_0;
    %assign/vec4 v0x600002fb3f00_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x600002fb3e70_0;
    %load/vec4 v0x600002fb3de0_0;
    %add;
    %assign/vec4 v0x600002fb3f00_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12179b000;
T_26 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fbd560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbd050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbcfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fbd4d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002fbd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600002fbd680_0;
    %assign/vec4 v0x600002fbd710_0, 0;
T_26.2 ;
    %load/vec4 v0x600002fbd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x600002fbcf30_0;
    %assign/vec4 v0x600002fbd050_0, 0;
    %load/vec4 v0x600002fbd050_0;
    %assign/vec4 v0x600002fbcfc0_0, 0;
    %load/vec4 v0x600002fbd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x600002fbd3b0_0;
    %assign/vec4 v0x600002fbd4d0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600002fbd440_0;
    %load/vec4 v0x600002fbd3b0_0;
    %add;
    %assign/vec4 v0x600002fbd4d0_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12178fb00;
T_27 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fbeac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbe5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fbe520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fbea30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002fbe7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x600002fbebe0_0;
    %assign/vec4 v0x600002fbec70_0, 0;
T_27.2 ;
    %load/vec4 v0x600002fbe760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x600002fbe490_0;
    %assign/vec4 v0x600002fbe5b0_0, 0;
    %load/vec4 v0x600002fbe5b0_0;
    %assign/vec4 v0x600002fbe520_0, 0;
    %load/vec4 v0x600002fbe640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x600002fbe910_0;
    %assign/vec4 v0x600002fbea30_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x600002fbe9a0_0;
    %load/vec4 v0x600002fbe910_0;
    %add;
    %assign/vec4 v0x600002fbea30_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12176e740;
T_28 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa1200_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600002fa1200_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002fa1200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1170, 0, 4;
    %load/vec4 v0x600002fa1200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1200_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002fb8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1170, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa1200_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600002fa1200_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600002fa1200_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa1170, 4;
    %ix/getv/s 3, v0x600002fa1200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1170, 0, 4;
    %load/vec4 v0x600002fa1200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1200_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x121769aa0;
T_29 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa1320_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x600002fa1320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002fa1320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1290, 0, 4;
    %load/vec4 v0x600002fa1320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1320_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002fb8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1290, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa1320_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x600002fa1320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %load/vec4 v0x600002fa1320_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa1290, 4;
    %ix/getv/s 3, v0x600002fa1320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa1290, 0, 4;
    %load/vec4 v0x600002fa1320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1320_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x121764e00;
T_30 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fa1440_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x600002fa1440_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002fa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa13b0, 0, 4;
    %load/vec4 v0x600002fa1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1440_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600002fb8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fb9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa13b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fa1440_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x600002fa1440_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.7, 5;
    %load/vec4 v0x600002fa1440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fa13b0, 4;
    %ix/getv/s 3, v0x600002fa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa13b0, 0, 4;
    %load/vec4 v0x600002fa1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fa1440_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x121778080;
T_31 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fb9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fb95f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fb8cf0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600002fb9680_0;
    %assign/vec4 v0x600002fb95f0_0, 0;
    %load/vec4 v0x600002fb8d80_0;
    %assign/vec4 v0x600002fb8cf0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x121778080;
T_32 ;
    %wait E_0x6000008eb700;
    %load/vec4 v0x600002fb95f0_0;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %load/vec4 v0x600002fb8cf0_0;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
    %load/vec4 v0x600002fb95f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0x600002fb9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600002fb9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
T_32.6 ;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0x600002fb9830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
T_32.10 ;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0x600002fb8cf0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
    %load/vec4 v0x600002fb8b40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002fb8cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
T_32.12 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0x600002fb8cf0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
    %load/vec4 v0x600002fb8f30_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002fb8cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002fb8d80_0, 0, 16;
T_32.14 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002fb9680_0, 0, 3;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12178a790;
T_33 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12178a790;
T_34 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12178a900;
T_35 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12178a900;
T_36 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12178aa70;
T_37 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12178aa70;
T_38 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12178abe0;
T_39 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12178abe0;
T_40 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12178ad50;
T_41 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12178ad50;
T_42 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12178aec0;
T_43 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12178aec0;
T_44 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12178b030;
T_45 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12178b030;
T_46 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12178b1a0;
T_47 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12178b1a0;
T_48 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12178b310;
T_49 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12178b310;
T_50 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12178b480;
T_51 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12178b480;
T_52 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12178b5f0;
T_53 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12178b5f0;
T_54 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12178b760;
T_55 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12178b760;
T_56 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12178b8d0;
T_57 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12178b8d0;
T_58 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12178ba40;
T_59 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12178ba40;
T_60 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12178bbb0;
T_61 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12178bbb0;
T_62 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x12178bd20;
T_63 ;
    %wait E_0x6000008f6980;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5e60, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x600002fc5cb0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002fc5ef0, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x12178bd20;
T_64 ;
    %wait E_0x6000008f6940;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc5ef0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fc55f0_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x12178a310;
T_65 ;
    %wait E_0x6000008f6880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fc5d40_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002fc5d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_65.1, 5;
    %ix/getv/s 4, v0x600002fc5d40_0;
    %load/vec4a v0x600002fc5dd0, 4;
    %ix/getv/s 4, v0x600002fc5d40_0;
    %store/vec4a v0x600002fc61c0, 4, 0;
    %load/vec4 v0x600002fc5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fc5d40_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fc6880_0, 0, 32;
T_65.2 ;
    %load/vec4 v0x600002fc6880_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_65.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fc5d40_0, 0, 32;
T_65.4 ;
    %load/vec4 v0x600002fc5d40_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002fc6880_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_65.5, 5;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %load/vec4 v0x600002fc6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002fc61c0, 4, 0;
    %jmp T_65.10;
T_65.6 ;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %add;
    %load/vec4 v0x600002fc6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002fc61c0, 4, 0;
    %jmp T_65.10;
T_65.7 ;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.11, 8;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %jmp/1 T_65.12, 8;
T_65.11 ; End of true expr.
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %jmp/0 T_65.12, 8;
 ; End of false expr.
    %blend;
T_65.12;
    %load/vec4 v0x600002fc6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002fc61c0, 4, 0;
    %jmp T_65.10;
T_65.8 ;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.13, 8;
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %jmp/1 T_65.14, 8;
T_65.13 ; End of true expr.
    %load/vec4 v0x600002fc6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002fc61c0, 4;
    %jmp/0 T_65.14, 8;
 ; End of false expr.
    %blend;
T_65.14;
    %load/vec4 v0x600002fc6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002fc5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002fc61c0, 4, 0;
    %jmp T_65.10;
T_65.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002fc5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fc5d40_0, 0, 32;
    %jmp T_65.4;
T_65.5 ;
    %load/vec4 v0x600002fc6880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fc6880_0, 0, 32;
    %jmp T_65.2;
T_65.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002fc61c0, 4;
    %store/vec4 v0x600002fc6130_0, 0, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x12178a310;
T_66 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fc6250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fc58c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc5b90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fc5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc5b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fc6a30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fc6b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fc6d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fc6f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc5cb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fc6010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc5a70_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc5b00_0, 0;
    %load/vec4 v0x600002fc6910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.10;
T_66.2 ;
    %load/vec4 v0x600002fc5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v0x600002fc5710_0;
    %assign/vec4 v0x600002fc58c0_0, 0;
    %load/vec4 v0x600002fc69a0_0;
    %assign/vec4 v0x600002fc6a30_0, 0;
    %load/vec4 v0x600002fc6ac0_0;
    %assign/vec4 v0x600002fc6b50_0, 0;
    %load/vec4 v0x600002fc6c70_0;
    %assign/vec4 v0x600002fc6d90_0, 0;
    %load/vec4 v0x600002fc6e20_0;
    %assign/vec4 v0x600002fc6f40_0, 0;
    %load/vec4 v0x600002fc5c20_0;
    %assign/vec4 v0x600002fc5cb0_0, 0;
    %load/vec4 v0x600002fc5f80_0;
    %assign/vec4 v0x600002fc6010_0, 0;
    %load/vec4 v0x600002fc59e0_0;
    %assign/vec4 v0x600002fc5a70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
T_66.11 ;
    %jmp T_66.10;
T_66.3 ;
    %load/vec4 v0x600002fc5a70_0;
    %assign/vec4 v0x600002fc5b90_0, 0;
    %load/vec4 v0x600002fc6010_0;
    %assign/vec4 v0x600002fc5560_0, 0;
    %load/vec4 v0x600002fc6a30_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc6520_0, 0;
    %load/vec4 v0x600002fc6010_0;
    %assign/vec4 v0x600002fc6370_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc67f0_0, 0;
    %load/vec4 v0x600002fc6010_0;
    %assign/vec4 v0x600002fc6370_0, 0;
    %load/vec4 v0x600002fc6d00_0;
    %assign/vec4 v0x600002fc66d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.19;
T_66.19 ;
    %pop/vec4 1;
    %jmp T_66.10;
T_66.4 ;
    %load/vec4 v0x600002fc55f0_0;
    %load/vec4 v0x600002fc6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fc6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.10;
T_66.5 ;
    %load/vec4 v0x600002fc65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.20, 8;
    %load/vec4 v0x600002fc6a30_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_66.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.23;
T_66.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
T_66.23 ;
T_66.20 ;
    %jmp T_66.10;
T_66.6 ;
    %load/vec4 v0x600002fc6400_0;
    %load/vec4 v0x600002fc6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fc6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.10;
T_66.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002fc6130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fc6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fc6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.10;
T_66.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc5b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fc6910_0, 0;
    %jmp T_66.10;
T_66.10 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12177f370;
T_67 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fa5950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa57a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa4fc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa58c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa5050_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa5440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa5710_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002fa5290_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002fa5320_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fa5560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fa55f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002fa50e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002fa5a70_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002fa5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5c20_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002fa4000_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002f9bcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa4120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002fa4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5170_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5170_0, 0;
    %load/vec4 v0x600002fa5f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.17;
T_67.2 ;
    %load/vec4 v0x600002fa4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x600002fa6010_0;
    %assign/vec4 v0x600002fa57a0_0, 0;
    %load/vec4 v0x600002fa5200_0;
    %assign/vec4 v0x600002fa5290_0, 0;
    %load/vec4 v0x600002fa54d0_0;
    %assign/vec4 v0x600002fa5560_0, 0;
    %load/vec4 v0x600002fa4c60_0;
    %assign/vec4 v0x600002fa58c0_0, 0;
    %load/vec4 v0x600002fa4bd0_0;
    %assign/vec4 v0x600002fa5050_0, 0;
    %load/vec4 v0x600002fa53b0_0;
    %assign/vec4 v0x600002fa5440_0, 0;
    %load/vec4 v0x600002fa5680_0;
    %assign/vec4 v0x600002fa5710_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.18 ;
    %jmp T_67.17;
T_67.3 ;
    %load/vec4 v0x600002fa5290_0;
    %assign/vec4 v0x600002fa5320_0, 0;
    %load/vec4 v0x600002fa5560_0;
    %assign/vec4 v0x600002fa55f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa4fc0_0, 0;
    %load/vec4 v0x600002fa57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.23;
T_67.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.23;
T_67.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.23;
T_67.23 ;
    %pop/vec4 1;
    %jmp T_67.17;
T_67.4 ;
    %load/vec4 v0x600002fa5320_0;
    %assign/vec4 v0x600002f9bcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002f9bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %load/vec4 v0x600002f9be70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.26, 9;
    %load/vec4 v0x600002f9d290_0;
    %and;
T_67.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f9d290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.24 ;
    %jmp T_67.17;
T_67.5 ;
    %load/vec4 v0x600002fa4750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.29, 9;
    %load/vec4 v0x600002fa46c0_0;
    %and;
T_67.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x600002fa4510_0;
    %assign/vec4 v0x600002fa50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa46c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.27 ;
    %jmp T_67.17;
T_67.6 ;
    %load/vec4 v0x600002fa55f0_0;
    %assign/vec4 v0x600002fa5a70_0, 0;
    %load/vec4 v0x600002fa50e0_0;
    %assign/vec4 v0x600002fa5dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa5ef0_0, 0;
    %load/vec4 v0x600002fa5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.30 ;
    %jmp T_67.17;
T_67.7 ;
    %load/vec4 v0x600002fa55f0_0;
    %assign/vec4 v0x600002fa5a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa5c20_0, 0;
    %load/vec4 v0x600002fa5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.32 ;
    %jmp T_67.17;
T_67.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.17;
T_67.9 ;
    %load/vec4 v0x600002fa5b00_0;
    %assign/vec4 v0x600002fa50e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.17;
T_67.10 ;
    %load/vec4 v0x600002fa5320_0;
    %assign/vec4 v0x600002fa4000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa4120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa42d0_0, 0;
    %load/vec4 v0x600002fa41b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.36, 9;
    %load/vec4 v0x600002fa42d0_0;
    %and;
T_67.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa42d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.34 ;
    %jmp T_67.17;
T_67.11 ;
    %load/vec4 v0x600002fa50e0_0;
    %assign/vec4 v0x600002fa4870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa4990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa4b40_0, 0;
    %load/vec4 v0x600002fa4a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.39, 9;
    %load/vec4 v0x600002fa4b40_0;
    %and;
T_67.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa4990_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.37 ;
    %jmp T_67.17;
T_67.12 ;
    %load/vec4 v0x600002fa4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
T_67.40 ;
    %jmp T_67.17;
T_67.13 ;
    %load/vec4 v0x600002fa4fc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002fa4fc0_0, 0;
    %load/vec4 v0x600002fa5320_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002fa5320_0, 0;
    %load/vec4 v0x600002fa55f0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002fa55f0_0, 0;
    %load/vec4 v0x600002fa5050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002fa4fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.43;
T_67.42 ;
    %load/vec4 v0x600002fa57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.47;
T_67.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.47;
T_67.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.47;
T_67.47 ;
    %pop/vec4 1;
T_67.43 ;
    %jmp T_67.17;
T_67.14 ;
    %load/vec4 v0x600002fa5830_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002fa5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002fa4fc0_0, 0;
    %load/vec4 v0x600002fa58c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002fa5830_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.49;
T_67.48 ;
    %load/vec4 v0x600002fa5290_0;
    %load/vec4 v0x600002fa5830_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002fa5440_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002fa5320_0, 0;
    %load/vec4 v0x600002fa5560_0;
    %load/vec4 v0x600002fa5830_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002fa5710_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002fa55f0_0, 0;
    %load/vec4 v0x600002fa57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.53;
T_67.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.53;
T_67.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.53;
T_67.53 ;
    %pop/vec4 1;
T_67.49 ;
    %jmp T_67.17;
T_67.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa5170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002fa5f80_0, 0;
    %jmp T_67.17;
T_67.17 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x121789420;
T_68 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fb9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002fb9cb0_0;
    %load/vec4 v0x600002fb9950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fb9b00, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002fb9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002fb9950_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002fb9b00, 4;
    %assign/vec4 v0x600002fb9b90_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x121789420;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fb9a70_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002fb9a70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fb9a70_0;
    %store/vec4a v0x600002fb9b00, 4, 0;
    %load/vec4 v0x600002fb9a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fb9a70_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x121789700;
T_70 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fba250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002fba1c0_0;
    %load/vec4 v0x600002fb9e60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fba010, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002fba130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002fb9e60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002fba010, 4;
    %assign/vec4 v0x600002fba0a0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x121789700;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fb9f80_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002fb9f80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fb9f80_0;
    %store/vec4a v0x600002fba010, 4, 0;
    %load/vec4 v0x600002fb9f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fb9f80_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1217899e0;
T_72 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fba760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600002fba6d0_0;
    %load/vec4 v0x600002fba370_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fba520, 0, 4;
T_72.0 ;
    %load/vec4 v0x600002fba640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600002fba370_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002fba520, 4;
    %assign/vec4 v0x600002fba5b0_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1217899e0;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fba490_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002fba490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fba490_0;
    %store/vec4a v0x600002fba520, 4, 0;
    %load/vec4 v0x600002fba490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fba490_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x121789cc0;
T_74 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fbac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600002fbabe0_0;
    %load/vec4 v0x600002fba880_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fbaa30, 0, 4;
T_74.0 ;
    %load/vec4 v0x600002fbab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600002fba880_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002fbaa30, 4;
    %assign/vec4 v0x600002fbaac0_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x121789cc0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fba9a0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600002fba9a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fba9a0_0;
    %store/vec4a v0x600002fbaa30, 4, 0;
    %load/vec4 v0x600002fba9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fba9a0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x121759030;
T_76 ;
    %wait E_0x6000008f5b40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fbaf40_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x600002fbaf40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %load/vec4 v0x600002fc4630_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x600002fbb330_0;
    %pad/u 32;
    %load/vec4 v0x600002fbaf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fc4900_0, 4, 1;
    %load/vec4 v0x600002fc4120_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.3, 8;
    %load/vec4 v0x600002fbb180_0;
    %pad/u 32;
    %load/vec4 v0x600002fbaf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fc47e0_0, 4, 1;
    %load/vec4 v0x600002fc43f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.4, 8;
    %load/vec4 v0x600002fbb2a0_0;
    %pad/u 32;
    %load/vec4 v0x600002fbaf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fc4870_0, 4, 1;
    %load/vec4 v0x600002fc4e10_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.6, 8;
    %load/vec4 v0x600002fc4c60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.6;
    %flag_get/vec4 8;
    %jmp/0 T_76.5, 8;
    %load/vec4 v0x600002fbb570_0;
    %pad/u 32;
    %load/vec4 v0x600002fbaf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fc4990_0, 4, 1;
    %load/vec4 v0x600002fbbba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.8, 8;
    %load/vec4 v0x600002fbb9f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.8;
    %flag_get/vec4 8;
    %jmp/0 T_76.7, 8;
    %load/vec4 v0x600002fbb060_0;
    %pad/u 32;
    %load/vec4 v0x600002fbaf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fc4750_0, 4, 1;
    %load/vec4 v0x600002fbaf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fbaf40_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x121759030;
T_77 ;
    %wait E_0x6000008f5b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fbaf40_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600002fbaf40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x600002fc4900_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbbde0_0, 4, 1;
    %load/vec4 v0x600002fc47e0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x600002fc4900_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.2;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbbcc0_0, 4, 1;
    %load/vec4 v0x600002fc4870_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x600002fc4900_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.3, 8;
    %load/vec4 v0x600002fc47e0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.3;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbbd50_0, 4, 1;
    %load/vec4 v0x600002fc4990_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x600002fc4900_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x600002fc47e0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.5, 8;
    %load/vec4 v0x600002fc4870_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.5;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbbe70_0, 4, 1;
    %load/vec4 v0x600002fc4750_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_77.11, 11;
    %load/vec4 v0x600002fc4900_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x600002fc47e0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x600002fc4870_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x600002fc4990_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.8;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbbc30_0, 4, 1;
    %load/vec4 v0x600002fbbde0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %load/vec4 v0x600002fc5050_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v0x600002fbbcc0_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v0x600002fc4f30_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
    %jmp T_77.15;
T_77.14 ;
    %load/vec4 v0x600002fbbd50_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.16, 8;
    %load/vec4 v0x600002fc4fc0_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %load/vec4 v0x600002fc4360_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
    %jmp T_77.17;
T_77.16 ;
    %load/vec4 v0x600002fbbe70_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v0x600002fc50e0_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %load/vec4 v0x600002fc4d80_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %load/vec4 v0x600002fc4e10_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %load/vec4 v0x600002fc4c60_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
    %jmp T_77.19;
T_77.18 ;
    %load/vec4 v0x600002fbbc30_0;
    %load/vec4 v0x600002fbaf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %load/vec4 v0x600002fc4ea0_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %load/vec4 v0x600002fbbb10_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %load/vec4 v0x600002fbbba0_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %load/vec4 v0x600002fbb9f0_0;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
    %jmp T_77.21;
T_77.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4a v0x600002fbb690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb720_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002fbaf40_0;
    %store/vec4 v0x600002fbb4e0_0, 4, 1;
T_77.21 ;
T_77.19 ;
T_77.17 ;
T_77.15 ;
T_77.13 ;
    %load/vec4 v0x600002fbaf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fbaf40_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x121759030;
T_78 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fbb330_0;
    %assign/vec4 v0x600002fbb3c0_0, 0;
    %load/vec4 v0x600002fbb180_0;
    %assign/vec4 v0x600002fbb210_0, 0;
    %load/vec4 v0x600002fbb570_0;
    %assign/vec4 v0x600002fbb600_0, 0;
    %load/vec4 v0x600002fbb060_0;
    %assign/vec4 v0x600002fbb0f0_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x121759030;
T_79 ;
    %wait E_0x6000008f5a80;
    %load/vec4 v0x600002fbb3c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002fbb450, 4;
    %store/vec4 v0x600002fc45a0_0, 0, 256;
    %load/vec4 v0x600002fbb210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002fbb450, 4;
    %store/vec4 v0x600002fc4090_0, 0, 256;
    %load/vec4 v0x600002fbb600_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002fbb450, 4;
    %store/vec4 v0x600002fc4bd0_0, 0, 256;
    %load/vec4 v0x600002fbb0f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002fbb450, 4;
    %store/vec4 v0x600002fbb960_0, 0, 256;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1217594e0;
T_80 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fc2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002fc0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc1050_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600002fc1320_0;
    %assign/vec4 v0x600002fc1050_0, 0;
    %load/vec4 v0x600002fc1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600002fc1200_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002fc0f30, 4;
    %assign/vec4 v0x600002fc0fc0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1217594e0;
T_81 ;
    %wait E_0x6000008f5c80;
    %load/vec4 v0x600002fc29a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x600002fc2910_0;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600002fc2880_0;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x600002fc27f0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002fc2760_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fc0f30, 0, 4;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1217594e0;
T_82 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fc2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc3840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fc37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc22e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002fc7cc0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x600002fc2370_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002fc3840_0, 0;
    %load/vec4 v0x600002fc1a70_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002fc37b0_0, 0;
    %load/vec4 v0x600002fc2370_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002fc7d50_0, 0;
    %load/vec4 v0x600002fc7d50_0;
    %assign/vec4 v0x600002fc7de0_0, 0;
    %load/vec4 v0x600002fc2250_0;
    %assign/vec4 v0x600002fc22e0_0, 0;
    %load/vec4 v0x600002fc1710_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002fc7cc0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1217594e0;
T_83 ;
    %wait E_0x6000008eae00;
    %load/vec4 v0x600002fc2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc1b00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc2010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fc1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc1b90_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc1b90_0, 0;
    %load/vec4 v0x600002fc2fd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.5, 10;
    %load/vec4 v0x600002fc1e60_0;
    %and;
T_83.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x600002fc2370_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_83.6, 4;
    %load/vec4 v0x600002fc2370_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_83.6;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x600002fc2010_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002fc2010_0, 0;
T_83.2 ;
    %load/vec4 v0x600002fc2370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %jmp T_83.12;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc20a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc2010_0, 0;
    %load/vec4 v0x600002fc14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fc20a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fc1a70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
T_83.13 ;
    %jmp T_83.12;
T_83.8 ;
    %load/vec4 v0x600002fc2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.15, 8;
    %load/vec4 v0x600002fc1a70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002fc1a70_0, 0;
    %load/vec4 v0x600002fc1a70_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc2250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002fc1b00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
T_83.17 ;
T_83.15 ;
    %jmp T_83.12;
T_83.9 ;
    %load/vec4 v0x600002fc1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.19, 8;
    %load/vec4 v0x600002fc1b00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002fc1b00_0, 0;
T_83.19 ;
    %load/vec4 v0x600002fc2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
T_83.21 ;
    %jmp T_83.12;
T_83.10 ;
    %load/vec4 v0x600002fc2010_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
T_83.23 ;
    %jmp T_83.12;
T_83.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fc1b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fc2370_0, 0;
    %jmp T_83.12;
T_83.12 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x121759d60;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcdef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fce370_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002fce400_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcdf80_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002fcd830_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002fcd7a0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fcdb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fccea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fcd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fcd200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002fcd050_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002fcd170_0, 0, 256;
    %end;
    .thread T_84, $init;
    .scope S_0x121759d60;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x600002fcd5f0_0;
    %inv;
    %store/vec4 v0x600002fcd5f0_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x121759d60;
T_86 ;
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 140 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 141 "$display", "\342\225\221              STRESS TEST SUITE                             \342\225\221" {0 0 0};
    %vpi_call/w 3 142 "$display", "\342\225\221  Signed, Large Values, Overflow, Sparse, Fixed-Point       \342\225\221" {0 0 0};
    %vpi_call/w 3 143 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[TEST %0d] Negative Numbers", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  C[0] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  C[1] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967289, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967286, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967281, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967274, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST %0d] Mixed Positive/Negative", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 216, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 208 "$display", "  C[0] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 209 "$display", "  C[1] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967106, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 220, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294966866, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 500, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST %0d] Large Positive Values (127)", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 239 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16129 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 253 "$display", "\000" {0 0 0};
    %vpi_call/w 3 254 "$display", "[TEST %0d] Large Negative Values (-128)", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 270 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16384 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 282 "$display", "\000" {0 0 0};
    %vpi_call/w 3 283 "$display", "[TEST %0d] Accumulator Stress (4 x 127*127 = 64516)", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 299 "$display", "  C[0][0] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002fcde60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 300 "$display", "  C[3][3] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcde60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 311 "$display", "\000" {0 0 0};
    %vpi_call/w 3 312 "$display", "[TEST %0d] Mixed Sign Accumulator (127-128+127-128 = -2)", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 328 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect -2 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 341 "$display", "\000" {0 0 0};
    %vpi_call/w 3 342 "$display", "[TEST %0d] Sparse Diagonal Matrices", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcddd0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcde60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 358 "$display", "  Diagonal: [%0d, %0d, %0d, %0d] (expect [5, 12, 21, 32])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 360 "$display", "  Off-diag: [%0d, %0d] (expect 0)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 12, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcddd0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530027355, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcde60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 375 "$display", "\000" {0 0 0};
    %vpi_call/w 3 376 "$display", "[TEST %0d] Checkerboard Pattern", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 394 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect [4, -4, 4, -4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 411 "$display", "\000" {0 0 0};
    %vpi_call/w 3 412 "$display", "[TEST %0d] Fixed-Point Q4.4 (1.5 * 2.0 = 3.0)", v0x600002fce0a0_0 {0 0 0};
    %vpi_call/w 3 413 "$display", "  Q4.4 format: 0x18=1.5, 0x20=2.0, 0x28=2.5, 0x30=3.0" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 430 "$display", "  C[0] = [%0d, %0d] (expect [768, 1024] = [3.0, 4.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 432 "$display", "  C[1] = [%0d, %0d] (expect [1280, 1536] = [5.0, 6.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 768, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3245667532, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1024, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3312776400, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1280, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3245667540, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdd40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1536, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3312776408, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fce0a0_0, 0, 32;
    %vpi_call/w 3 444 "$display", "\000" {0 0 0};
    %vpi_call/w 3 445 "$display", "[TEST %0d] All Zeros", v0x600002fce0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcca20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fccab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x12178c480;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fc3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fcc1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x12178c310;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x12178c5f0;
    %join;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 451 "$display", "  C[0][0] = %0d (expect 0)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcdcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %load/vec4 v0x600002fce130_0;
    %load/vec4 v0x600002fcde60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002f9bb10_0, 0, 80;
    %store/vec4 v0x600002f9ba80_0, 0, 32;
    %store/vec4 v0x600002f9b960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x121759920;
    %add;
    %store/vec4 v0x600002fce130_0, 0, 32;
    %vpi_call/w 3 458 "$display", "\000" {0 0 0};
    %vpi_call/w 3 459 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 460 "$display", "STRESS TEST SUMMARY: %0d tests, %0d errors", v0x600002fce0a0_0, v0x600002fce130_0 {0 0 0};
    %vpi_call/w 3 461 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x600002fce130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %vpi_call/w 3 464 "$display", ">>> ALL STRESS TESTS PASSED! <<<" {0 0 0};
    %jmp T_86.1;
T_86.0 ;
    %vpi_call/w 3 466 "$display", ">>> STRESS TESTS FAILED <<<" {0 0 0};
T_86.1 ;
    %vpi_call/w 3 468 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_stress_test.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
