From 6fb0e1af3ab5622e7ea33ad1bbdd41cb7fb96f0f Mon Sep 17 00:00:00 2001
From: KeLe Bai <kele.bai@amlogic.com>
Date: Mon, 27 Jul 2015 18:52:47 +0800
Subject: [PATCH 5744/5965] PD#110043: di: fix possible timeout when source
 switch

merge bug 110260 from 3.14

Change-Id: Iaac76b41e6ddda8bf1b9beb1233a600cfe6ee999
---
 drivers/amlogic/deinterlace/deinterlace.c | 34 +++++++++++++----------
 1 file changed, 19 insertions(+), 15 deletions(-)

diff --git a/drivers/amlogic/deinterlace/deinterlace.c b/drivers/amlogic/deinterlace/deinterlace.c
index dd5e38de1f5b..a0656506ba7f 100644
--- a/drivers/amlogic/deinterlace/deinterlace.c
+++ b/drivers/amlogic/deinterlace/deinterlace.c
@@ -3493,20 +3493,24 @@ static void pre_de_process(void)
 		di_mtn_1_ctrl1 &= (~(1<<29));//disable txt
 		cont_rd = 1;
 	}
-		if (di_pre_stru.field_count_for_cont >= 3) {
-			di_mtn_1_ctrl1 |= 1<<29;//enable txt
-			#ifndef NEW_DI_V3
-			Wr(DI_CLKG_CTRL, 0xfeff0000); //di enable nr clock gate
-			#else
-			Wr(DI_CLKG_CTRL, 0xfcf60000); //nr/blend0/ei0/mtn0 clock gate
-			#endif
-			Wr(DI_PRE_CTRL, Rd(DI_PRE_CTRL)|(cont_rd<<25));
-			#ifdef NEW_DI_V4
-			Wr(DNR_CTRL,dnr_en?0x1ff00:0);
-			#endif
-			#ifdef NEW_DI_V3
-			if (di_pre_stru.cur_prog_flag == 0) {
+	if (di_pre_stru.field_count_for_cont >= 3) {
+		di_mtn_1_ctrl1 |= 1<<29;//enable txt
+		#ifndef NEW_DI_V3
+		Wr(DI_CLKG_CTRL, 0xfeff0000); //di enable nr clock gate
+		#else
+		Wr(DI_CLKG_CTRL, 0xfdf60000); //nr/blend0/ei0/mtn0 clock gate
+		#endif
+		Wr(DI_PRE_CTRL, Rd(DI_PRE_CTRL)|(cont_rd<<25));
+		#ifdef NEW_DI_V4
+		Wr(DNR_CTRL,dnr_en?0x1ff00:0);
+		#endif
+		#ifdef NEW_DI_V3
+		if (di_pre_stru.cur_prog_flag == 0) {
+			if (di_pre_stru.field_count_for_cont == 3)
+				Wr(DI_MTN_CTRL1, (0xffffcfff&Rd(DI_MTN_CTRL1)));//disable me(mc di)
+			else
 				Wr(DI_MTN_CTRL1, (mcpre_en?0x3000:0)|Rd(DI_MTN_CTRL1));//enable me(mc di)
+
 			if (di_pre_stru.field_count_for_cont == 4) {
 				di_mtn_1_ctrl1 &= (~(1<<30)); // enable contp2rd and contprd
 				Wr(MCDI_MOTINEN,1<<1|1);	//enable motin refinement
@@ -3514,7 +3518,7 @@ static void pre_de_process(void)
 			if (di_pre_stru.field_count_for_cont == 5)
 				Wr(MCDI_CTRL_MODE,0x1bfeefff);//disalbe reflinfo
 			}
-			#else
+		#else
 		di_mtn_1_ctrl1 &= (~(1<<30)); // enable contp2rd and contprd
 		#endif
 
@@ -3531,7 +3535,7 @@ static void pre_de_process(void)
 			Wr(DNR_CTRL,0);
 			#endif
 		}
-			di_pre_stru.field_count_for_cont++;
+		di_pre_stru.field_count_for_cont++;
 	}
 	else if (get_new_mode_flag() == 0) {
 		di_mtn_1_ctrl1 &= (~(1<<31)); // disable contwr
-- 
2.19.0

