Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 11 12:41:01 2024
| Host         : HI-PC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_opted_1.rpt -pb top_timing_summary_opted_1.pb -rpx top_timing_summary_opted_1.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Optimized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.909       -5.909                      1                  179        0.139        0.000                      0                  179        4.500        0.000                       0                   121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
midi_clk  {0.000 62.500}       125.000         8.000           
sys_clk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -5.909       -5.909                      1                  179        0.139        0.000                      0                  179        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       
(none)        midi_clk      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -5.909ns,  Total Violation       -5.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.909ns  (required time - arrival time)
  Source:                 pwm_audio_inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_out
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.936ns  (logic 4.136ns (83.797%)  route 0.800ns (16.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  pwm_audio_inst/pwm_out_reg/Q
                         net (fo=1, unplaced)         0.800     4.194    pwm_audio_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.680     7.874 r  pwm_audio_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.874    pwm_audio_out
    J1                                                                r  pwm_audio_out (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         output delay                -2.000     1.965    
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                 -5.909    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[0]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[2]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[2]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[3]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[3]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[4]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[4]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[5]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[5]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[6]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[6]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 synth_inst/adsr_inst/envelope_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synth_inst/adsr_inst/envelope_level_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.802ns (39.613%)  route 2.747ns (60.387%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 f  synth_inst/adsr_inst/envelope_level_reg[1]/Q
                         net (fo=14, unplaced)        0.521     3.915    synth_inst/adsr_inst/envelope_level[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.210 r  synth_inst/adsr_inst/current_state0_carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.543    synth_inst/adsr_inst/current_state0_carry_i_1_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.617     5.160 r  synth_inst/adsr_inst/current_state0_carry/CO[2]
                         net (fo=5, unplaced)         0.933     6.093    synth_inst/adsr_inst/current_state0_carry_n_1
                         LUT6 (Prop_lut6_I1_O)        0.310     6.403 r  synth_inst/adsr_inst/envelope_level[7]_i_5/O
                         net (fo=1, unplaced)         0.449     6.852    synth_inst/adsr_inst/envelope_level[7]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  synth_inst/adsr_inst/envelope_level[7]_i_1/O
                         net (fo=8, unplaced)         0.511     7.487    synth_inst/adsr_inst/envelope_level_1
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDCE                                         r  synth_inst/adsr_inst/envelope_level_reg[7]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    synth_inst/adsr_inst/envelope_level_reg[7]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 midi_input_inst/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            midi_input_inst/bit_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.149ns (26.709%)  route 3.153ns (73.291%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.584     2.938    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  midi_input_inst/bit_counter_reg[1]/Q
                         net (fo=3, unplaced)         0.759     4.153    midi_input_inst/bit_counter[1]
                         LUT4 (Prop_lut4_I1_O)        0.321     4.474 f  midi_input_inst/bit_counter[15]_i_7/O
                         net (fo=3, unplaced)         0.920     5.394    midi_input_inst/bit_counter[15]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.518 f  midi_input_inst/bit_counter[15]_i_4/O
                         net (fo=8, unplaced)         0.487     6.005    midi_input_inst/bit_counter[15]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.129 r  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, unplaced)         0.490     6.619    midi_input_inst/bit_index[3]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     6.743 r  midi_input_inst/bit_index[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.240    midi_input_inst/bit_index[3]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439    12.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.556    midi_input_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  5.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 midi_input_inst/byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            midi_input_inst/byte_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  midi_input_inst/byte_count_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.980    midi_input_inst/byte_count_reg_n_0_[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.078 r  midi_input_inst/byte_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    midi_input_inst/byte_count[0]_i_1_n_0
                         FDCE                                         r  midi_input_inst/byte_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/byte_count_reg[0]/C
                         clock pessimism             -0.208     0.849    
                         FDCE (Hold_fdce_C_D)         0.091     0.940    midi_input_inst/byte_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  pwm_audio_inst/counter_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.141     0.986    pwm_audio_inst/counter_reg_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.084 r  pwm_audio_inst/counter_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    pwm_audio_inst/p_0_in[5]
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[5]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  pwm_audio_inst/counter_reg_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.989    pwm_audio_inst/counter_reg_reg[3]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.087 r  pwm_audio_inst/counter_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    pwm_audio_inst/p_0_in[3]
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[3]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.242ns (62.874%)  route 0.143ns (37.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  pwm_audio_inst/counter_reg_reg[4]/Q
                         net (fo=5, unplaced)         0.143     0.987    pwm_audio_inst/counter_reg_reg[4]
                         LUT5 (Prop_lut5_I4_O)        0.101     1.088 r  pwm_audio_inst/counter_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    pwm_audio_inst/p_0_in[4]
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[4]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.239ns (61.899%)  route 0.147ns (38.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  pwm_audio_inst/counter_reg_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.992    pwm_audio_inst/counter_reg_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.090 r  pwm_audio_inst/counter_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    pwm_audio_inst/p_0_in[1]
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[1]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  pwm_audio_inst/counter_reg_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.993    pwm_audio_inst/counter_reg_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.091 r  pwm_audio_inst/counter_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    pwm_audio_inst/counter_reg[0]_i_1_n_0
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[0]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pwm_audio_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_audio_inst/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.242ns (62.396%)  route 0.146ns (37.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  pwm_audio_inst/counter_reg_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.990    pwm_audio_inst/counter_reg_reg[2]
                         LUT3 (Prop_lut3_I2_O)        0.101     1.091 r  pwm_audio_inst/counter_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    pwm_audio_inst/p_0_in[2]
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    pwm_audio_inst/clk_IBUF_BUFG
                         FDRE                                         r  pwm_audio_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    pwm_audio_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 midi_input_inst/note_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_inst/midi_valid_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/note_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  midi_input_inst/note_valid_reg/Q
                         net (fo=1, unplaced)         0.141     0.985    interface_inst/note_valid
                         FDCE                                         r  interface_inst/midi_valid_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/midi_valid_meta_reg/C
                         clock pessimism             -0.208     0.849    
                         FDCE (Hold_fdce_C_D)        -0.017     0.832    interface_inst/midi_valid_meta_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 interface_inst/midi_valid_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_inst/midi_valid_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/midi_valid_meta_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  interface_inst/midi_valid_meta_reg/Q
                         net (fo=1, unplaced)         0.141     0.985    interface_inst/midi_valid_meta
                         FDCE                                         r  interface_inst/midi_valid_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/midi_valid_sync_reg/C
                         clock pessimism             -0.208     0.849    
                         FDCE (Hold_fdce_C_D)        -0.017     0.832    interface_inst/midi_valid_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 interface_inst/note_on_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_inst/note_on_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.114     0.704    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/note_on_meta_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  interface_inst/note_on_meta_reg/Q
                         net (fo=1, unplaced)         0.141     0.985    interface_inst/note_on_meta
                         FDCE                                         r  interface_inst/note_on_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/note_on_sync_reg/C
                         clock pessimism             -0.208     0.849    
                         FDCE (Hold_fdce_C_D)        -0.017     0.832    interface_inst/note_on_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                interface_inst/midi_valid_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                interface_inst/midi_valid_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                interface_inst/note_on_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                interface_inst/note_on_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                midi_input_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                midi_input_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                midi_input_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                midi_input_inst/bit_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                midi_input_inst/bit_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                midi_input_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                midi_input_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/midi_valid_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                interface_inst/note_on_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                midi_input_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                midi_input_inst/FSM_sequential_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.565ns (49.285%)  route 1.611ns (50.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/wav_sel_inst/reset_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.124     2.365 r  synth_inst/wav_sel_inst/mult_temp[14]_i_1/O
                         net (fo=7, unplaced)         0.811     3.176    synth_inst/adsr_inst/mult_temp_reg[14]_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.873ns  (logic 1.565ns (54.483%)  route 1.308ns (45.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/adsr_inst/reset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.365 r  synth_inst/adsr_inst/mult_temp[14]_i_2/O
                         net (fo=7, unplaced)         0.508     2.873    synth_inst/adsr_inst/mult_temp[14]_i_2_n_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.873ns  (logic 1.565ns (54.483%)  route 1.308ns (45.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/adsr_inst/reset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.365 r  synth_inst/adsr_inst/mult_temp[14]_i_2/O
                         net (fo=7, unplaced)         0.508     2.873    synth_inst/adsr_inst/mult_temp[14]_i_2_n_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            synth_inst/adsr_inst/mult_temp_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.873ns  (logic 1.565ns (54.483%)  route 1.308ns (45.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.800     2.241    synth_inst/adsr_inst/reset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.365 r  synth_inst/adsr_inst/mult_temp[14]_i_2/O
                         net (fo=7, unplaced)         0.508     2.873    synth_inst/adsr_inst/mult_temp[14]_i_2_n_0
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    synth_inst/adsr_inst/clk_IBUF_BUFG
                         FDRE                                         r  synth_inst/adsr_inst/mult_temp_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interface_inst/midi_valid_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    interface_inst/reset_IBUF
                         FDCE                                         f  interface_inst/midi_valid_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/midi_valid_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interface_inst/midi_valid_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    interface_inst/reset_IBUF
                         FDCE                                         f  interface_inst/midi_valid_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/midi_valid_sync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interface_inst/note_on_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    interface_inst/reset_IBUF
                         FDCE                                         f  interface_inst/note_on_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/note_on_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interface_inst/note_on_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    interface_inst/reset_IBUF
                         FDCE                                         f  interface_inst/note_on_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    interface_inst/clk_IBUF_BUFG
                         FDCE                                         r  interface_inst/note_on_sync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/bit_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            midi_input_inst/bit_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=115, unplaced)       0.337     0.547    midi_input_inst/reset_IBUF
                         FDCE                                         f  midi_input_inst/bit_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  midi_clk
  To Clock:  sys_clk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.827ns (48.610%)  route 1.932ns (51.390%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.118    64.879 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, unplaced)         0.665    65.544    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    65.668 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, unplaced)         0.467    66.135    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124    66.259 r  midi_input_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000    66.259    midi_input_inst/FSM_sequential_state[0]_i_1_n_0
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.827ns (48.610%)  route 1.932ns (51.390%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.118    64.879 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, unplaced)         0.665    65.544    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    65.668 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, unplaced)         0.467    66.135    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    66.259 r  midi_input_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000    66.259    midi_input_inst/FSM_sequential_state[1]_i_1_n_0
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 1.821ns (48.528%)  route 1.932ns (51.472%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.118    64.879 r  midi_input_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=1, unplaced)         0.665    65.544    midi_input_inst/FSM_sequential_state[2]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    65.668 r  midi_input_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, unplaced)         0.467    66.135    midi_input_inst/FSM_sequential_state[2]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.118    66.253 r  midi_input_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000    66.253    midi_input_inst/FSM_sequential_state[2]_i_1_n_0
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.735ns (47.141%)  route 1.946ns (52.860%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I0_O)        0.150    64.911 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, unplaced)         1.146    66.057    midi_input_inst/rx_data[7]
                         LUT6 (Prop_lut6_I0_O)        0.124    66.181 f  midi_input_inst/rx_data[1]_i_1/O
                         net (fo=1, unplaced)         0.000    66.181    midi_input_inst/rx_data[1]_i_1_n_0
                         FDCE                                         f  midi_input_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/rx_data_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.735ns (47.141%)  route 1.946ns (52.860%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I0_O)        0.150    64.911 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, unplaced)         1.146    66.057    midi_input_inst/rx_data[7]
                         LUT6 (Prop_lut6_I0_O)        0.124    66.181 f  midi_input_inst/rx_data[3]_i_1/O
                         net (fo=1, unplaced)         0.000    66.181    midi_input_inst/rx_data[3]_i_1_n_0
                         FDCE                                         f  midi_input_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/rx_data_reg[3]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.735ns (47.141%)  route 1.946ns (52.860%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT2 (Prop_lut2_I0_O)        0.150    64.911 f  midi_input_inst/rx_data[6]_i_2/O
                         net (fo=7, unplaced)         1.146    66.057    midi_input_inst/rx_data[7]
                         LUT6 (Prop_lut6_I0_O)        0.124    66.181 f  midi_input_inst/rx_data[5]_i_1/O
                         net (fo=1, unplaced)         0.000    66.181    midi_input_inst/rx_data[5]_i_1_n_0
                         FDCE                                         f  midi_input_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/rx_data_reg[5]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.709ns (48.892%)  route 1.787ns (51.109%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124    64.885 r  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, unplaced)         0.490    65.375    midi_input_inst/bit_index[3]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    65.499 r  midi_input_inst/bit_index[3]_i_1/O
                         net (fo=4, unplaced)         0.497    65.996    midi_input_inst/bit_index[3]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.709ns (48.892%)  route 1.787ns (51.109%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124    64.885 r  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, unplaced)         0.490    65.375    midi_input_inst/bit_index[3]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    65.499 r  midi_input_inst/bit_index[3]_i_1/O
                         net (fo=4, unplaced)         0.497    65.996    midi_input_inst/bit_index[3]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.709ns (48.892%)  route 1.787ns (51.109%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124    64.885 r  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, unplaced)         0.490    65.375    midi_input_inst/bit_index[3]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    65.499 r  midi_input_inst/bit_index[3]_i_1/O
                         net (fo=4, unplaced)         0.497    65.996    midi_input_inst/bit_index[3]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.709ns (48.892%)  route 1.787ns (51.109%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns = ( 62.500 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk fall edge)
                                                     62.500    62.500 f  
    L2                                                0.000    62.500 f  midi_rx (IN)
                         net (fo=0)                   0.000    62.500    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         1.461    63.961 f  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.800    64.761    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124    64.885 r  midi_input_inst/bit_index[3]_i_5/O
                         net (fo=9, unplaced)         0.490    65.375    midi_input_inst/bit_index[3]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    65.499 r  midi_input_inst/bit_index[3]_i_1/O
                         net (fo=4, unplaced)         0.497    65.996    midi_input_inst/bit_index[3]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.439     2.678    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.271ns (44.587%)  route 0.337ns (55.413%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT5 (Prop_lut5_I2_O)        0.042     0.608 r  midi_input_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.608    midi_input_inst/FSM_sequential_state[2]_i_1_n_0
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT5 (Prop_lut5_I1_O)        0.045     0.611 f  midi_input_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/FSM_sequential_state[1]_i_1_n_0
                         FDCE                                         f  midi_input_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.045     0.611 r  midi_input_inst/bit_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/bit_counter[0]_i_1_n_0
                         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT4 (Prop_lut4_I3_O)        0.045     0.611 r  midi_input_inst/bit_index[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/bit_index[0]
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I5_O)        0.045     0.611 r  midi_input_inst/bit_index[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/bit_index[2]
                         FDCE                                         r  midi_input_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[2]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I5_O)        0.045     0.611 r  midi_input_inst/bit_index[3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/bit_index[3]
                         FDCE                                         r  midi_input_inst/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[3]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.274ns (44.859%)  route 0.337ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.045     0.611 r  midi_input_inst/rx_data[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.611    midi_input_inst/rx_data[7]_i_1_n_0
                         FDCE                                         r  midi_input_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/rx_data_reg[7]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.277ns (45.128%)  route 0.337ns (54.872%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT5 (Prop_lut5_I4_O)        0.048     0.614 r  midi_input_inst/bit_index[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.614    midi_input_inst/bit_index[1]
                         FDCE                                         r  midi_input_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_index_reg[1]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.274ns (32.903%)  route 0.559ns (67.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.045     0.611 f  midi_input_inst/bit_counter[15]_i_1/O
                         net (fo=16, unplaced)        0.222     0.833    midi_input_inst/bit_counter[15]_i_1_n_0
                         FDCE                                         f  midi_input_inst/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 midi_rx
                            (clock source 'midi_clk'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            midi_input_inst/bit_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.274ns (32.903%)  route 0.559ns (67.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock midi_clk rise edge)
                                                      0.000     0.000 r  
    L2                                                0.000     0.000 r  midi_rx (IN)
                         net (fo=0)                   0.000     0.000    midi_rx
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  midi_rx_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.566    midi_input_inst/midi_rx_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.045     0.611 f  midi_input_inst/bit_counter[15]_i_1/O
                         net (fo=16, unplaced)        0.222     0.833    midi_input_inst/bit_counter[15]_i_1_n_0
                         FDCE                                         f  midi_input_inst/bit_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, unplaced)       0.259     1.057    midi_input_inst/clk_IBUF_BUFG
                         FDCE                                         r  midi_input_inst/bit_counter_reg[10]/C





