---
title: Verilog Basics
layout: single
categories:
  - Verilog
tags:
  - Grammar
permalink: /verilog/1/
last_modified_at: 2024-01-29T18:12:17

---

## Number Representation

`[-][<size>]['<base>]<number>`

- sign ⇒ b’s complement
- size defaut = 32
- base default = d (decimal)
  - b: bin, h: hex, o: oct
- special digit: x(conflict) and z(floating) ⇒ unknown

## Data Types

- wire(or net), reg
- integer ⇒ singed reg
- array or vector ⇒ indexing by [msb:lsb]
  - differs in their concept: array is a "collection" of data while vector is a single data
  - (array)`reg a [3:0]` or (vector)`reg [3:0] a`
  - (array) `reg a [3:0][3:0][31:0]` or (array of vector) `reg [31:0] a [3:0][3:0]`
  - “vector” concatenation ⇒ {a, b, c}

## Assignment

- `assign <wire> = expr;`
- `<reg vector> = expr;` i.e., `{a, b} = 2'b10;` is `a = 1'b1; b = 1'b0;`
- `<reg vector> <= expr` i.e., `{a, b} <= 2'b10;`

## Operator

- Reduction:  bitwise operation, vector to bit
- Case equality: `===` and `!==`: cares x and z (like `is` in SQL)

## Loop

- for and while (identical to C language)
- `repeat(iter_cnt)`: fixed number iteration

<br>

[Back](/verilog/)