# read design with -SV option
read_verilog -defer -overwrite -sv instruction_fetch.sv en_ff.sv adder_rv.sv

# generic define the top
#hierarchy -check -top rv32i_core
hierarchy -check -top instruction_fetch

# Process
proc
#fsm
opt
clean
#flatten
proc

# Dot view file
show -prefix view_file -notitle -colors 2 -width -format dot

# write json file
write_json result.json