
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017f48  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003304  08018148  08018148  00019148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b44c  0801b44c  0001d1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b44c  0801b44c  0001c44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b454  0801b454  0001d1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b454  0801b454  0001c454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b458  0801b458  0001c458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0801b45c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000008c  0801b4e8  0001d08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000012c  0801b588  0001d12c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000c8c8  200001cc  0801b628  0001d1cc  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000ca94  0801b628  0001da94  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0001d1cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000342d0  00000000  00000000  0001d1fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007da6  00000000  00000000  000514ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000024c0  00000000  00000000  00059270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001d60  00000000  00000000  0005b730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a2a1  00000000  00000000  0005d490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003958d  00000000  00000000  00097731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012cf20  00000000  00000000  000d0cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001fdbde  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a3ac  00000000  00000000  001fdc24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000070  00000000  00000000  00207fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001cc 	.word	0x200001cc
 800021c:	00000000 	.word	0x00000000
 8000220:	08018130 	.word	0x08018130

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d0 	.word	0x200001d0
 800023c:	08018130 	.word	0x08018130

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_ldivmod>:
 80002f0:	b97b      	cbnz	r3, 8000312 <__aeabi_ldivmod+0x22>
 80002f2:	b972      	cbnz	r2, 8000312 <__aeabi_ldivmod+0x22>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bfbe      	ittt	lt
 80002f8:	2000      	movlt	r0, #0
 80002fa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002fe:	e006      	blt.n	800030e <__aeabi_ldivmod+0x1e>
 8000300:	bf08      	it	eq
 8000302:	2800      	cmpeq	r0, #0
 8000304:	bf1c      	itt	ne
 8000306:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800030a:	f04f 30ff 	movne.w	r0, #4294967295
 800030e:	f000 b9d3 	b.w	80006b8 <__aeabi_idiv0>
 8000312:	f1ad 0c08 	sub.w	ip, sp, #8
 8000316:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800031a:	2900      	cmp	r1, #0
 800031c:	db09      	blt.n	8000332 <__aeabi_ldivmod+0x42>
 800031e:	2b00      	cmp	r3, #0
 8000320:	db1a      	blt.n	8000358 <__aeabi_ldivmod+0x68>
 8000322:	f000 f84d 	bl	80003c0 <__udivmoddi4>
 8000326:	f8dd e004 	ldr.w	lr, [sp, #4]
 800032a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032e:	b004      	add	sp, #16
 8000330:	4770      	bx	lr
 8000332:	4240      	negs	r0, r0
 8000334:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000338:	2b00      	cmp	r3, #0
 800033a:	db1b      	blt.n	8000374 <__aeabi_ldivmod+0x84>
 800033c:	f000 f840 	bl	80003c0 <__udivmoddi4>
 8000340:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000344:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000348:	b004      	add	sp, #16
 800034a:	4240      	negs	r0, r0
 800034c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000350:	4252      	negs	r2, r2
 8000352:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000356:	4770      	bx	lr
 8000358:	4252      	negs	r2, r2
 800035a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800035e:	f000 f82f 	bl	80003c0 <__udivmoddi4>
 8000362:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036a:	b004      	add	sp, #16
 800036c:	4240      	negs	r0, r0
 800036e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000372:	4770      	bx	lr
 8000374:	4252      	negs	r2, r2
 8000376:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037a:	f000 f821 	bl	80003c0 <__udivmoddi4>
 800037e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000382:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000386:	b004      	add	sp, #16
 8000388:	4252      	negs	r2, r2
 800038a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	4a07      	ldr	r2, [pc, #28]	@ (80006e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80006cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	4a06      	ldr	r2, [pc, #24]	@ (80006ec <vApplicationGetIdleTaskMemory+0x30>)
 80006d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006da:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	200001e8 	.word	0x200001e8
 80006ec:	20000288 	.word	0x20000288

080006f0 <log_message>:
    char text[256];
} Message_t;
static struct udp_pcb *ntp_pcb;
//struct netif gnetif;
static bool is_synced =false;
void log_message(const char *format, ...) {
 80006f0:	b40f      	push	{r0, r1, r2, r3}
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b0c2      	sub	sp, #264	@ 0x108
 80006f6:	af00      	add	r7, sp, #0
    static uint8_t msg_id = 0;
    Message_t msg;

    msg.id = msg_id++;
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <log_message+0x64>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	1c5a      	adds	r2, r3, #1
 80006fe:	b2d1      	uxtb	r1, r2
 8000700:	4a14      	ldr	r2, [pc, #80]	@ (8000754 <log_message+0x64>)
 8000702:	7011      	strb	r1, [r2, #0]
 8000704:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000708:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800070c:	7013      	strb	r3, [r2, #0]

    va_list args;
    va_start(args, format);
 800070e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000716:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800071a:	601a      	str	r2, [r3, #0]
    vsnprintf(msg.text, sizeof(msg.text), format, args);
 800071c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000720:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000724:	1d3a      	adds	r2, r7, #4
 8000726:	1c50      	adds	r0, r2, #1
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800072e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000732:	f016 fb73 	bl	8016e1c <vsniprintf>
    va_end(args);

    osMessagePut(messageQueueHandle, (uint32_t) &msg, 0);
 8000736:	4b08      	ldr	r3, [pc, #32]	@ (8000758 <log_message+0x68>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	1d39      	adds	r1, r7, #4
 800073c:	2200      	movs	r2, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f007 fb34 	bl	8007dac <osMessagePut>
}
 8000744:	bf00      	nop
 8000746:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800074a:	46bd      	mov	sp, r7
 800074c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000750:	b004      	add	sp, #16
 8000752:	4770      	bx	lr
 8000754:	20000855 	.word	0x20000855
 8000758:	20000844 	.word	0x20000844

0800075c <ntp_receive>:
void ntp_receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port) {
 800075c:	b5b0      	push	{r4, r5, r7, lr}
 800075e:	b08e      	sub	sp, #56	@ 0x38
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
 8000768:	603b      	str	r3, [r7, #0]
	if (p->len >= 48) {
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	895b      	ldrh	r3, [r3, #10]
 800076e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000770:	d94b      	bls.n	800080a <ntp_receive+0xae>
		uint32_t timestamp;
		memcpy(&timestamp, (uint8_t *)p->payload + 40, 4);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	3328      	adds	r3, #40	@ 0x28
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	633b      	str	r3, [r7, #48]	@ 0x30
		timestamp = ntohl(timestamp)-NTP_TIMESTAMP_DELTA;
 800077c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800077e:	4618      	mov	r0, r3
 8000780:	f00a fb0c 	bl	800ad9c <lwip_htonl>
 8000784:	4602      	mov	r2, r0
 8000786:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <ntp_receive+0xc4>)
 8000788:	4413      	add	r3, r2
 800078a:	633b      	str	r3, [r7, #48]	@ 0x30
		time_t rawtime = timestamp;
 800078c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800078e:	2200      	movs	r2, #0
 8000790:	461c      	mov	r4, r3
 8000792:	4615      	mov	r5, r2
 8000794:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
		struct tm *timeinfo = gmtime(&rawtime);
 8000798:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800079c:	4618      	mov	r0, r3
 800079e:	f016 fb7d 	bl	8016e9c <gmtime>
 80007a2:	6378      	str	r0, [r7, #52]	@ 0x34
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		sTime.Hours = timeinfo->tm_hour;
 80007a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	753b      	strb	r3, [r7, #20]
		sTime.Minutes = timeinfo->tm_min;
 80007ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	757b      	strb	r3, [r7, #21]
		sTime.Seconds = timeinfo->tm_sec;
 80007b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	75bb      	strb	r3, [r7, #22]
		sDate.Year = timeinfo->tm_year-100; // STM32: annÃ©e depuis 2000
 80007bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	3b64      	subs	r3, #100	@ 0x64
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	74fb      	strb	r3, [r7, #19]
		sDate.Month = timeinfo->tm_mon + 1;
 80007c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007ca:	691b      	ldr	r3, [r3, #16]
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	3301      	adds	r3, #1
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	747b      	strb	r3, [r7, #17]
		sDate.Date = timeinfo->tm_mday;
 80007d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	74bb      	strb	r3, [r7, #18]
		sDate.WeekDay = timeinfo->tm_wday + 1;
 80007dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	3301      	adds	r3, #1
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	743b      	strb	r3, [r7, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2200      	movs	r2, #0
 80007ee:	4619      	mov	r1, r3
 80007f0:	480c      	ldr	r0, [pc, #48]	@ (8000824 <ntp_receive+0xc8>)
 80007f2:	f004 fe3f 	bl	8005474 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80007f6:	f107 0310 	add.w	r3, r7, #16
 80007fa:	2200      	movs	r2, #0
 80007fc:	4619      	mov	r1, r3
 80007fe:	4809      	ldr	r0, [pc, #36]	@ (8000824 <ntp_receive+0xc8>)
 8000800:	f004 fed2 	bl	80055a8 <HAL_RTC_SetDate>
		is_synced = true;
 8000804:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <ntp_receive+0xcc>)
 8000806:	2201      	movs	r2, #1
 8000808:	701a      	strb	r2, [r3, #0]
	}
	pbuf_free(p);
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f00c fe8a 	bl	800d524 <pbuf_free>
	udp_remove(pcb);
 8000810:	68b8      	ldr	r0, [r7, #8]
 8000812:	f013 fa59 	bl	8013cc8 <udp_remove>
}
 8000816:	bf00      	nop
 8000818:	3738      	adds	r7, #56	@ 0x38
 800081a:	46bd      	mov	sp, r7
 800081c:	bdb0      	pop	{r4, r5, r7, pc}
 800081e:	bf00      	nop
 8000820:	7c558180 	.word	0x7c558180
 8000824:	20000730 	.word	0x20000730
 8000828:	20000854 	.word	0x20000854

0800082c <sync_rtc_with_ntp>:
void sync_rtc_with_ntp() {
 800082c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800082e:	b093      	sub	sp, #76	@ 0x4c
 8000830:	af00      	add	r7, sp, #0
	ip_addr_t ntp_ip;
	const char *hostname = NTP_SERVER;
 8000832:	4b3e      	ldr	r3, [pc, #248]	@ (800092c <sync_rtc_with_ntp+0x100>)
 8000834:	647b      	str	r3, [r7, #68]	@ 0x44
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000836:	4b3e      	ldr	r3, [pc, #248]	@ (8000930 <sync_rtc_with_ntp+0x104>)
 8000838:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800083c:	f003 0301 	and.w	r3, r3, #1
 8000840:	b2db      	uxtb	r3, r3
 8000842:	2b00      	cmp	r3, #0
 8000844:	d069      	beq.n	800091a <sync_rtc_with_ntp+0xee>
 8000846:	4b3a      	ldr	r3, [pc, #232]	@ (8000930 <sync_rtc_with_ntp+0x104>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d065      	beq.n	800091a <sync_rtc_with_ntp+0xee>
		ip_addr_t ip;
		err_t err = dns_gethostbyname(hostname, &ntp_ip, NULL, NULL);
 800084e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000852:	2300      	movs	r3, #0
 8000854:	2200      	movs	r2, #0
 8000856:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000858:	f00b fa4a 	bl	800bcf0 <dns_gethostbyname>
 800085c:	4603      	mov	r3, r0
 800085e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (err == ERR_OK) {
 8000862:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000866:	2b00      	cmp	r3, #0
 8000868:	d150      	bne.n	800090c <sync_rtc_with_ntp+0xe0>
			log_message("NTP server found : %s.\r\n", ipaddr_ntoa(&ip));
 800086a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800086e:	4618      	mov	r0, r3
 8000870:	f015 f860 	bl	8015934 <ip4addr_ntoa>
 8000874:	4603      	mov	r3, r0
 8000876:	4619      	mov	r1, r3
 8000878:	482e      	ldr	r0, [pc, #184]	@ (8000934 <sync_rtc_with_ntp+0x108>)
 800087a:	f7ff ff39 	bl	80006f0 <log_message>
			ntp_pcb = udp_new();
 800087e:	f013 fa65 	bl	8013d4c <udp_new>
 8000882:	4603      	mov	r3, r0
 8000884:	4a2c      	ldr	r2, [pc, #176]	@ (8000938 <sync_rtc_with_ntp+0x10c>)
 8000886:	6013      	str	r3, [r2, #0]
			if (ntp_pcb != NULL) {
 8000888:	4b2b      	ldr	r3, [pc, #172]	@ (8000938 <sync_rtc_with_ntp+0x10c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d039      	beq.n	8000904 <sync_rtc_with_ntp+0xd8>
				udp_recv(ntp_pcb, ntp_receive, NULL);
 8000890:	4b29      	ldr	r3, [pc, #164]	@ (8000938 <sync_rtc_with_ntp+0x10c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2200      	movs	r2, #0
 8000896:	4929      	ldr	r1, [pc, #164]	@ (800093c <sync_rtc_with_ntp+0x110>)
 8000898:	4618      	mov	r0, r3
 800089a:	f013 f9f5 	bl	8013c88 <udp_recv>
				uint8_t ntp_request[48] = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2230      	movs	r2, #48	@ 0x30
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f016 faf1 	bl	8016e8c <memset>
				ntp_request[0] = 0x1B; // LI = 0, VN = 3, Mode = 3 (client)
 80008aa:	231b      	movs	r3, #27
 80008ac:	713b      	strb	r3, [r7, #4]
				struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ntp_request), PBUF_RAM);
 80008ae:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80008b2:	2130      	movs	r1, #48	@ 0x30
 80008b4:	2036      	movs	r0, #54	@ 0x36
 80008b6:	f00c fb51 	bl	800cf5c <pbuf_alloc>
 80008ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
				memcpy(p->payload, ntp_request, sizeof(ntp_request));
 80008bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	1d3c      	adds	r4, r7, #4
 80008c2:	469c      	mov	ip, r3
 80008c4:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80008c8:	4665      	mov	r5, ip
 80008ca:	4626      	mov	r6, r4
 80008cc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80008ce:	6028      	str	r0, [r5, #0]
 80008d0:	6069      	str	r1, [r5, #4]
 80008d2:	60aa      	str	r2, [r5, #8]
 80008d4:	60eb      	str	r3, [r5, #12]
 80008d6:	3410      	adds	r4, #16
 80008d8:	f10c 0c10 	add.w	ip, ip, #16
 80008dc:	4574      	cmp	r4, lr
 80008de:	d1f3      	bne.n	80008c8 <sync_rtc_with_ntp+0x9c>
				udp_connect(ntp_pcb, &ntp_ip, NTP_PORT);
 80008e0:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <sync_rtc_with_ntp+0x10c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80008e8:	227b      	movs	r2, #123	@ 0x7b
 80008ea:	4618      	mov	r0, r3
 80008ec:	f013 f95e 	bl	8013bac <udp_connect>
				udp_send(ntp_pcb, p);
 80008f0:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <sync_rtc_with_ntp+0x10c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80008f6:	4618      	mov	r0, r3
 80008f8:	f012 fed4 	bl	80136a4 <udp_send>
				pbuf_free(p);
 80008fc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80008fe:	f00c fe11 	bl	800d524 <pbuf_free>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000902:	e00e      	b.n	8000922 <sync_rtc_with_ntp+0xf6>
			}
			else {
				log_message("Failed to sync. time!\r\n");
 8000904:	480e      	ldr	r0, [pc, #56]	@ (8000940 <sync_rtc_with_ntp+0x114>)
 8000906:	f7ff fef3 	bl	80006f0 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800090a:	e00a      	b.n	8000922 <sync_rtc_with_ntp+0xf6>
			}
		} else {
			log_message("Failed to resolve NTP_SERVER name (%d)!\r\n", err);
 800090c:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000910:	4619      	mov	r1, r3
 8000912:	480c      	ldr	r0, [pc, #48]	@ (8000944 <sync_rtc_with_ntp+0x118>)
 8000914:	f7ff feec 	bl	80006f0 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000918:	e003      	b.n	8000922 <sync_rtc_with_ntp+0xf6>
		}
		}
	else {
		log_message("Device is not ready!\r\n");
 800091a:	480b      	ldr	r0, [pc, #44]	@ (8000948 <sync_rtc_with_ntp+0x11c>)
 800091c:	f7ff fee8 	bl	80006f0 <log_message>
	}
}
 8000920:	bf00      	nop
 8000922:	bf00      	nop
 8000924:	374c      	adds	r7, #76	@ 0x4c
 8000926:	46bd      	mov	sp, r7
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	bf00      	nop
 800092c:	08018148 	.word	0x08018148
 8000930:	200008ac 	.word	0x200008ac
 8000934:	08018158 	.word	0x08018158
 8000938:	20000850 	.word	0x20000850
 800093c:	0800075d 	.word	0x0800075d
 8000940:	08018174 	.word	0x08018174
 8000944:	0801818c 	.word	0x0801818c
 8000948:	080181b8 	.word	0x080181b8

0800094c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800094c:	b5b0      	push	{r4, r5, r7, lr}
 800094e:	b0c0      	sub	sp, #256	@ 0x100
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000952:	f001 f8f0 	bl	8001b36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000956:	f000 f8ff 	bl	8000b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095a:	f000 fab1 	bl	8000ec0 <MX_GPIO_Init>
  MX_DMA_Init();
 800095e:	f000 fa91 	bl	8000e84 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000962:	f000 fa5f 	bl	8000e24 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8000966:	f000 f9b5 	bl	8000cd4 <MX_RTC_Init>
  MX_ADC1_Init();
 800096a:	f000 f961 	bl	8000c30 <MX_ADC1_Init>
  MX_TIM2_Init();
 800096e:	f000 fa0b 	bl	8000d88 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 8000972:	2300      	movs	r3, #0
 8000974:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000978:	2300      	movs	r3, #0
 800097a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 800097e:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000982:	4618      	mov	r0, r3
 8000984:	f007 f897 	bl	8007ab6 <osMutexCreate>
 8000988:	4603      	mov	r3, r0
 800098a:	4a5f      	ldr	r2, [pc, #380]	@ (8000b08 <main+0x1bc>)
 800098c:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemaphoreMaster */
  osSemaphoreDef(SemaphoreMaster);
 800098e:	2300      	movs	r3, #0
 8000990:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000994:	2300      	movs	r3, #0
 8000996:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SemaphoreMasterHandle = osSemaphoreCreate(osSemaphore(SemaphoreMaster), 1);
 800099a:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800099e:	2101      	movs	r1, #1
 80009a0:	4618      	mov	r0, r3
 80009a2:	f007 f925 	bl	8007bf0 <osSemaphoreCreate>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4a58      	ldr	r2, [pc, #352]	@ (8000b0c <main+0x1c0>)
 80009aa:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 16, uint32_t);
 80009ac:	4b58      	ldr	r3, [pc, #352]	@ (8000b10 <main+0x1c4>)
 80009ae:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 80009b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 80009b8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80009bc:	2100      	movs	r1, #0
 80009be:	4618      	mov	r0, r3
 80009c0:	f007 f9cc 	bl	8007d5c <osMessageCreate>
 80009c4:	4603      	mov	r3, r0
 80009c6:	4a53      	ldr	r2, [pc, #332]	@ (8000b14 <main+0x1c8>)
 80009c8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80009ca:	4b53      	ldr	r3, [pc, #332]	@ (8000b18 <main+0x1cc>)
 80009cc:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 80009d0:	461d      	mov	r5, r3
 80009d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80009de:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f006 fffa 	bl	80079de <osThreadCreate>
 80009ea:	4603      	mov	r3, r0
 80009ec:	4a4b      	ldr	r2, [pc, #300]	@ (8000b1c <main+0x1d0>)
 80009ee:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityNormal, 0, 256);
 80009f0:	4b4b      	ldr	r3, [pc, #300]	@ (8000b20 <main+0x1d4>)
 80009f2:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 80009f6:	461d      	mov	r5, r3
 80009f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 8000a04:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f006 ffe7 	bl	80079de <osThreadCreate>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4a44      	ldr	r2, [pc, #272]	@ (8000b24 <main+0x1d8>)
 8000a14:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityBelowNormal, 0, 256);
 8000a16:	4b44      	ldr	r3, [pc, #272]	@ (8000b28 <main+0x1dc>)
 8000a18:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8000a1c:	461d      	mov	r5, r3
 8000a1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8000a2a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f006 ffd4 	bl	80079de <osThreadCreate>
 8000a36:	4603      	mov	r3, r0
 8000a38:	4a3c      	ldr	r2, [pc, #240]	@ (8000b2c <main+0x1e0>)
 8000a3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityBelowNormal, 0, 256);
 8000a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8000b30 <main+0x1e4>)
 8000a3e:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000a42:	461d      	mov	r5, r3
 8000a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8000a50:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f006 ffc1 	bl	80079de <osThreadCreate>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	4a35      	ldr	r2, [pc, #212]	@ (8000b34 <main+0x1e8>)
 8000a60:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 256);
 8000a62:	4b35      	ldr	r3, [pc, #212]	@ (8000b38 <main+0x1ec>)
 8000a64:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000a68:	461d      	mov	r5, r3
 8000a6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 8000a76:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f006 ffae 	bl	80079de <osThreadCreate>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4a2d      	ldr	r2, [pc, #180]	@ (8000b3c <main+0x1f0>)
 8000a86:	6013      	str	r3, [r2, #0]

  /* definition and creation of BroardCast */
  osThreadDef(BroardCast, StartBroadCast, osPriorityIdle, 0, 256);
 8000a88:	4b2d      	ldr	r3, [pc, #180]	@ (8000b40 <main+0x1f4>)
 8000a8a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000a8e:	461d      	mov	r5, r3
 8000a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BroardCastHandle = osThreadCreate(osThread(BroardCast), NULL);
 8000a9c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f006 ff9b 	bl	80079de <osThreadCreate>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	4a26      	ldr	r2, [pc, #152]	@ (8000b44 <main+0x1f8>)
 8000aac:	6013      	str	r3, [r2, #0]

  /* definition and creation of MasterTask */
  osThreadDef(MasterTask, StartMasterTask, osPriorityIdle, 0, 256);
 8000aae:	4b26      	ldr	r3, [pc, #152]	@ (8000b48 <main+0x1fc>)
 8000ab0:	f107 041c 	add.w	r4, r7, #28
 8000ab4:	461d      	mov	r5, r3
 8000ab6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000abe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasterTaskHandle = osThreadCreate(osThread(MasterTask), NULL);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f006 ff88 	bl	80079de <osThreadCreate>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8000b4c <main+0x200>)
 8000ad2:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, StartADCTask, osPriorityIdle, 0, 256);
 8000ad4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000ad8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000adc:	4a1c      	ldr	r2, [pc, #112]	@ (8000b50 <main+0x204>)
 8000ade:	461c      	mov	r4, r3
 8000ae0:	4615      	mov	r5, r2
 8000ae2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ae4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ae6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000aea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 8000aee:	463b      	mov	r3, r7
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f006 ff73 	bl	80079de <osThreadCreate>
 8000af8:	4603      	mov	r3, r0
 8000afa:	4a16      	ldr	r2, [pc, #88]	@ (8000b54 <main+0x208>)
 8000afc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000afe:	f006 ff57 	bl	80079b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b02:	bf00      	nop
 8000b04:	e7fd      	b.n	8000b02 <main+0x1b6>
 8000b06:	bf00      	nop
 8000b08:	20000848 	.word	0x20000848
 8000b0c:	2000084c 	.word	0x2000084c
 8000b10:	080181d0 	.word	0x080181d0
 8000b14:	20000844 	.word	0x20000844
 8000b18:	080181ec 	.word	0x080181ec
 8000b1c:	20000824 	.word	0x20000824
 8000b20:	08018218 	.word	0x08018218
 8000b24:	20000828 	.word	0x20000828
 8000b28:	08018240 	.word	0x08018240
 8000b2c:	2000082c 	.word	0x2000082c
 8000b30:	08018268 	.word	0x08018268
 8000b34:	20000830 	.word	0x20000830
 8000b38:	08018294 	.word	0x08018294
 8000b3c:	20000834 	.word	0x20000834
 8000b40:	080182bc 	.word	0x080182bc
 8000b44:	20000838 	.word	0x20000838
 8000b48:	080182e4 	.word	0x080182e4
 8000b4c:	2000083c 	.word	0x2000083c
 8000b50:	08018308 	.word	0x08018308
 8000b54:	20000840 	.word	0x20000840

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b094      	sub	sp, #80	@ 0x50
 8000b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	2234      	movs	r2, #52	@ 0x34
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f016 f990 	bl	8016e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b6c:	f107 0308 	add.w	r3, r7, #8
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c28 <SystemClock_Config+0xd0>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b80:	4a29      	ldr	r2, [pc, #164]	@ (8000c28 <SystemClock_Config+0xd0>)
 8000b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b88:	4b27      	ldr	r3, [pc, #156]	@ (8000c28 <SystemClock_Config+0xd0>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b90:	607b      	str	r3, [r7, #4]
 8000b92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b94:	4b25      	ldr	r3, [pc, #148]	@ (8000c2c <SystemClock_Config+0xd4>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b9c:	4a23      	ldr	r2, [pc, #140]	@ (8000c2c <SystemClock_Config+0xd4>)
 8000b9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba2:	6013      	str	r3, [r2, #0]
 8000ba4:	4b21      	ldr	r3, [pc, #132]	@ (8000c2c <SystemClock_Config+0xd4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bac:	603b      	str	r3, [r7, #0]
 8000bae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000bb0:	230a      	movs	r3, #10
 8000bb2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bb8:	2310      	movs	r3, #16
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000bc8:	2310      	movs	r3, #16
 8000bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000bcc:	23c0      	movs	r3, #192	@ 0xc0
 8000bce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000bd0:	2304      	movs	r3, #4
 8000bd2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	4618      	mov	r0, r3
 8000be2:	f003 fad7 	bl	8004194 <HAL_RCC_OscConfig>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000bec:	f000 fba0 	bl	8001330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf0:	230f      	movs	r3, #15
 8000bf2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bfc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c06:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c08:	f107 0308 	add.w	r3, r7, #8
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fd6e 	bl	80046f0 <HAL_RCC_ClockConfig>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000c1a:	f000 fb89 	bl	8001330 <Error_Handler>
  }
}
 8000c1e:	bf00      	nop
 8000c20:	3750      	adds	r7, #80	@ 0x50
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40007000 	.word	0x40007000

08000c30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c36:	463b      	mov	r3, r7
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c42:	4b22      	ldr	r3, [pc, #136]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c44:	4a22      	ldr	r2, [pc, #136]	@ (8000cd0 <MX_ADC1_Init+0xa0>)
 8000c46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000c48:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c54:	4b1d      	ldr	r3, [pc, #116]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c68:	4b18      	ldr	r3, [pc, #96]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000c70:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c72:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 8000c76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c78:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c7e:	4b13      	ldr	r3, [pc, #76]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c84:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c92:	480e      	ldr	r0, [pc, #56]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000c94:	f000 ffac 	bl	8001bf0 <HAL_ADC_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000c9e:	f000 fb47 	bl	8001330 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4806      	ldr	r0, [pc, #24]	@ (8000ccc <MX_ADC1_Init+0x9c>)
 8000cb4:	f000 ffe0 	bl	8001c78 <HAL_ADC_ConfigChannel>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000cbe:	f000 fb37 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000688 	.word	0x20000688
 8000cd0:	40012000 	.word	0x40012000

08000cd4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000ce8:	2300      	movs	r3, #0
 8000cea:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000cec:	4b24      	ldr	r3, [pc, #144]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000cee:	4a25      	ldr	r2, [pc, #148]	@ (8000d84 <MX_RTC_Init+0xb0>)
 8000cf0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000cf2:	4b23      	ldr	r3, [pc, #140]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000cf8:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000cfa:	227f      	movs	r2, #127	@ 0x7f
 8000cfc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000cfe:	4b20      	ldr	r3, [pc, #128]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d00:	22ff      	movs	r2, #255	@ 0xff
 8000d02:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d04:	4b1e      	ldr	r3, [pc, #120]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d10:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d16:	481a      	ldr	r0, [pc, #104]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d18:	f004 fb2a 	bl	8005370 <HAL_RTC_Init>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000d22:	f000 fb05 	bl	8001330 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480f      	ldr	r0, [pc, #60]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d42:	f004 fb97 	bl	8005474 <HAL_RTC_SetTime>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000d4c:	f000 faf0 	bl	8001330 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000d50:	2301      	movs	r3, #1
 8000d52:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000d54:	2301      	movs	r3, #1
 8000d56:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d60:	463b      	mov	r3, r7
 8000d62:	2201      	movs	r2, #1
 8000d64:	4619      	mov	r1, r3
 8000d66:	4806      	ldr	r0, [pc, #24]	@ (8000d80 <MX_RTC_Init+0xac>)
 8000d68:	f004 fc1e 	bl	80055a8 <HAL_RTC_SetDate>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000d72:	f000 fadd 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d76:	bf00      	nop
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000730 	.word	0x20000730
 8000d84:	40002800 	.word	0x40002800

08000d88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	609a      	str	r2, [r3, #8]
 8000d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000da6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000da8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000dae:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000dba:	4b19      	ldr	r3, [pc, #100]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc2:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc8:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dce:	4814      	ldr	r0, [pc, #80]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000dd0:	f004 fd0e 	bl	80057f0 <HAL_TIM_Base_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000dda:	f000 faa9 	bl	8001330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	4619      	mov	r1, r3
 8000dea:	480d      	ldr	r0, [pc, #52]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000dec:	f004 fed8 	bl	8005ba0 <HAL_TIM_ConfigClockSource>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000df6:	f000 fa9b 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	4619      	mov	r1, r3
 8000e06:	4806      	ldr	r0, [pc, #24]	@ (8000e20 <MX_TIM2_Init+0x98>)
 8000e08:	f005 f8fc 	bl	8006004 <HAL_TIMEx_MasterConfigSynchronization>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e12:	f000 fa8d 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	3720      	adds	r7, #32
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	20000750 	.word	0x20000750

08000e24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e28:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e2a:	4a15      	ldr	r2, [pc, #84]	@ (8000e80 <MX_USART3_UART_Init+0x5c>)
 8000e2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e2e:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e54:	4b09      	ldr	r3, [pc, #36]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e68:	f005 f978 	bl	800615c <HAL_UART_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e72:	f000 fa5d 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000079c 	.word	0x2000079c
 8000e80:	40004800 	.word	0x40004800

08000e84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <MX_DMA_Init+0x38>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000ebc <MX_DMA_Init+0x38>)
 8000e90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <MX_DMA_Init+0x38>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2105      	movs	r1, #5
 8000ea6:	2038      	movs	r0, #56	@ 0x38
 8000ea8:	f001 f9f2 	bl	8002290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000eac:	2038      	movs	r0, #56	@ 0x38
 8000eae:	f001 fa0b 	bl	80022c8 <HAL_NVIC_EnableIRQ>

}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40023800 	.word	0x40023800

08000ec0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08c      	sub	sp, #48	@ 0x30
 8000ec4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 031c 	add.w	r3, r7, #28
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed6:	4b56      	ldr	r3, [pc, #344]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a55      	ldr	r2, [pc, #340]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b53      	ldr	r3, [pc, #332]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	61bb      	str	r3, [r7, #24]
 8000eec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eee:	4b50      	ldr	r3, [pc, #320]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a4f      	ldr	r2, [pc, #316]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000ef4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b4d      	ldr	r3, [pc, #308]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f02:	617b      	str	r3, [r7, #20]
 8000f04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	4b4a      	ldr	r3, [pc, #296]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a49      	ldr	r2, [pc, #292]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b47      	ldr	r3, [pc, #284]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1e:	4b44      	ldr	r3, [pc, #272]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a43      	ldr	r2, [pc, #268]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f24:	f043 0302 	orr.w	r3, r3, #2
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b41      	ldr	r3, [pc, #260]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0302 	and.w	r3, r3, #2
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f36:	4b3e      	ldr	r3, [pc, #248]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a3d      	ldr	r2, [pc, #244]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b3b      	ldr	r3, [pc, #236]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0308 	and.w	r3, r3, #8
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f4e:	4b38      	ldr	r3, [pc, #224]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a37      	ldr	r2, [pc, #220]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	4b35      	ldr	r3, [pc, #212]	@ (8001030 <MX_GPIO_Init+0x170>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000f6c:	4831      	ldr	r0, [pc, #196]	@ (8001034 <MX_GPIO_Init+0x174>)
 8000f6e:	f003 f8dd 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2140      	movs	r1, #64	@ 0x40
 8000f76:	4830      	ldr	r0, [pc, #192]	@ (8001038 <MX_GPIO_Init+0x178>)
 8000f78:	f003 f8d8 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000f7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f82:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	4619      	mov	r1, r3
 8000f92:	482a      	ldr	r0, [pc, #168]	@ (800103c <MX_GPIO_Init+0x17c>)
 8000f94:	f002 ff06 	bl	8003da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000f98:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000f9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000faa:	f107 031c 	add.w	r3, r7, #28
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4820      	ldr	r0, [pc, #128]	@ (8001034 <MX_GPIO_Init+0x174>)
 8000fb2:	f002 fef7 	bl	8003da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000fb6:	2340      	movs	r3, #64	@ 0x40
 8000fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	4619      	mov	r1, r3
 8000fcc:	481a      	ldr	r0, [pc, #104]	@ (8001038 <MX_GPIO_Init+0x178>)
 8000fce:	f002 fee9 	bl	8003da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000fd2:	2380      	movs	r3, #128	@ 0x80
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4814      	ldr	r0, [pc, #80]	@ (8001038 <MX_GPIO_Init+0x178>)
 8000fe6:	f002 fedd 	bl	8003da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000fea:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ffc:	230a      	movs	r3, #10
 8000ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 031c 	add.w	r3, r7, #28
 8001004:	4619      	mov	r1, r3
 8001006:	480e      	ldr	r0, [pc, #56]	@ (8001040 <MX_GPIO_Init+0x180>)
 8001008:	f002 fecc 	bl	8003da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800100c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	4807      	ldr	r0, [pc, #28]	@ (8001040 <MX_GPIO_Init+0x180>)
 8001022:	f002 febf 	bl	8003da4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001026:	bf00      	nop
 8001028:	3730      	adds	r7, #48	@ 0x30
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800
 8001034:	40020400 	.word	0x40020400
 8001038:	40021800 	.word	0x40021800
 800103c:	40020800 	.word	0x40020800
 8001040:	40020000 	.word	0x40020000

08001044 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 800104c:	f005 fdde 	bl	8006c0c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	ip_addr_t dnsserver;
	IP4_ADDR(&dnsserver, 8, 8, 8, 8); //ajout d'un DNS
 8001050:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8001054:	60fb      	str	r3, [r7, #12]
	dns_setserver(0, &dnsserver);
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	4619      	mov	r1, r3
 800105c:	2000      	movs	r0, #0
 800105e:	f009 fef9 	bl	800ae54 <dns_setserver>
	/* Infinite loop */
	for(;;)
	{
		osDelay(1000);
 8001062:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001066:	f006 fd12 	bl	8007a8e <osDelay>
		if (!is_synced) {
 800106a:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <StartDefaultTask+0x3c>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	f083 0301 	eor.w	r3, r3, #1
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	d0f4      	beq.n	8001062 <StartDefaultTask+0x1e>
			sync_rtc_with_ntp();
 8001078:	f7ff fbd8 	bl	800082c <sync_rtc_with_ntp>
		osDelay(1000);
 800107c:	e7f1      	b.n	8001062 <StartDefaultTask+0x1e>
 800107e:	bf00      	nop
 8001080:	20000854 	.word	0x20000854

08001084 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0c6      	sub	sp, #280	@ 0x118
 8001088:	af00      	add	r7, sp, #0
 800108a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800108e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001092:	6018      	str	r0, [r3, #0]

	 /* USER CODE BEGIN LogMessageTask */
	 /* Infinite loop */
	Message_t msg;
	for (;;){
		 osEvent evt =osMessageGet(messageQueueHandle,200);
 8001094:	4b20      	ldr	r3, [pc, #128]	@ (8001118 <LogMessageTask+0x94>)
 8001096:	6819      	ldr	r1, [r3, #0]
 8001098:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800109c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80010a0:	22c8      	movs	r2, #200	@ 0xc8
 80010a2:	4618      	mov	r0, r3
 80010a4:	f006 fec2 	bl	8007e2c <osMessageGet>
		 if(evt.status== osEventMessage) {
 80010a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b10      	cmp	r3, #16
 80010b4:	d12b      	bne.n	800110e <LogMessageTask+0x8a>
		 msg=*(Message_t *)evt.value.p;
 80010b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010ba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80010c8:	4618      	mov	r0, r3
 80010ca:	4611      	mov	r1, r2
 80010cc:	f240 1301 	movw	r3, #257	@ 0x101
 80010d0:	461a      	mov	r2, r3
 80010d2:	f016 f872 	bl	80171ba <memcpy>
		 osMutexWait(uartMutexHandle,osWaitForever); //not necessary
 80010d6:	4b11      	ldr	r3, [pc, #68]	@ (800111c <LogMessageTask+0x98>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f04f 31ff 	mov.w	r1, #4294967295
 80010de:	4618      	mov	r0, r3
 80010e0:	f006 fd02 	bl	8007ae8 <osMutexWait>
		 HAL_UART_Transmit(&huart3,(uint8_t *)&msg.text, strlen(msg.text),
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	3301      	adds	r3, #1
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff f8a8 	bl	8000240 <strlen>
 80010f0:	4603      	mov	r3, r0
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	1c59      	adds	r1, r3, #1
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295
 80010fe:	4808      	ldr	r0, [pc, #32]	@ (8001120 <LogMessageTask+0x9c>)
 8001100:	f005 f87a 	bl	80061f8 <HAL_UART_Transmit>
		 HAL_MAX_DELAY);
		 osMutexRelease(uartMutexHandle); //not necessary
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <LogMessageTask+0x98>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f006 fd3b 	bl	8007b84 <osMutexRelease>
	}
	osDelay(200);
 800110e:	20c8      	movs	r0, #200	@ 0xc8
 8001110:	f006 fcbd 	bl	8007a8e <osDelay>
	for (;;){
 8001114:	e7be      	b.n	8001094 <LogMessageTask+0x10>
 8001116:	bf00      	nop
 8001118:	20000844 	.word	0x20000844
 800111c:	20000848 	.word	0x20000848
 8001120:	2000079c 	.word	0x2000079c

08001124 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f006 fcae 	bl	8007a8e <osDelay>
 8001132:	e7fb      	b.n	800112c <StartClientTask+0x8>

08001134 <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServerTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800113c:	2001      	movs	r0, #1
 800113e:	f006 fca6 	bl	8007a8e <osDelay>
 8001142:	e7fb      	b.n	800113c <StartServerTask+0x8>

08001144 <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 800114c:	2180      	movs	r1, #128	@ 0x80
 800114e:	4804      	ldr	r0, [pc, #16]	@ (8001160 <StartHeartBeatTask+0x1c>)
 8001150:	f003 f805 	bl	800415e <HAL_GPIO_TogglePin>
		osDelay(500);
 8001154:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001158:	f006 fc99 	bl	8007a8e <osDelay>
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 800115c:	bf00      	nop
 800115e:	e7f5      	b.n	800114c <StartHeartBeatTask+0x8>
 8001160:	40020400 	.word	0x40020400

08001164 <StartBroadCast>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadCast */
void StartBroadCast(void const * argument)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b0ca      	sub	sp, #296	@ 0x128
 8001168:	af02      	add	r7, sp, #8
 800116a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800116e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001172:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartBroadCast */
	  /* Infinite loop */
	    struct udp_pcb *udp;
	    struct pbuf *p;

	    const char *device_id = "nucleo-01";
 8001174:	4b3c      	ldr	r3, [pc, #240]	@ (8001268 <StartBroadCast+0x104>)
 8001176:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	    const char *my_ip = "192.168.128.50";   //
 800117a:	4b3c      	ldr	r3, [pc, #240]	@ (800126c <StartBroadCast+0x108>)
 800117c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	    uint16_t len=0;
 8001180:	2300      	movs	r3, #0
 8001182:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	    uint16_t err=0;
 8001186:	2300      	movs	r3, #0
 8001188:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	    ip_addr_t dest_ip;

	    IP4_ADDR(&dest_ip, 169,254,255,255);       //
 800118c:	f46f 73ab 	mvn.w	r3, #342	@ 0x156
 8001190:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	    // Attendre autorisation de la MasterTask
	    osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8001194:	4b36      	ldr	r3, [pc, #216]	@ (8001270 <StartBroadCast+0x10c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f04f 31ff 	mov.w	r1, #4294967295
 800119c:	4618      	mov	r0, r3
 800119e:	f006 fd59 	bl	8007c54 <osSemaphoreWait>

	    log_message("Broadcast task started.\r\n");
 80011a2:	4834      	ldr	r0, [pc, #208]	@ (8001274 <StartBroadCast+0x110>)
 80011a4:	f7ff faa4 	bl	80006f0 <log_message>

	    udp = udp_new();
 80011a8:	f012 fdd0 	bl	8013d4c <udp_new>
 80011ac:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
	    //udp_setflags(udp, UDP_FLAGS_BROADCAST);
	    ip_set_option(udp, SOF_BROADCAST);
 80011b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011b4:	7a5b      	ldrb	r3, [r3, #9]
 80011b6:	f043 0320 	orr.w	r3, r3, #32
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011c0:	725a      	strb	r2, [r3, #9]
	    printf("Flags netif: 0x%X\n", netif_default->flags);
 80011c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001278 <StartBroadCast+0x114>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80011ca:	4619      	mov	r1, r3
 80011cc:	482b      	ldr	r0, [pc, #172]	@ (800127c <StartBroadCast+0x118>)
 80011ce:	f015 fd6b 	bl	8016ca8 <iprintf>
	    if (!udp) {
 80011d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d105      	bne.n	80011e6 <StartBroadCast+0x82>
	        log_message("UDP alloc failed!\r\n");
 80011da:	4829      	ldr	r0, [pc, #164]	@ (8001280 <StartBroadCast+0x11c>)
 80011dc:	f7ff fa88 	bl	80006f0 <log_message>
	        vTaskDelete(NULL);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f008 f89b 	bl	800931c <vTaskDelete>
	    }
	    //err=udp_connect(udp, &dest_ip, 50000);
	    udp_bind(udp, IP_ADDR_ANY, 0);     // port source alÃ©atoire
 80011e6:	2200      	movs	r2, #0
 80011e8:	4926      	ldr	r1, [pc, #152]	@ (8001284 <StartBroadCast+0x120>)
 80011ea:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80011ee:	f012 fc55 	bl	8013a9c <udp_bind>

	    for(;;)
	    {
	        char json_msg[256];

	        len=snprintf(json_msg, sizeof(json_msg),
 80011f2:	f107 0008 	add.w	r0, r7, #8
 80011f6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001200:	4a21      	ldr	r2, [pc, #132]	@ (8001288 <StartBroadCast+0x124>)
 8001202:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001206:	f015 fd61 	bl	8016ccc <sniprintf>
 800120a:	4603      	mov	r3, r0
 800120c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	            my_ip//,
	            //get_timestamp() // A faire avec la RTC //"\"timestamp\":\"%s\""
	        );


	        p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 8001210:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001214:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001218:	4619      	mov	r1, r3
 800121a:	2036      	movs	r0, #54	@ 0x36
 800121c:	f00b fe9e 	bl	800cf5c <pbuf_alloc>
 8001220:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	        if (!p) continue;
 8001224:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001228:	2b00      	cmp	r3, #0
 800122a:	d01b      	beq.n	8001264 <StartBroadCast+0x100>

	        pbuf_take(p, json_msg, len);
 800122c:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8001230:	f107 0308 	add.w	r3, r7, #8
 8001234:	4619      	mov	r1, r3
 8001236:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800123a:	f00c fc27 	bl	800da8c <pbuf_take>

	        udp_sendto(udp, p, &dest_ip, 1234);
 800123e:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001242:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 8001246:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 800124a:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800124e:	f012 fa5d 	bl	801370c <udp_sendto>

	        pbuf_free(p);
 8001252:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001256:	f00c f965 	bl	800d524 <pbuf_free>


	        osDelay(10000);
 800125a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800125e:	f006 fc16 	bl	8007a8e <osDelay>
 8001262:	e7c6      	b.n	80011f2 <StartBroadCast+0x8e>
	        if (!p) continue;
 8001264:	bf00      	nop
	    {
 8001266:	e7c4      	b.n	80011f2 <StartBroadCast+0x8e>
 8001268:	08018324 	.word	0x08018324
 800126c:	08018330 	.word	0x08018330
 8001270:	2000084c 	.word	0x2000084c
 8001274:	08018340 	.word	0x08018340
 8001278:	2000c7d0 	.word	0x2000c7d0
 800127c:	0801835c 	.word	0x0801835c
 8001280:	08018370 	.word	0x08018370
 8001284:	0801b1f8 	.word	0x0801b1f8
 8001288:	08018384 	.word	0x08018384

0800128c <StartMasterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMasterTask */
void StartMasterTask(void const * argument)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasterTask */
	log_message("MasterTask started. Waiting for user button...\r\n");
 8001294:	4815      	ldr	r0, [pc, #84]	@ (80012ec <StartMasterTask+0x60>)
 8001296:	f7ff fa2b 	bl	80006f0 <log_message>

	    GPIO_PinState lastState = GPIO_PIN_RESET;
 800129a:	2300      	movs	r3, #0
 800129c:	73fb      	strb	r3, [r7, #15]

	    for(;;)
	    {
	        GPIO_PinState curr = HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin);
 800129e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a2:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <StartMasterTask+0x64>)
 80012a4:	f002 ff2a 	bl	80040fc <HAL_GPIO_ReadPin>
 80012a8:	4603      	mov	r3, r0
 80012aa:	73bb      	strb	r3, [r7, #14]

	        if(curr == GPIO_PIN_SET && lastState == GPIO_PIN_RESET)
 80012ac:	7bbb      	ldrb	r3, [r7, #14]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d115      	bne.n	80012de <StartMasterTask+0x52>
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d112      	bne.n	80012de <StartMasterTask+0x52>
	        {
	            // Anti-rebond
	            osDelay(50);
 80012b8:	2032      	movs	r0, #50	@ 0x32
 80012ba:	f006 fbe8 	bl	8007a8e <osDelay>

	            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 80012be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c2:	480b      	ldr	r0, [pc, #44]	@ (80012f0 <StartMasterTask+0x64>)
 80012c4:	f002 ff1a 	bl	80040fc <HAL_GPIO_ReadPin>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d107      	bne.n	80012de <StartMasterTask+0x52>
	            {
	                log_message("User button pressed. Starting system...\r\n");
 80012ce:	4809      	ldr	r0, [pc, #36]	@ (80012f4 <StartMasterTask+0x68>)
 80012d0:	f7ff fa0e 	bl	80006f0 <log_message>

	                // Donner le sÃ©maphore pour dÃ©bloquer les autres tasks
	                osSemaphoreRelease(SemaphoreMasterHandle);
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <StartMasterTask+0x6c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f006 fd09 	bl	8007cf0 <osSemaphoreRelease>
	            }
	        }

	        lastState = curr;
 80012de:	7bbb      	ldrb	r3, [r7, #14]
 80012e0:	73fb      	strb	r3, [r7, #15]
	        osDelay(20);
 80012e2:	2014      	movs	r0, #20
 80012e4:	f006 fbd3 	bl	8007a8e <osDelay>
	    {
 80012e8:	e7d9      	b.n	800129e <StartMasterTask+0x12>
 80012ea:	bf00      	nop
 80012ec:	080183d0 	.word	0x080183d0
 80012f0:	40020800 	.word	0x40020800
 80012f4:	08018404 	.word	0x08018404
 80012f8:	2000084c 	.word	0x2000084c

080012fc <StartADCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCTask */
void StartADCTask(void const * argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADCTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f006 fbc2 	bl	8007a8e <osDelay>
 800130a:	e7fb      	b.n	8001304 <StartADCTask+0x8>

0800130c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d101      	bne.n	8001322 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800131e:	f000 fc17 	bl	8001b50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40010000 	.word	0x40010000

08001330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001334:	b672      	cpsid	i
}
 8001336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <Error_Handler+0x8>

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <HAL_MspInit+0x4c>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	4a10      	ldr	r2, [pc, #64]	@ (8001388 <HAL_MspInit+0x4c>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800134c:	6413      	str	r3, [r2, #64]	@ 0x40
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <HAL_MspInit+0x4c>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <HAL_MspInit+0x4c>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <HAL_MspInit+0x4c>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001364:	6453      	str	r3, [r2, #68]	@ 0x44
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <HAL_MspInit+0x4c>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001372:	2200      	movs	r2, #0
 8001374:	210f      	movs	r1, #15
 8001376:	f06f 0001 	mvn.w	r0, #1
 800137a:	f000 ff89 	bl	8002290 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800

0800138c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	@ 0x28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a2c      	ldr	r2, [pc, #176]	@ (800145c <HAL_ADC_MspInit+0xd0>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d152      	bne.n	8001454 <HAL_ADC_MspInit+0xc8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	4a2b      	ldr	r2, [pc, #172]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ba:	4b29      	ldr	r3, [pc, #164]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	4b26      	ldr	r3, [pc, #152]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a25      	ldr	r2, [pc, #148]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <HAL_ADC_MspInit+0xd4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 80013de:	2319      	movs	r3, #25
 80013e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e2:	2303      	movs	r3, #3
 80013e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	481c      	ldr	r0, [pc, #112]	@ (8001464 <HAL_ADC_MspInit+0xd8>)
 80013f2:	f002 fcd7 	bl	8003da4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80013f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 80013f8:	4a1c      	ldr	r2, [pc, #112]	@ (800146c <HAL_ADC_MspInit+0xe0>)
 80013fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001402:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001408:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800140e:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001410:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001414:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001416:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001418:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800141c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800141e:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001424:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001426:	4b10      	ldr	r3, [pc, #64]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001428:	2200      	movs	r2, #0
 800142a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800142c:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 800142e:	2200      	movs	r2, #0
 8001430:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001432:	4b0d      	ldr	r3, [pc, #52]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001434:	2200      	movs	r2, #0
 8001436:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001438:	480b      	ldr	r0, [pc, #44]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 800143a:	f000 ff53 	bl	80022e4 <HAL_DMA_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8001444:	f7ff ff74 	bl	8001330 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 800144c:	639a      	str	r2, [r3, #56]	@ 0x38
 800144e:	4a06      	ldr	r2, [pc, #24]	@ (8001468 <HAL_ADC_MspInit+0xdc>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	@ 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40012000 	.word	0x40012000
 8001460:	40023800 	.word	0x40023800
 8001464:	40020000 	.word	0x40020000
 8001468:	200006d0 	.word	0x200006d0
 800146c:	40026410 	.word	0x40026410

08001470 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b0a6      	sub	sp, #152	@ 0x98
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	2290      	movs	r2, #144	@ 0x90
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f015 fd03 	bl	8016e8c <memset>
  if(hrtc->Instance==RTC)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a0e      	ldr	r2, [pc, #56]	@ (80014c4 <HAL_RTC_MspInit+0x54>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d114      	bne.n	80014ba <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001490:	2320      	movs	r3, #32
 8001492:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001494:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001498:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800149a:	f107 0308 	add.w	r3, r7, #8
 800149e:	4618      	mov	r0, r3
 80014a0:	f003 fb3e 	bl	8004b20 <HAL_RCCEx_PeriphCLKConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80014aa:	f7ff ff41 	bl	8001330 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_RTC_MspInit+0x58>)
 80014b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <HAL_RTC_MspInit+0x58>)
 80014b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014b8:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80014ba:	bf00      	nop
 80014bc:	3798      	adds	r7, #152	@ 0x98
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40002800 	.word	0x40002800
 80014c8:	40023800 	.word	0x40023800

080014cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014dc:	d10b      	bne.n	80014f6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <HAL_TIM_Base_MspInit+0x38>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e2:	4a08      	ldr	r2, [pc, #32]	@ (8001504 <HAL_TIM_Base_MspInit+0x38>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_TIM_Base_MspInit+0x38>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014f6:	bf00      	nop
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800

08001508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b0ae      	sub	sp, #184	@ 0xb8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	2290      	movs	r2, #144	@ 0x90
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f015 fcaf 	bl	8016e8c <memset>
  if(huart->Instance==USART3)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a22      	ldr	r2, [pc, #136]	@ (80015bc <HAL_UART_MspInit+0xb4>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d13c      	bne.n	80015b2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001538:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800153c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 800153e:	2320      	movs	r3, #32
 8001540:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	4618      	mov	r0, r3
 8001548:	f003 faea 	bl	8004b20 <HAL_RCCEx_PeriphCLKConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001552:	f7ff feed 	bl	8001330 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a19      	ldr	r2, [pc, #100]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 800155c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b17      	ldr	r3, [pc, #92]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 8001574:	f043 0308 	orr.w	r3, r3, #8
 8001578:	6313      	str	r3, [r2, #48]	@ 0x30
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <HAL_UART_MspInit+0xb8>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001586:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800158a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015a0:	2307      	movs	r3, #7
 80015a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015aa:	4619      	mov	r1, r3
 80015ac:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <HAL_UART_MspInit+0xbc>)
 80015ae:	f002 fbf9 	bl	8003da4 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80015b2:	bf00      	nop
 80015b4:	37b8      	adds	r7, #184	@ 0xb8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40004800 	.word	0x40004800
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40020c00 	.word	0x40020c00

080015c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	@ 0x30
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80015d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001698 <HAL_InitTick+0xd0>)
 80015da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015dc:	4a2e      	ldr	r2, [pc, #184]	@ (8001698 <HAL_InitTick+0xd0>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	6453      	str	r3, [r2, #68]	@ 0x44
 80015e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001698 <HAL_InitTick+0xd0>)
 80015e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015f0:	f107 020c 	add.w	r2, r7, #12
 80015f4:	f107 0310 	add.w	r3, r7, #16
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f003 fa5e 	bl	8004abc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001600:	f003 fa48 	bl	8004a94 <HAL_RCC_GetPCLK2Freq>
 8001604:	4603      	mov	r3, r0
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800160a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800160c:	4a23      	ldr	r2, [pc, #140]	@ (800169c <HAL_InitTick+0xd4>)
 800160e:	fba2 2303 	umull	r2, r3, r2, r3
 8001612:	0c9b      	lsrs	r3, r3, #18
 8001614:	3b01      	subs	r3, #1
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001618:	4b21      	ldr	r3, [pc, #132]	@ (80016a0 <HAL_InitTick+0xd8>)
 800161a:	4a22      	ldr	r2, [pc, #136]	@ (80016a4 <HAL_InitTick+0xdc>)
 800161c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800161e:	4b20      	ldr	r3, [pc, #128]	@ (80016a0 <HAL_InitTick+0xd8>)
 8001620:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001624:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001626:	4a1e      	ldr	r2, [pc, #120]	@ (80016a0 <HAL_InitTick+0xd8>)
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800162c:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <HAL_InitTick+0xd8>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001632:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <HAL_InitTick+0xd8>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <HAL_InitTick+0xd8>)
 800163a:	2200      	movs	r2, #0
 800163c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800163e:	4818      	ldr	r0, [pc, #96]	@ (80016a0 <HAL_InitTick+0xd8>)
 8001640:	f004 f8d6 	bl	80057f0 <HAL_TIM_Base_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800164a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800164e:	2b00      	cmp	r3, #0
 8001650:	d11b      	bne.n	800168a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001652:	4813      	ldr	r0, [pc, #76]	@ (80016a0 <HAL_InitTick+0xd8>)
 8001654:	f004 f924 	bl	80058a0 <HAL_TIM_Base_Start_IT>
 8001658:	4603      	mov	r3, r0
 800165a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800165e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001662:	2b00      	cmp	r3, #0
 8001664:	d111      	bne.n	800168a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001666:	2019      	movs	r0, #25
 8001668:	f000 fe2e 	bl	80022c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b0f      	cmp	r3, #15
 8001670:	d808      	bhi.n	8001684 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001672:	2200      	movs	r2, #0
 8001674:	6879      	ldr	r1, [r7, #4]
 8001676:	2019      	movs	r0, #25
 8001678:	f000 fe0a 	bl	8002290 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800167c:	4a0a      	ldr	r2, [pc, #40]	@ (80016a8 <HAL_InitTick+0xe0>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e002      	b.n	800168a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800168a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800168e:	4618      	mov	r0, r3
 8001690:	3730      	adds	r7, #48	@ 0x30
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40023800 	.word	0x40023800
 800169c:	431bde83 	.word	0x431bde83
 80016a0:	20000858 	.word	0x20000858
 80016a4:	40010000 	.word	0x40010000
 80016a8:	20000004 	.word	0x20000004

080016ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <NMI_Handler+0x4>

080016b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <MemManage_Handler+0x4>

080016c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <BusFault_Handler+0x4>

080016cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <UsageFault_Handler+0x4>

080016d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80016ea:	f004 f951 	bl	8005990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000858 	.word	0x20000858

080016f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016fc:	4802      	ldr	r0, [pc, #8]	@ (8001708 <DMA2_Stream0_IRQHandler+0x10>)
 80016fe:	f000 fe9f 	bl	8002440 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200006d0 	.word	0x200006d0

0800170c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001710:	4802      	ldr	r0, [pc, #8]	@ (800171c <ETH_IRQHandler+0x10>)
 8001712:	f001 fc5f 	bl	8002fd4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	2000528c 	.word	0x2000528c

08001720 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return 1;
 8001724:	2301      	movs	r3, #1
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <_kill>:

int _kill(int pid, int sig)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800173a:	4b05      	ldr	r3, [pc, #20]	@ (8001750 <_kill+0x20>)
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
  return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	2000ca84 	.word	0x2000ca84

08001754 <_exit>:

void _exit (int status)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800175c:	f04f 31ff 	mov.w	r1, #4294967295
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ffe5 	bl	8001730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001766:	bf00      	nop
 8001768:	e7fd      	b.n	8001766 <_exit+0x12>

0800176a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	60b9      	str	r1, [r7, #8]
 8001774:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e00a      	b.n	8001792 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800177c:	f3af 8000 	nop.w
 8001780:	4601      	mov	r1, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1c5a      	adds	r2, r3, #1
 8001786:	60ba      	str	r2, [r7, #8]
 8001788:	b2ca      	uxtb	r2, r1
 800178a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	3301      	adds	r3, #1
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	697a      	ldr	r2, [r7, #20]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	429a      	cmp	r2, r3
 8001798:	dbf0      	blt.n	800177c <_read+0x12>
  }

  return len;
 800179a:	687b      	ldr	r3, [r7, #4]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e009      	b.n	80017ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	1c5a      	adds	r2, r3, #1
 80017ba:	60ba      	str	r2, [r7, #8]
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3301      	adds	r3, #1
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	dbf1      	blt.n	80017b6 <_write+0x12>
  }
  return len;
 80017d2:	687b      	ldr	r3, [r7, #4]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <_close>:

int _close(int file)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001804:	605a      	str	r2, [r3, #4]
  return 0;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <_isatty>:

int _isatty(int file)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800181c:	2301      	movs	r3, #1
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800182a:	b480      	push	{r7}
 800182c:	b085      	sub	sp, #20
 800182e:	af00      	add	r7, sp, #0
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001844:	b480      	push	{r7}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800184c:	4a14      	ldr	r2, [pc, #80]	@ (80018a0 <_sbrk+0x5c>)
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <_sbrk+0x60>)
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001858:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <_sbrk+0x64>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <_sbrk+0x64>)
 8001862:	4a12      	ldr	r2, [pc, #72]	@ (80018ac <_sbrk+0x68>)
 8001864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001866:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <_sbrk+0x64>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	429a      	cmp	r2, r3
 8001872:	d205      	bcs.n	8001880 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001874:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <_sbrk+0x6c>)
 8001876:	220c      	movs	r2, #12
 8001878:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800187a:	f04f 33ff 	mov.w	r3, #4294967295
 800187e:	e009      	b.n	8001894 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001880:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001886:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	4a06      	ldr	r2, [pc, #24]	@ (80018a8 <_sbrk+0x64>)
 8001890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001892:	68fb      	ldr	r3, [r7, #12]
}
 8001894:	4618      	mov	r0, r3
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	20080000 	.word	0x20080000
 80018a4:	00000400 	.word	0x00000400
 80018a8:	200008a4 	.word	0x200008a4
 80018ac:	2000ca98 	.word	0x2000ca98
 80018b0:	2000ca84 	.word	0x2000ca84

080018b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <SystemInit+0x20>)
 80018ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018be:	4a05      	ldr	r2, [pc, #20]	@ (80018d4 <SystemInit+0x20>)
 80018c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001910 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018dc:	f7ff ffea 	bl	80018b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018e0:	480c      	ldr	r0, [pc, #48]	@ (8001914 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018e2:	490d      	ldr	r1, [pc, #52]	@ (8001918 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018e4:	4a0d      	ldr	r2, [pc, #52]	@ (800191c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018e8:	e002      	b.n	80018f0 <LoopCopyDataInit>

080018ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ee:	3304      	adds	r3, #4

080018f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f4:	d3f9      	bcc.n	80018ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001924 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018fc:	e001      	b.n	8001902 <LoopFillZerobss>

080018fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001900:	3204      	adds	r2, #4

08001902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001904:	d3fb      	bcc.n	80018fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001906:	f015 fc31 	bl	801716c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800190a:	f7ff f81f 	bl	800094c <main>
  bx  lr    
 800190e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001910:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001914:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001918:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 800191c:	0801b45c 	.word	0x0801b45c
  ldr r2, =_sbss
 8001920:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001924:	2000ca94 	.word	0x2000ca94

08001928 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001928:	e7fe      	b.n	8001928 <ADC_IRQHandler>

0800192a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00b      	beq.n	8001952 <LAN8742_RegisterBusIO+0x28>
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d007      	beq.n	8001952 <LAN8742_RegisterBusIO+0x28>
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <LAN8742_RegisterBusIO+0x28>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d102      	bne.n	8001958 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	e014      	b.n	8001982 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d139      	bne.n	8001a1e <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2220      	movs	r2, #32
 80019bc:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	e01c      	b.n	80019fe <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	f107 020c 	add.w	r2, r7, #12
 80019cc:	2112      	movs	r1, #18
 80019ce:	6978      	ldr	r0, [r7, #20]
 80019d0:	4798      	blx	r3
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	da03      	bge.n	80019e0 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80019d8:	f06f 0304 	mvn.w	r3, #4
 80019dc:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80019de:	e00b      	b.n	80019f8 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 031f 	and.w	r3, r3, #31
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d105      	bne.n	80019f8 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
         break;
 80019f6:	e005      	b.n	8001a04 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	3301      	adds	r3, #1
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	2b1f      	cmp	r3, #31
 8001a02:	d9df      	bls.n	80019c4 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b1f      	cmp	r3, #31
 8001a0a:	d902      	bls.n	8001a12 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001a0c:	f06f 0302 	mvn.w	r3, #2
 8001a10:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001a1e:	693b      	ldr	r3, [r7, #16]
 }
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	6810      	ldr	r0, [r2, #0]
 8001a3c:	f107 020c 	add.w	r2, r7, #12
 8001a40:	2101      	movs	r1, #1
 8001a42:	4798      	blx	r3
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da02      	bge.n	8001a50 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a4a:	f06f 0304 	mvn.w	r3, #4
 8001a4e:	e06e      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	6810      	ldr	r0, [r2, #0]
 8001a58:	f107 020c 	add.w	r2, r7, #12
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	4798      	blx	r3
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	da02      	bge.n	8001a6c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a66:	f06f 0304 	mvn.w	r3, #4
 8001a6a:	e060      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e059      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6810      	ldr	r0, [r2, #0]
 8001a82:	f107 020c 	add.w	r2, r7, #12
 8001a86:	2100      	movs	r1, #0
 8001a88:	4798      	blx	r3
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	da02      	bge.n	8001a96 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a90:	f06f 0304 	mvn.w	r3, #4
 8001a94:	e04b      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d11b      	bne.n	8001ad8 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <LAN8742_GetLinkState+0x90>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e03a      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e033      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001ad0:	2304      	movs	r3, #4
 8001ad2:	e02c      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001ad4:	2305      	movs	r3, #5
 8001ad6:	e02a      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	695b      	ldr	r3, [r3, #20]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6810      	ldr	r0, [r2, #0]
 8001ae0:	f107 020c 	add.w	r2, r7, #12
 8001ae4:	211f      	movs	r1, #31
 8001ae6:	4798      	blx	r3
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	da02      	bge.n	8001af4 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001aee:	f06f 0304 	mvn.w	r3, #4
 8001af2:	e01c      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001afe:	2306      	movs	r3, #6
 8001b00:	e015      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f003 031c 	and.w	r3, r3, #28
 8001b08:	2b18      	cmp	r3, #24
 8001b0a:	d101      	bne.n	8001b10 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e00e      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 031c 	and.w	r3, r3, #28
 8001b16:	2b08      	cmp	r3, #8
 8001b18:	d101      	bne.n	8001b1e <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e007      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f003 031c 	and.w	r3, r3, #28
 8001b24:	2b14      	cmp	r3, #20
 8001b26:	d101      	bne.n	8001b2c <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	e000      	b.n	8001b2e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001b2c:	2305      	movs	r3, #5
    }
  }
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	f000 fb9d 	bl	800227a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b40:	200f      	movs	r0, #15
 8001b42:	f7ff fd41 	bl	80015c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b46:	f7ff fbf9 	bl	800133c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_IncTick+0x20>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4413      	add	r3, r2
 8001b60:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b62:	6013      	str	r3, [r2, #0]
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000008 	.word	0x20000008
 8001b74:	200008a8 	.word	0x200008a8

08001b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <HAL_GetTick+0x14>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	200008a8 	.word	0x200008a8

08001b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b98:	f7ff ffee 	bl	8001b78 <HAL_GetTick>
 8001b9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba8:	d005      	beq.n	8001bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_Delay+0x44>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb6:	bf00      	nop
 8001bb8:	f7ff ffde 	bl	8001b78 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d8f7      	bhi.n	8001bb8 <HAL_Delay+0x28>
  {
  }
}
 8001bc8:	bf00      	nop
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000008 	.word	0x20000008

08001bd8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8001bdc:	4b03      	ldr	r3, [pc, #12]	@ (8001bec <HAL_GetREVID+0x14>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	0c1b      	lsrs	r3, r3, #16
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	e0042000 	.word	0xe0042000

08001bf0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e031      	b.n	8001c6a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff fbbc 	bl	800138c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	f003 0310 	and.w	r3, r3, #16
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d116      	bne.n	8001c5c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c32:	4b10      	ldr	r3, [pc, #64]	@ (8001c74 <HAL_ADC_Init+0x84>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	f043 0202 	orr.w	r2, r3, #2
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f974 	bl	8001f2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f023 0303 	bic.w	r3, r3, #3
 8001c52:	f043 0201 	orr.w	r2, r3, #1
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c5a:	e001      	b.n	8001c60 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	ffffeefd 	.word	0xffffeefd

08001c78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x1c>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e13a      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x292>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b09      	cmp	r3, #9
 8001ca2:	d93a      	bls.n	8001d1a <HAL_ADC_ConfigChannel+0xa2>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001cac:	d035      	beq.n	8001d1a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68d9      	ldr	r1, [r3, #12]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	3b1e      	subs	r3, #30
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	400a      	ands	r2, r1
 8001cd2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a8f      	ldr	r2, [pc, #572]	@ (8001f18 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d10a      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68d9      	ldr	r1, [r3, #12]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	061a      	lsls	r2, r3, #24
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cf2:	e039      	b.n	8001d68 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68d9      	ldr	r1, [r3, #12]
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	689a      	ldr	r2, [r3, #8]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	4618      	mov	r0, r3
 8001d06:	4603      	mov	r3, r0
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	4403      	add	r3, r0
 8001d0c:	3b1e      	subs	r3, #30
 8001d0e:	409a      	lsls	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d18:	e026      	b.n	8001d68 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6919      	ldr	r1, [r3, #16]
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	461a      	mov	r2, r3
 8001d28:	4613      	mov	r3, r2
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	f003 031f 	and.w	r3, r3, #31
 8001d32:	2207      	movs	r2, #7
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43da      	mvns	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	400a      	ands	r2, r1
 8001d40:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6919      	ldr	r1, [r3, #16]
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	4618      	mov	r0, r3
 8001d54:	4603      	mov	r3, r0
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	4403      	add	r3, r0
 8001d5a:	f003 031f 	and.w	r3, r3, #31
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2b06      	cmp	r3, #6
 8001d6e:	d824      	bhi.n	8001dba <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	3b05      	subs	r3, #5
 8001d82:	221f      	movs	r2, #31
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43da      	mvns	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	400a      	ands	r2, r1
 8001d90:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	4618      	mov	r0, r3
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	3b05      	subs	r3, #5
 8001dac:	fa00 f203 	lsl.w	r2, r0, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db8:	e04c      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b0c      	cmp	r3, #12
 8001dc0:	d824      	bhi.n	8001e0c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	3b23      	subs	r3, #35	@ 0x23
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43da      	mvns	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	400a      	ands	r2, r1
 8001de2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	4618      	mov	r0, r3
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	3b23      	subs	r3, #35	@ 0x23
 8001dfe:	fa00 f203 	lsl.w	r2, r0, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e0a:	e023      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3b41      	subs	r3, #65	@ 0x41
 8001e1e:	221f      	movs	r2, #31
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43da      	mvns	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	400a      	ands	r2, r1
 8001e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	3b41      	subs	r3, #65	@ 0x41
 8001e48:	fa00 f203 	lsl.w	r2, r0, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a30      	ldr	r2, [pc, #192]	@ (8001f1c <HAL_ADC_ConfigChannel+0x2a4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d10a      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x1fc>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e66:	d105      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001e68:	4b2d      	ldr	r3, [pc, #180]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	4a2c      	ldr	r2, [pc, #176]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e6e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001e72:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a28      	ldr	r2, [pc, #160]	@ (8001f1c <HAL_ADC_ConfigChannel+0x2a4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d10f      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x226>
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b12      	cmp	r3, #18
 8001e84:	d10b      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001e86:	4b26      	ldr	r3, [pc, #152]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4a25      	ldr	r2, [pc, #148]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e8c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e90:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001e92:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	4a22      	ldr	r2, [pc, #136]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e9c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f1c <HAL_ADC_ConfigChannel+0x2a4>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d12b      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x288>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1a      	ldr	r2, [pc, #104]	@ (8001f18 <HAL_ADC_ConfigChannel+0x2a0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d003      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x242>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b11      	cmp	r3, #17
 8001eb8:	d122      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001eba:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	4a18      	ldr	r2, [pc, #96]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ec0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001ec4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4a15      	ldr	r2, [pc, #84]	@ (8001f20 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ecc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ed0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a10      	ldr	r2, [pc, #64]	@ (8001f18 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d111      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <HAL_ADC_ConfigChannel+0x2ac>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_ADC_ConfigChannel+0x2b0>)
 8001ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee6:	0c9a      	lsrs	r2, r3, #18
 8001ee8:	4613      	mov	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001ef2:	e002      	b.n	8001efa <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1f9      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	10000012 	.word	0x10000012
 8001f1c:	40012000 	.word	0x40012000
 8001f20:	40012300 	.word	0x40012300
 8001f24:	20000000 	.word	0x20000000
 8001f28:	431bde83 	.word	0x431bde83

08001f2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001f34:	4b78      	ldr	r3, [pc, #480]	@ (8002118 <ADC_Init+0x1ec>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	4a77      	ldr	r2, [pc, #476]	@ (8002118 <ADC_Init+0x1ec>)
 8001f3a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001f3e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001f40:	4b75      	ldr	r3, [pc, #468]	@ (8002118 <ADC_Init+0x1ec>)
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	4973      	ldr	r1, [pc, #460]	@ (8002118 <ADC_Init+0x1ec>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6859      	ldr	r1, [r3, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	021a      	lsls	r2, r3, #8
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6899      	ldr	r1, [r3, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	4a58      	ldr	r2, [pc, #352]	@ (800211c <ADC_Init+0x1f0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d022      	beq.n	8002006 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6899      	ldr	r1, [r3, #8]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ff0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6899      	ldr	r1, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	430a      	orrs	r2, r1
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	e00f      	b.n	8002026 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002014:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002024:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0202 	bic.w	r2, r2, #2
 8002034:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6899      	ldr	r1, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	005a      	lsls	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002062:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002072:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6859      	ldr	r1, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207e:	3b01      	subs	r3, #1
 8002080:	035a      	lsls	r2, r3, #13
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	430a      	orrs	r2, r1
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	e007      	b.n	800209c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800209a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80020aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	051a      	lsls	r2, r3, #20
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80020d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6899      	ldr	r1, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020de:	025a      	lsls	r2, r3, #9
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6899      	ldr	r1, [r3, #8]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	029a      	lsls	r2, r3, #10
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	609a      	str	r2, [r3, #8]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	40012300 	.word	0x40012300
 800211c:	0f000001 	.word	0x0f000001

08002120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002130:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <__NVIC_SetPriorityGrouping+0x40>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800213c:	4013      	ands	r3, r2
 800213e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002148:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <__NVIC_SetPriorityGrouping+0x44>)
 800214a:	4313      	orrs	r3, r2
 800214c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214e:	4a04      	ldr	r2, [pc, #16]	@ (8002160 <__NVIC_SetPriorityGrouping+0x40>)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	60d3      	str	r3, [r2, #12]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00
 8002164:	05fa0000 	.word	0x05fa0000

08002168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800216c:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <__NVIC_GetPriorityGrouping+0x18>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	0a1b      	lsrs	r3, r3, #8
 8002172:	f003 0307 	and.w	r3, r3, #7
}
 8002176:	4618      	mov	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	2b00      	cmp	r3, #0
 8002194:	db0b      	blt.n	80021ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	f003 021f 	and.w	r2, r3, #31
 800219c:	4907      	ldr	r1, [pc, #28]	@ (80021bc <__NVIC_EnableIRQ+0x38>)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	095b      	lsrs	r3, r3, #5
 80021a4:	2001      	movs	r0, #1
 80021a6:	fa00 f202 	lsl.w	r2, r0, r2
 80021aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000e100 	.word	0xe000e100

080021c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	6039      	str	r1, [r7, #0]
 80021ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	db0a      	blt.n	80021ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	490c      	ldr	r1, [pc, #48]	@ (800220c <__NVIC_SetPriority+0x4c>)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	0112      	lsls	r2, r2, #4
 80021e0:	b2d2      	uxtb	r2, r2
 80021e2:	440b      	add	r3, r1
 80021e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021e8:	e00a      	b.n	8002200 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	4908      	ldr	r1, [pc, #32]	@ (8002210 <__NVIC_SetPriority+0x50>)
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	3b04      	subs	r3, #4
 80021f8:	0112      	lsls	r2, r2, #4
 80021fa:	b2d2      	uxtb	r2, r2
 80021fc:	440b      	add	r3, r1
 80021fe:	761a      	strb	r2, [r3, #24]
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000e100 	.word	0xe000e100
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002214:	b480      	push	{r7}
 8002216:	b089      	sub	sp, #36	@ 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f1c3 0307 	rsb	r3, r3, #7
 800222e:	2b04      	cmp	r3, #4
 8002230:	bf28      	it	cs
 8002232:	2304      	movcs	r3, #4
 8002234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	3304      	adds	r3, #4
 800223a:	2b06      	cmp	r3, #6
 800223c:	d902      	bls.n	8002244 <NVIC_EncodePriority+0x30>
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3b03      	subs	r3, #3
 8002242:	e000      	b.n	8002246 <NVIC_EncodePriority+0x32>
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002248:	f04f 32ff 	mov.w	r2, #4294967295
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43da      	mvns	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	401a      	ands	r2, r3
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800225c:	f04f 31ff 	mov.w	r1, #4294967295
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	fa01 f303 	lsl.w	r3, r1, r3
 8002266:	43d9      	mvns	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800226c:	4313      	orrs	r3, r2
         );
}
 800226e:	4618      	mov	r0, r3
 8002270:	3724      	adds	r7, #36	@ 0x24
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ff4c 	bl	8002120 <__NVIC_SetPriorityGrouping>
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a2:	f7ff ff61 	bl	8002168 <__NVIC_GetPriorityGrouping>
 80022a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	68b9      	ldr	r1, [r7, #8]
 80022ac:	6978      	ldr	r0, [r7, #20]
 80022ae:	f7ff ffb1 	bl	8002214 <NVIC_EncodePriority>
 80022b2:	4602      	mov	r2, r0
 80022b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b8:	4611      	mov	r1, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff80 	bl	80021c0 <__NVIC_SetPriority>
}
 80022c0:	bf00      	nop
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff ff54 	bl	8002184 <__NVIC_EnableIRQ>
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022f0:	f7ff fc42 	bl	8001b78 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e099      	b.n	8002434 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2202      	movs	r2, #2
 8002304:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0201 	bic.w	r2, r2, #1
 800231e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002320:	e00f      	b.n	8002342 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002322:	f7ff fc29 	bl	8001b78 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	2b05      	cmp	r3, #5
 800232e:	d908      	bls.n	8002342 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2220      	movs	r2, #32
 8002334:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2203      	movs	r2, #3
 800233a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e078      	b.n	8002434 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1e8      	bne.n	8002322 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	4b38      	ldr	r3, [pc, #224]	@ (800243c <HAL_DMA_Init+0x158>)
 800235c:	4013      	ands	r3, r2
 800235e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800236e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002386:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800238e:	697a      	ldr	r2, [r7, #20]
 8002390:	4313      	orrs	r3, r2
 8002392:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002398:	2b04      	cmp	r3, #4
 800239a:	d107      	bne.n	80023ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a4:	4313      	orrs	r3, r2
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f023 0307 	bic.w	r3, r3, #7
 80023c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d117      	bne.n	8002406 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023da:	697a      	ldr	r2, [r7, #20]
 80023dc:	4313      	orrs	r3, r2
 80023de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00e      	beq.n	8002406 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f9e9 	bl	80027c0 <DMA_CheckFifoParam>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2240      	movs	r2, #64	@ 0x40
 80023f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002402:	2301      	movs	r3, #1
 8002404:	e016      	b.n	8002434 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f9a0 	bl	8002754 <DMA_CalcBaseAndBitshift>
 8002414:	4603      	mov	r3, r0
 8002416:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241c:	223f      	movs	r2, #63	@ 0x3f
 800241e:	409a      	lsls	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	e010803f 	.word	0xe010803f

08002440 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800244c:	4b8e      	ldr	r3, [pc, #568]	@ (8002688 <HAL_DMA_IRQHandler+0x248>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a8e      	ldr	r2, [pc, #568]	@ (800268c <HAL_DMA_IRQHandler+0x24c>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	0a9b      	lsrs	r3, r3, #10
 8002458:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246a:	2208      	movs	r2, #8
 800246c:	409a      	lsls	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4013      	ands	r3, r2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d01a      	beq.n	80024ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d013      	beq.n	80024ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0204 	bic.w	r2, r2, #4
 8002492:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002498:	2208      	movs	r2, #8
 800249a:	409a      	lsls	r2, r3
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a4:	f043 0201 	orr.w	r2, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b0:	2201      	movs	r2, #1
 80024b2:	409a      	lsls	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d012      	beq.n	80024e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ce:	2201      	movs	r2, #1
 80024d0:	409a      	lsls	r2, r3
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024da:	f043 0202 	orr.w	r2, r3, #2
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e6:	2204      	movs	r2, #4
 80024e8:	409a      	lsls	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d012      	beq.n	8002518 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0302 	and.w	r3, r3, #2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00b      	beq.n	8002518 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002504:	2204      	movs	r2, #4
 8002506:	409a      	lsls	r2, r3
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002510:	f043 0204 	orr.w	r2, r3, #4
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d043      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d03c      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253a:	2210      	movs	r2, #16
 800253c:	409a      	lsls	r2, r3
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d018      	beq.n	8002582 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d108      	bne.n	8002570 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	2b00      	cmp	r3, #0
 8002564:	d024      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	4798      	blx	r3
 800256e:	e01f      	b.n	80025b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01b      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	4798      	blx	r3
 8002580:	e016      	b.n	80025b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258c:	2b00      	cmp	r3, #0
 800258e:	d107      	bne.n	80025a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 0208 	bic.w	r2, r2, #8
 800259e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b4:	2220      	movs	r2, #32
 80025b6:	409a      	lsls	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 808f 	beq.w	80026e0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 8087 	beq.w	80026e0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d6:	2220      	movs	r2, #32
 80025d8:	409a      	lsls	r2, r3
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b05      	cmp	r3, #5
 80025e8:	d136      	bne.n	8002658 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0216 	bic.w	r2, r2, #22
 80025f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002608:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	2b00      	cmp	r3, #0
 8002610:	d103      	bne.n	800261a <HAL_DMA_IRQHandler+0x1da>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002616:	2b00      	cmp	r3, #0
 8002618:	d007      	beq.n	800262a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0208 	bic.w	r2, r2, #8
 8002628:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262e:	223f      	movs	r2, #63	@ 0x3f
 8002630:	409a      	lsls	r2, r3
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800264a:	2b00      	cmp	r3, #0
 800264c:	d07e      	beq.n	800274c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	4798      	blx	r3
        }
        return;
 8002656:	e079      	b.n	800274c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d01d      	beq.n	80026a2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10d      	bne.n	8002690 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002678:	2b00      	cmp	r3, #0
 800267a:	d031      	beq.n	80026e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	4798      	blx	r3
 8002684:	e02c      	b.n	80026e0 <HAL_DMA_IRQHandler+0x2a0>
 8002686:	bf00      	nop
 8002688:	20000000 	.word	0x20000000
 800268c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002694:	2b00      	cmp	r3, #0
 8002696:	d023      	beq.n	80026e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	4798      	blx	r3
 80026a0:	e01e      	b.n	80026e0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10f      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0210 	bic.w	r2, r2, #16
 80026be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d032      	beq.n	800274e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d022      	beq.n	800273a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2205      	movs	r2, #5
 80026f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0201 	bic.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	3301      	adds	r3, #1
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	429a      	cmp	r2, r3
 8002716:	d307      	bcc.n	8002728 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f2      	bne.n	800270c <HAL_DMA_IRQHandler+0x2cc>
 8002726:	e000      	b.n	800272a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002728:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273e:	2b00      	cmp	r3, #0
 8002740:	d005      	beq.n	800274e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	4798      	blx	r3
 800274a:	e000      	b.n	800274e <HAL_DMA_IRQHandler+0x30e>
        return;
 800274c:	bf00      	nop
    }
  }
}
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	b2db      	uxtb	r3, r3
 8002762:	3b10      	subs	r3, #16
 8002764:	4a13      	ldr	r2, [pc, #76]	@ (80027b4 <DMA_CalcBaseAndBitshift+0x60>)
 8002766:	fba2 2303 	umull	r2, r3, r2, r3
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800276e:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <DMA_CalcBaseAndBitshift+0x64>)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2b03      	cmp	r3, #3
 8002780:	d908      	bls.n	8002794 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <DMA_CalcBaseAndBitshift+0x68>)
 800278a:	4013      	ands	r3, r2
 800278c:	1d1a      	adds	r2, r3, #4
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	659a      	str	r2, [r3, #88]	@ 0x58
 8002792:	e006      	b.n	80027a2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <DMA_CalcBaseAndBitshift+0x68>)
 800279c:	4013      	ands	r3, r2
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	aaaaaaab 	.word	0xaaaaaaab
 80027b8:	0801b0bc 	.word	0x0801b0bc
 80027bc:	fffffc00 	.word	0xfffffc00

080027c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d11f      	bne.n	800281a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d856      	bhi.n	800288e <DMA_CheckFifoParam+0xce>
 80027e0:	a201      	add	r2, pc, #4	@ (adr r2, 80027e8 <DMA_CheckFifoParam+0x28>)
 80027e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e6:	bf00      	nop
 80027e8:	080027f9 	.word	0x080027f9
 80027ec:	0800280b 	.word	0x0800280b
 80027f0:	080027f9 	.word	0x080027f9
 80027f4:	0800288f 	.word	0x0800288f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d046      	beq.n	8002892 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002808:	e043      	b.n	8002892 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002812:	d140      	bne.n	8002896 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002818:	e03d      	b.n	8002896 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002822:	d121      	bne.n	8002868 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2b03      	cmp	r3, #3
 8002828:	d837      	bhi.n	800289a <DMA_CheckFifoParam+0xda>
 800282a:	a201      	add	r2, pc, #4	@ (adr r2, 8002830 <DMA_CheckFifoParam+0x70>)
 800282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002830:	08002841 	.word	0x08002841
 8002834:	08002847 	.word	0x08002847
 8002838:	08002841 	.word	0x08002841
 800283c:	08002859 	.word	0x08002859
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
      break;
 8002844:	e030      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d025      	beq.n	800289e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002856:	e022      	b.n	800289e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002860:	d11f      	bne.n	80028a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002866:	e01c      	b.n	80028a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	2b02      	cmp	r3, #2
 800286c:	d903      	bls.n	8002876 <DMA_CheckFifoParam+0xb6>
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	2b03      	cmp	r3, #3
 8002872:	d003      	beq.n	800287c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002874:	e018      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	73fb      	strb	r3, [r7, #15]
      break;
 800287a:	e015      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00e      	beq.n	80028a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	73fb      	strb	r3, [r7, #15]
      break;
 800288c:	e00b      	b.n	80028a6 <DMA_CheckFifoParam+0xe6>
      break;
 800288e:	bf00      	nop
 8002890:	e00a      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002892:	bf00      	nop
 8002894:	e008      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002896:	bf00      	nop
 8002898:	e006      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;
 800289a:	bf00      	nop
 800289c:	e004      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;
 800289e:	bf00      	nop
 80028a0:	e002      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80028a2:	bf00      	nop
 80028a4:	e000      	b.n	80028a8 <DMA_CheckFifoParam+0xe8>
      break;
 80028a6:	bf00      	nop
    }
  } 
  
  return status; 
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop

080028b8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e086      	b.n	80029d8 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d106      	bne.n	80028e2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f004 fdef 	bl	80074c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e2:	4b3f      	ldr	r3, [pc, #252]	@ (80029e0 <HAL_ETH_Init+0x128>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a3e      	ldr	r2, [pc, #248]	@ (80029e0 <HAL_ETH_Init+0x128>)
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b3c      	ldr	r3, [pc, #240]	@ (80029e0 <HAL_ETH_Init+0x128>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80028fa:	4b3a      	ldr	r3, [pc, #232]	@ (80029e4 <HAL_ETH_Init+0x12c>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	4a39      	ldr	r2, [pc, #228]	@ (80029e4 <HAL_ETH_Init+0x12c>)
 8002900:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002904:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002906:	4b37      	ldr	r3, [pc, #220]	@ (80029e4 <HAL_ETH_Init+0x12c>)
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	4935      	ldr	r1, [pc, #212]	@ (80029e4 <HAL_ETH_Init+0x12c>)
 8002910:	4313      	orrs	r3, r2
 8002912:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002914:	4b33      	ldr	r3, [pc, #204]	@ (80029e4 <HAL_ETH_Init+0x12c>)
 8002916:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800292e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002930:	f7ff f922 	bl	8001b78 <HAL_GetTick>
 8002934:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002936:	e011      	b.n	800295c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002938:	f7ff f91e 	bl	8001b78 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002946:	d909      	bls.n	800295c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2204      	movs	r2, #4
 800294c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	22e0      	movs	r2, #224	@ 0xe0
 8002954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e03d      	b.n	80029d8 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1e4      	bne.n	8002938 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 ff5c 	bl	800382c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f001 f807 	bl	8003988 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f001 f85d 	bl	8003a3a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	461a      	mov	r2, r3
 8002986:	2100      	movs	r1, #0
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 ffc5 	bl	8003918 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800299c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <HAL_ETH_Init+0x130>)
 80029ac:	430b      	orrs	r3, r1
 80029ae:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80029c2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2210      	movs	r2, #16
 80029d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40013800 	.word	0x40013800
 80029e8:	00020060 	.word	0x00020060

080029ec <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029fa:	2b10      	cmp	r3, #16
 80029fc:	d15f      	bne.n	8002abe <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2220      	movs	r2, #32
 8002a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f9f6 	bl	8002e04 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a20:	2001      	movs	r0, #1
 8002a22:	f7ff f8b5 	bl	8001b90 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a40:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a44:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a5c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 fd80 	bl	8003564 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0208 	orr.w	r2, r2, #8
 8002a72:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	f7ff f887 	bl	8001b90 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0204 	orr.w	r2, r2, #4
 8002a98:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aa2:	69d9      	ldr	r1, [r3, #28]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4b07      	ldr	r3, [pc, #28]	@ (8002ac8 <HAL_ETH_Start_IT+0xdc>)
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ab0:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2240      	movs	r2, #64	@ 0x40
 8002ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e000      	b.n	8002ac0 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
  }
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	0001a0c1 	.word	0x0001a0c1

08002acc <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ada:	2b40      	cmp	r3, #64	@ 0x40
 8002adc:	d16e      	bne.n	8002bbc <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aee:	69d9      	ldr	r1, [r3, #28]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4b34      	ldr	r3, [pc, #208]	@ (8002bc8 <HAL_ETH_Stop_IT+0xfc>)
 8002af6:	400b      	ands	r3, r1
 8002af8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002afc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b14:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	f023 0302 	bic.w	r3, r3, #2
 8002b28:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b2c:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0204 	bic.w	r2, r2, #4
 8002b3c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b46:	2001      	movs	r0, #1
 8002b48:	f7ff f822 	bl	8001b90 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 fd05 	bl	8003564 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0208 	bic.w	r2, r2, #8
 8002b68:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b72:	2001      	movs	r0, #1
 8002b74:	f7ff f80c 	bl	8001b90 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	e00e      	b.n	8002ba4 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	3212      	adds	r2, #18
 8002b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b90:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d9ed      	bls.n	8002b86 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2210      	movs	r2, #16
 8002bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e000      	b.n	8002bbe <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
  }
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	fffe5f3e 	.word	0xfffe5f3e

08002bcc <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d109      	bne.n	8002bf0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be2:	f043 0201 	orr.w	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e045      	b.n	8002c7c <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf6:	2b40      	cmp	r3, #64	@ 0x40
 8002bf8:	d13f      	bne.n	8002c7a <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002c02:	2201      	movs	r2, #1
 8002c04:	6839      	ldr	r1, [r7, #0]
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 ff86 	bl	8003b18 <ETH_Prepare_Tx_Descriptors>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c18:	f043 0202 	orr.w	r2, r3, #2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e02a      	b.n	8002c7c <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c26:	f3bf 8f4f 	dsb	sy
}
 8002c2a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3a:	2b03      	cmp	r3, #3
 8002c3c:	d904      	bls.n	8002c48 <HAL_ETH_Transmit_IT+0x7c>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c42:	1f1a      	subs	r2, r3, #4
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00d      	beq.n	8002c76 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c62:	461a      	mov	r2, r3
 8002c64:	2304      	movs	r3, #4
 8002c66:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c70:	461a      	mov	r2, r3
 8002c72:	2300      	movs	r3, #0
 8002c74:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002c76:	2300      	movs	r3, #0
 8002c78:	e000      	b.n	8002c7c <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
  }
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca2:	f043 0201 	orr.w	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0a4      	b.n	8002dfa <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb6:	2b40      	cmp	r3, #64	@ 0x40
 8002cb8:	d001      	beq.n	8002cbe <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e09d      	b.n	8002dfa <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc2:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	3212      	adds	r2, #18
 8002cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cce:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cd4:	f1c3 0304 	rsb	r3, r3, #4
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002cda:	e066      	b.n	8002daa <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	69da      	ldr	r2, [r3, #28]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	699a      	ldr	r2, [r3, #24]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d103      	bne.n	8002d0c <HAL_ETH_ReadData+0x88>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d03c      	beq.n	8002d86 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002d2e:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002d44:	2301      	movs	r3, #1
 8002d46:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002d60:	461a      	mov	r2, r3
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	f004 fd77 	bl	8007858 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d6e:	1c5a      	adds	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	441a      	add	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	2200      	movs	r2, #0
 8002d84:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	61fb      	str	r3, [r7, #28]
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d902      	bls.n	8002d98 <HAL_ETH_ReadData+0x114>
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	3b04      	subs	r3, #4
 8002d96:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69fa      	ldr	r2, [r7, #28]
 8002d9c:	3212      	adds	r2, #18
 8002d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da2:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	3301      	adds	r3, #1
 8002da8:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	db06      	blt.n	8002dc0 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d202      	bcs.n	8002dc0 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002dba:	7cfb      	ldrb	r3, [r7, #19]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d08d      	beq.n	8002cdc <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	441a      	add	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d002      	beq.n	8002dda <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f815 	bl	8002e04 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69fa      	ldr	r2, [r7, #28]
 8002dde:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d108      	bne.n	8002df8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b088      	sub	sp, #32
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002e10:	2301      	movs	r3, #1
 8002e12:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e18:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	3212      	adds	r2, #18
 8002e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e24:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e2a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002e2c:	e042      	b.n	8002eb4 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d112      	bne.n	8002e5c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002e36:	f107 0308 	add.w	r3, r7, #8
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f004 fcdc 	bl	80077f8 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d102      	bne.n	8002e4c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	74fb      	strb	r3, [r7, #19]
 8002e4a:	e007      	b.n	8002e5c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	461a      	mov	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d028      	beq.n	8002eb4 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d106      	bne.n	8002e78 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	4b26      	ldr	r3, [pc, #152]	@ (8002f08 <ETH_UpdateDescriptor+0x104>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	6053      	str	r3, [r2, #4]
 8002e76:	e005      	b.n	8002e84 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	3301      	adds	r3, #1
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d902      	bls.n	8002ea2 <ETH_UpdateDescriptor+0x9e>
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	3b04      	subs	r3, #4
 8002ea0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69fa      	ldr	r2, [r7, #28]
 8002ea6:	3212      	adds	r2, #18
 8002ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eac:	617b      	str	r3, [r7, #20]
      desccount--;
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <ETH_UpdateDescriptor+0xbc>
 8002eba:	7cfb      	ldrb	r3, [r7, #19]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1b6      	bne.n	8002e2e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d01a      	beq.n	8002f00 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	3303      	adds	r3, #3
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002ed4:	f3bf 8f5f 	dmb	sy
}
 8002ed8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6919      	ldr	r1, [r3, #16]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	18ca      	adds	r2, r1, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ef2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69fa      	ldr	r2, [r7, #28]
 8002ef8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002f00:	bf00      	nop
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	80004000 	.word	0x80004000

08002f0c <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3318      	adds	r3, #24
 8002f18:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f24:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002f26:	2301      	movs	r3, #1
 8002f28:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002f2a:	e047      	b.n	8002fbc <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10a      	bne.n	8002f5c <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d902      	bls.n	8002f58 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	3b04      	subs	r3, #4
 8002f56:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002f5c:	7bbb      	ldrb	r3, [r7, #14]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d02c      	beq.n	8002fbc <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68d9      	ldr	r1, [r3, #12]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	440b      	add	r3, r1
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	db1f      	blt.n	8002fb8 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4413      	add	r3, r2
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 fca9 	bl	80078dc <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	2200      	movs	r2, #0
 8002f96:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d902      	bls.n	8002faa <HAL_ETH_ReleaseTxPacket+0x9e>
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	3b04      	subs	r3, #4
 8002fa8:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fb6:	e001      	b.n	8002fbc <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1b1      	bne.n	8002f2c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3718      	adds	r7, #24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
	...

08002fd4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe2:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800312c <HAL_ETH_IRQHandler+0x158>)
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00e      	beq.n	800302a <HAL_ETH_IRQHandler+0x56>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003012:	2b00      	cmp	r3, #0
 8003014:	d009      	beq.n	800302a <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800301e:	461a      	mov	r2, r3
 8003020:	4b43      	ldr	r3, [pc, #268]	@ (8003130 <HAL_ETH_IRQHandler+0x15c>)
 8003022:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f003 ff5f 	bl	8006ee8 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00f      	beq.n	8003054 <HAL_ETH_IRQHandler+0x80>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00a      	beq.n	8003054 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003046:	461a      	mov	r2, r3
 8003048:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800304c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f003 ff5a 	bl	8006f08 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d042      	beq.n	80030e4 <HAL_ETH_IRQHandler+0x110>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d03d      	beq.n	80030e4 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800306e:	f043 0208 	orr.w	r2, r3, #8
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d01a      	beq.n	80030b8 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800308a:	695a      	ldr	r2, [r3, #20]
 800308c:	4b29      	ldr	r3, [pc, #164]	@ (8003134 <HAL_ETH_IRQHandler+0x160>)
 800308e:	4013      	ands	r3, r2
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 80030a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80030ac:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	22e0      	movs	r2, #224	@ 0xe0
 80030b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80030b6:	e012      	b.n	80030de <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	f248 6380 	movw	r3, #34432	@ 0x8680
 80030c6:	4013      	ands	r3, r2
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030d6:	461a      	mov	r2, r3
 80030d8:	f248 6380 	movw	r3, #34432	@ 0x8680
 80030dc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f003 ff22 	bl	8006f28 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00e      	beq.n	800310c <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f81a 	bl	8003138 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003116:	4b05      	ldr	r3, [pc, #20]	@ (800312c <HAL_ETH_IRQHandler+0x158>)
 8003118:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800311c:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f814 	bl	800314c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003124:	bf00      	nop
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40013c00 	.word	0x40013c00
 8003130:	00010040 	.word	0x00010040
 8003134:	007e2000 	.word	0x007e2000

08003138 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 031c 	and.w	r3, r3, #28
 800317c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	02db      	lsls	r3, r3, #11
 8003182:	b29b      	uxth	r3, r3
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f023 0302 	bic.w	r3, r3, #2
 800319e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80031b0:	f7fe fce2 	bl	8001b78 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031b6:	e00d      	b.n	80031d4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80031b8:	f7fe fcde 	bl	8001b78 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c6:	d301      	bcc.n	80031cc <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e010      	b.n	80031ee <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1ec      	bne.n	80031b8 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	461a      	mov	r2, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b086      	sub	sp, #24
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	60f8      	str	r0, [r7, #12]
 80031fe:	60b9      	str	r1, [r7, #8]
 8003200:	607a      	str	r2, [r7, #4]
 8003202:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f003 031c 	and.w	r3, r3, #28
 8003212:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	02db      	lsls	r3, r3, #11
 8003218:	b29b      	uxth	r3, r3
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	019b      	lsls	r3, r3, #6
 8003224:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	4313      	orrs	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f043 0302 	orr.w	r3, r3, #2
 8003234:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003250:	f7fe fc92 	bl	8001b78 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003256:	e00d      	b.n	8003274 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003258:	f7fe fc8e 	bl	8001b78 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003266:	d301      	bcc.n	800326c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e009      	b.n	8003280 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1ec      	bne.n	8003258 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0e6      	b.n	800346a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	bf14      	ite	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	2300      	moveq	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	461a      	mov	r2, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf0c      	ite	eq
 80032d4:	2301      	moveq	r3, #1
 80032d6:	2300      	movne	r3, #0
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003306:	2b00      	cmp	r3, #0
 8003308:	bf0c      	ite	eq
 800330a:	2301      	moveq	r3, #1
 800330c:	2300      	movne	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	461a      	mov	r2, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003320:	2b00      	cmp	r3, #0
 8003322:	bf14      	ite	ne
 8003324:	2301      	movne	r3, #1
 8003326:	2300      	moveq	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	461a      	mov	r2, r3
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf0c      	ite	eq
 800335a:	2301      	moveq	r3, #1
 800335c:	2300      	movne	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800338a:	2b00      	cmp	r3, #0
 800338c:	bf14      	ite	ne
 800338e:	2301      	movne	r3, #1
 8003390:	2300      	moveq	r3, #0
 8003392:	b2db      	uxtb	r3, r3
 8003394:	461a      	mov	r2, r3
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	bf14      	ite	ne
 80033b6:	2301      	movne	r3, #1
 80033b8:	2300      	moveq	r3, #0
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	461a      	mov	r2, r3
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	bf14      	ite	ne
 80033d0:	2301      	movne	r3, #1
 80033d2:	2300      	moveq	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	461a      	mov	r2, r3
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bf14      	ite	ne
 80033ea:	2301      	movne	r3, #1
 80033ec:	2300      	moveq	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	461a      	mov	r2, r3
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf0c      	ite	eq
 8003406:	2301      	moveq	r3, #1
 8003408:	2300      	movne	r3, #0
 800340a:	b2db      	uxtb	r3, r3
 800340c:	461a      	mov	r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	0c1b      	lsrs	r3, r3, #16
 800342a:	b29a      	uxth	r2, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b00      	cmp	r3, #0
 800343c:	bf14      	ite	ne
 800343e:	2301      	movne	r3, #1
 8003440:	2300      	moveq	r3, #0
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003456:	2b00      	cmp	r3, #0
 8003458:	bf14      	ite	ne
 800345a:	2301      	movne	r3, #1
 800345c:	2300      	moveq	r3, #0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b082      	sub	sp, #8
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00b      	b.n	80034a2 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003490:	2b10      	cmp	r3, #16
 8003492:	d105      	bne.n	80034a0 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003494:	6839      	ldr	r1, [r7, #0]
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f88a 	bl	80035b0 <ETH_SetMACConfig>

    return HAL_OK;
 800349c:	2300      	movs	r3, #0
 800349e:	e000      	b.n	80034a2 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
  }
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f023 031c 	bic.w	r3, r3, #28
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80034c4:	f001 fac6 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 80034c8:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4a14      	ldr	r2, [pc, #80]	@ (8003520 <HAL_ETH_SetMDIOClockRange+0x74>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d804      	bhi.n	80034dc <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f043 0308 	orr.w	r3, r3, #8
 80034d8:	60fb      	str	r3, [r7, #12]
 80034da:	e019      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4a11      	ldr	r2, [pc, #68]	@ (8003524 <HAL_ETH_SetMDIOClockRange+0x78>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d204      	bcs.n	80034ee <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f043 030c 	orr.w	r3, r3, #12
 80034ea:	60fb      	str	r3, [r7, #12]
 80034ec:	e010      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003528 <HAL_ETH_SetMDIOClockRange+0x7c>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d90c      	bls.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4a0c      	ldr	r2, [pc, #48]	@ (800352c <HAL_ETH_SetMDIOClockRange+0x80>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d804      	bhi.n	8003508 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f043 0304 	orr.w	r3, r3, #4
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e003      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f043 0310 	orr.w	r3, r3, #16
 800350e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	611a      	str	r2, [r3, #16]
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	02160ebf 	.word	0x02160ebf
 8003524:	03938700 	.word	0x03938700
 8003528:	05f5e0ff 	.word	0x05f5e0ff
 800352c:	08f0d17f 	.word	0x08f0d17f

08003530 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800356c:	2300      	movs	r3, #0
 800356e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6812      	ldr	r2, [r2, #0]
 800357e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003582:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003586:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003594:	2001      	movs	r0, #1
 8003596:	f7fe fafb 	bl	8001b90 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035a4:	6193      	str	r3, [r2, #24]
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4b53      	ldr	r3, [pc, #332]	@ (8003714 <ETH_SetMACConfig+0x164>)
 80035c6:	4013      	ands	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	7b9b      	ldrb	r3, [r3, #14]
 80035ce:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	7c12      	ldrb	r2, [r2, #16]
 80035d4:	2a00      	cmp	r2, #0
 80035d6:	d102      	bne.n	80035de <ETH_SetMACConfig+0x2e>
 80035d8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80035dc:	e000      	b.n	80035e0 <ETH_SetMACConfig+0x30>
 80035de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035e0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	7c52      	ldrb	r2, [r2, #17]
 80035e6:	2a00      	cmp	r2, #0
 80035e8:	d102      	bne.n	80035f0 <ETH_SetMACConfig+0x40>
 80035ea:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80035ee:	e000      	b.n	80035f2 <ETH_SetMACConfig+0x42>
 80035f0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80035f2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80035f8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	7fdb      	ldrb	r3, [r3, #31]
 80035fe:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003600:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003606:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	7f92      	ldrb	r2, [r2, #30]
 800360c:	2a00      	cmp	r2, #0
 800360e:	d102      	bne.n	8003616 <ETH_SetMACConfig+0x66>
 8003610:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003614:	e000      	b.n	8003618 <ETH_SetMACConfig+0x68>
 8003616:	2200      	movs	r2, #0
                        macconf->Speed |
 8003618:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	7f1b      	ldrb	r3, [r3, #28]
 800361e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003620:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003626:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	791b      	ldrb	r3, [r3, #4]
 800362c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800362e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003636:	2a00      	cmp	r2, #0
 8003638:	d102      	bne.n	8003640 <ETH_SetMACConfig+0x90>
 800363a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800363e:	e000      	b.n	8003642 <ETH_SetMACConfig+0x92>
 8003640:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003642:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	7bdb      	ldrb	r3, [r3, #15]
 8003648:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800364a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003650:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003658:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800365a:	4313      	orrs	r3, r2
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	4313      	orrs	r3, r2
 8003660:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003672:	2001      	movs	r0, #1
 8003674:	f7fe fa8c 	bl	8001b90 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800368e:	4013      	ands	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003696:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800369e:	2a00      	cmp	r2, #0
 80036a0:	d101      	bne.n	80036a6 <ETH_SetMACConfig+0xf6>
 80036a2:	2280      	movs	r2, #128	@ 0x80
 80036a4:	e000      	b.n	80036a8 <ETH_SetMACConfig+0xf8>
 80036a6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036a8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80036ae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80036b6:	2a01      	cmp	r2, #1
 80036b8:	d101      	bne.n	80036be <ETH_SetMACConfig+0x10e>
 80036ba:	2208      	movs	r2, #8
 80036bc:	e000      	b.n	80036c0 <ETH_SetMACConfig+0x110>
 80036be:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80036c0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80036c8:	2a01      	cmp	r2, #1
 80036ca:	d101      	bne.n	80036d0 <ETH_SetMACConfig+0x120>
 80036cc:	2204      	movs	r2, #4
 80036ce:	e000      	b.n	80036d2 <ETH_SetMACConfig+0x122>
 80036d0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80036d2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80036da:	2a01      	cmp	r2, #1
 80036dc:	d101      	bne.n	80036e2 <ETH_SetMACConfig+0x132>
 80036de:	2202      	movs	r2, #2
 80036e0:	e000      	b.n	80036e4 <ETH_SetMACConfig+0x134>
 80036e2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036e4:	4313      	orrs	r3, r2
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036fc:	2001      	movs	r0, #1
 80036fe:	f7fe fa47 	bl	8001b90 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	619a      	str	r2, [r3, #24]
}
 800370a:	bf00      	nop
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	fd20810f 	.word	0xfd20810f

08003718 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	4b3d      	ldr	r3, [pc, #244]	@ (8003828 <ETH_SetDMAConfig+0x110>)
 8003732:	4013      	ands	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	7b1b      	ldrb	r3, [r3, #12]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d102      	bne.n	8003744 <ETH_SetDMAConfig+0x2c>
 800373e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003742:	e000      	b.n	8003746 <ETH_SetDMAConfig+0x2e>
 8003744:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	7b5b      	ldrb	r3, [r3, #13]
 800374a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800374c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	7f52      	ldrb	r2, [r2, #29]
 8003752:	2a00      	cmp	r2, #0
 8003754:	d102      	bne.n	800375c <ETH_SetDMAConfig+0x44>
 8003756:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800375a:	e000      	b.n	800375e <ETH_SetDMAConfig+0x46>
 800375c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800375e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	7b9b      	ldrb	r3, [r3, #14]
 8003764:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003766:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800376c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	7f1b      	ldrb	r3, [r3, #28]
 8003772:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003774:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	7f9b      	ldrb	r3, [r3, #30]
 800377a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800377c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003782:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800378a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800378c:	4313      	orrs	r3, r2
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	4313      	orrs	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800379c:	461a      	mov	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037ae:	2001      	movs	r0, #1
 80037b0:	f7fe f9ee 	bl	8001b90 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037bc:	461a      	mov	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	791b      	ldrb	r3, [r3, #4]
 80037c6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037cc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80037d2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80037d8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037e0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80037e2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037ea:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80037f0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037fe:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800380c:	2001      	movs	r0, #1
 800380e:	f7fe f9bf 	bl	8001b90 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800381a:	461a      	mov	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6013      	str	r3, [r2, #0]
}
 8003820:	bf00      	nop
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	f8de3f23 	.word	0xf8de3f23

0800382c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b0a6      	sub	sp, #152	@ 0x98
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003834:	2301      	movs	r3, #1
 8003836:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800383a:	2301      	movs	r3, #1
 800383c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003840:	2300      	movs	r3, #0
 8003842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003844:	2300      	movs	r3, #0
 8003846:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800384a:	2301      	movs	r3, #1
 800384c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003850:	2300      	movs	r3, #0
 8003852:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003856:	2301      	movs	r3, #1
 8003858:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800385c:	2301      	movs	r3, #1
 800385e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003868:	2300      	movs	r3, #0
 800386a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800386e:	2300      	movs	r3, #0
 8003870:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003872:	2300      	movs	r3, #0
 8003874:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003878:	2300      	movs	r3, #0
 800387a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800387c:	2300      	movs	r3, #0
 800387e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003882:	2300      	movs	r3, #0
 8003884:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003888:	2300      	movs	r3, #0
 800388a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800388e:	2300      	movs	r3, #0
 8003890:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003894:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003898:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800389a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800389e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80038a0:	2300      	movs	r3, #0
 80038a2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80038a6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80038aa:	4619      	mov	r1, r3
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff fe7f 	bl	80035b0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80038b2:	2301      	movs	r3, #1
 80038b4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80038b6:	2301      	movs	r3, #1
 80038b8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80038ba:	2301      	movs	r3, #1
 80038bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80038c0:	2301      	movs	r3, #1
 80038c2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80038c4:	2300      	movs	r3, #0
 80038c6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80038d4:	2300      	movs	r3, #0
 80038d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80038d8:	2301      	movs	r3, #1
 80038da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80038de:	2301      	movs	r3, #1
 80038e0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80038e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038e6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80038e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038ec:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80038ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038f2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80038f4:	2301      	movs	r3, #1
 80038f6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003902:	f107 0308 	add.w	r3, r7, #8
 8003906:	4619      	mov	r1, r3
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff ff05 	bl	8003718 <ETH_SetDMAConfig>
}
 800390e:	bf00      	nop
 8003910:	3798      	adds	r7, #152	@ 0x98
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003918:	b480      	push	{r7}
 800391a:	b087      	sub	sp, #28
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3305      	adds	r3, #5
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	3204      	adds	r2, #4
 8003930:	7812      	ldrb	r2, [r2, #0]
 8003932:	4313      	orrs	r3, r2
 8003934:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <ETH_MACAddressConfig+0x68>)
 800393a:	4413      	add	r3, r2
 800393c:	461a      	mov	r2, r3
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3303      	adds	r3, #3
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	061a      	lsls	r2, r3, #24
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3302      	adds	r3, #2
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	041b      	lsls	r3, r3, #16
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3301      	adds	r3, #1
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	4313      	orrs	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	7812      	ldrb	r2, [r2, #0]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <ETH_MACAddressConfig+0x6c>)
 800396a:	4413      	add	r3, r2
 800396c:	461a      	mov	r2, r3
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	6013      	str	r3, [r2, #0]
}
 8003972:	bf00      	nop
 8003974:	371c      	adds	r7, #28
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40028040 	.word	0x40028040
 8003984:	40028044 	.word	0x40028044

08003988 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e03e      	b.n	8003a14 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68d9      	ldr	r1, [r3, #12]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	440b      	add	r3, r1
 80039a6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2200      	movs	r2, #0
 80039b2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	3206      	adds	r2, #6
 80039c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d80c      	bhi.n	80039f8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68d9      	ldr	r1, [r3, #12]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	440b      	add	r3, r1
 80039f0:	461a      	mov	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	60da      	str	r2, [r3, #12]
 80039f6:	e004      	b.n	8003a02 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	461a      	mov	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3301      	adds	r3, #1
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d9bd      	bls.n	8003996 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a2c:	611a      	str	r2, [r3, #16]
}
 8003a2e:	bf00      	nop
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr

08003a3a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b085      	sub	sp, #20
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	e048      	b.n	8003ada <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6919      	ldr	r1, [r3, #16]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	440b      	add	r3, r1
 8003a58:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2200      	movs	r2, #0
 8003a64:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003a84:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003a9e:	68b9      	ldr	r1, [r7, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	3212      	adds	r2, #18
 8003aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d80c      	bhi.n	8003aca <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6919      	ldr	r1, [r3, #16]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	4613      	mov	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4413      	add	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	440b      	add	r3, r1
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	60da      	str	r2, [r3, #12]
 8003ac8:	e004      	b.n	8003ad4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	60fb      	str	r3, [r7, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b03      	cmp	r3, #3
 8003ade:	d9b3      	bls.n	8003a48 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691a      	ldr	r2, [r3, #16]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b0a:	60da      	str	r2, [r3, #12]
}
 8003b0c:	bf00      	nop
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b091      	sub	sp, #68	@ 0x44
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	3318      	adds	r3, #24
 8003b28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b42:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b5a:	d007      	beq.n	8003b6c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b60:	3304      	adds	r3, #4
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e111      	b.n	8003d94 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b72:	3301      	adds	r3, #1
 8003b74:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	4b86      	ldr	r3, [pc, #536]	@ (8003da0 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b8a:	6852      	ldr	r2, [r2, #4]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b90:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bae:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d005      	beq.n	8003be6 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003bf2:	e082      	b.n	8003cfa <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfe:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d006      	beq.n	8003c14 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	e005      	b.n	8003c20 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1e:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c22:	3301      	adds	r3, #1
 8003c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c28:	2b03      	cmp	r3, #3
 8003c2a:	d902      	bls.n	8003c32 <ETH_Prepare_Tx_Descriptors+0x11a>
 8003c2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c2e:	3b04      	subs	r3, #4
 8003c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c3a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c48:	d007      	beq.n	8003c5a <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c4e:	3304      	adds	r3, #4
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d029      	beq.n	8003cae <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c66:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003c68:	2300      	movs	r3, #0
 8003c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c6c:	e019      	b.n	8003ca2 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003c6e:	f3bf 8f5f 	dmb	sy
}
 8003c72:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c82:	3301      	adds	r3, #1
 8003c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c88:	2b03      	cmp	r3, #3
 8003c8a:	d902      	bls.n	8003c92 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c8e:	3b04      	subs	r3, #4
 8003c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c9a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ca2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d3e1      	bcc.n	8003c6e <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003caa:	2302      	movs	r3, #2
 8003cac:	e072      	b.n	8003d94 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb8:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cce:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	4b32      	ldr	r3, [pc, #200]	@ (8003da0 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cda:	6852      	ldr	r2, [r2, #4]
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce0:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003ce8:	f3bf 8f5f 	dmb	sy
}
 8003cec:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf8:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f47f af78 	bne.w	8003bf4 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d006      	beq.n	8003d18 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	e005      	b.n	8003d24 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	6a3a      	ldr	r2, [r7, #32]
 8003d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d38:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003d3a:	f3bf 8f5f 	dmb	sy
}
 8003d3e:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4a:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d54:	3304      	adds	r3, #4
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d60:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d62:	f3ef 8310 	mrs	r3, PRIMASK
 8003d66:	613b      	str	r3, [r7, #16]
  return(result);
 8003d68:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003d6a:	61fb      	str	r3, [r7, #28]
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f383 8810 	msr	PRIMASK, r3
}
 8003d76:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7e:	4413      	add	r3, r2
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d84:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f383 8810 	msr	PRIMASK, r3
}
 8003d90:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3744      	adds	r7, #68	@ 0x44
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	ffffe000 	.word	0xffffe000

08003da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003db2:	2300      	movs	r3, #0
 8003db4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003db6:	2300      	movs	r3, #0
 8003db8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61fb      	str	r3, [r7, #28]
 8003dc2:	e175      	b.n	80040b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	f040 8164 	bne.w	80040aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d005      	beq.n	8003dfa <HAL_GPIO_Init+0x56>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d130      	bne.n	8003e5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	2203      	movs	r2, #3
 8003e06:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	68da      	ldr	r2, [r3, #12]
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e30:	2201      	movs	r2, #1
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	091b      	lsrs	r3, r3, #4
 8003e46:	f003 0201 	and.w	r2, r3, #1
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 0303 	and.w	r3, r3, #3
 8003e64:	2b03      	cmp	r3, #3
 8003e66:	d017      	beq.n	8003e98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	2203      	movs	r2, #3
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 0303 	and.w	r3, r3, #3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d123      	bne.n	8003eec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	08da      	lsrs	r2, r3, #3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3208      	adds	r2, #8
 8003eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	220f      	movs	r2, #15
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	08da      	lsrs	r2, r3, #3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	3208      	adds	r2, #8
 8003ee6:	69b9      	ldr	r1, [r7, #24]
 8003ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	2203      	movs	r2, #3
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 0203 	and.w	r2, r3, #3
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 80be 	beq.w	80040aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2e:	4b66      	ldr	r3, [pc, #408]	@ (80040c8 <HAL_GPIO_Init+0x324>)
 8003f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f32:	4a65      	ldr	r2, [pc, #404]	@ (80040c8 <HAL_GPIO_Init+0x324>)
 8003f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f3a:	4b63      	ldr	r3, [pc, #396]	@ (80040c8 <HAL_GPIO_Init+0x324>)
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f46:	4a61      	ldr	r2, [pc, #388]	@ (80040cc <HAL_GPIO_Init+0x328>)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	089b      	lsrs	r3, r3, #2
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	220f      	movs	r2, #15
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	43db      	mvns	r3, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4013      	ands	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a58      	ldr	r2, [pc, #352]	@ (80040d0 <HAL_GPIO_Init+0x32c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d037      	beq.n	8003fe2 <HAL_GPIO_Init+0x23e>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a57      	ldr	r2, [pc, #348]	@ (80040d4 <HAL_GPIO_Init+0x330>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d031      	beq.n	8003fde <HAL_GPIO_Init+0x23a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a56      	ldr	r2, [pc, #344]	@ (80040d8 <HAL_GPIO_Init+0x334>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d02b      	beq.n	8003fda <HAL_GPIO_Init+0x236>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a55      	ldr	r2, [pc, #340]	@ (80040dc <HAL_GPIO_Init+0x338>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d025      	beq.n	8003fd6 <HAL_GPIO_Init+0x232>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a54      	ldr	r2, [pc, #336]	@ (80040e0 <HAL_GPIO_Init+0x33c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01f      	beq.n	8003fd2 <HAL_GPIO_Init+0x22e>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a53      	ldr	r2, [pc, #332]	@ (80040e4 <HAL_GPIO_Init+0x340>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d019      	beq.n	8003fce <HAL_GPIO_Init+0x22a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a52      	ldr	r2, [pc, #328]	@ (80040e8 <HAL_GPIO_Init+0x344>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d013      	beq.n	8003fca <HAL_GPIO_Init+0x226>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a51      	ldr	r2, [pc, #324]	@ (80040ec <HAL_GPIO_Init+0x348>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00d      	beq.n	8003fc6 <HAL_GPIO_Init+0x222>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a50      	ldr	r2, [pc, #320]	@ (80040f0 <HAL_GPIO_Init+0x34c>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d007      	beq.n	8003fc2 <HAL_GPIO_Init+0x21e>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a4f      	ldr	r2, [pc, #316]	@ (80040f4 <HAL_GPIO_Init+0x350>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_GPIO_Init+0x21a>
 8003fba:	2309      	movs	r3, #9
 8003fbc:	e012      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fbe:	230a      	movs	r3, #10
 8003fc0:	e010      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fc2:	2308      	movs	r3, #8
 8003fc4:	e00e      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fc6:	2307      	movs	r3, #7
 8003fc8:	e00c      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fca:	2306      	movs	r3, #6
 8003fcc:	e00a      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fce:	2305      	movs	r3, #5
 8003fd0:	e008      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	e006      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e004      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e002      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <HAL_GPIO_Init+0x240>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	69fa      	ldr	r2, [r7, #28]
 8003fe6:	f002 0203 	and.w	r2, r2, #3
 8003fea:	0092      	lsls	r2, r2, #2
 8003fec:	4093      	lsls	r3, r2
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ff4:	4935      	ldr	r1, [pc, #212]	@ (80040cc <HAL_GPIO_Init+0x328>)
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	3302      	adds	r3, #2
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004002:	4b3d      	ldr	r3, [pc, #244]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	43db      	mvns	r3, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4013      	ands	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004026:	4a34      	ldr	r2, [pc, #208]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800402c:	4b32      	ldr	r3, [pc, #200]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004050:	4a29      	ldr	r2, [pc, #164]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004056:	4b28      	ldr	r3, [pc, #160]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	43db      	mvns	r3, r3
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4013      	ands	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800407a:	4a1f      	ldr	r2, [pc, #124]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004080:	4b1d      	ldr	r3, [pc, #116]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	43db      	mvns	r3, r3
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	4013      	ands	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040a4:	4a14      	ldr	r2, [pc, #80]	@ (80040f8 <HAL_GPIO_Init+0x354>)
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	3301      	adds	r3, #1
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	f67f ae86 	bls.w	8003dc4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	3724      	adds	r7, #36	@ 0x24
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40013800 	.word	0x40013800
 80040d0:	40020000 	.word	0x40020000
 80040d4:	40020400 	.word	0x40020400
 80040d8:	40020800 	.word	0x40020800
 80040dc:	40020c00 	.word	0x40020c00
 80040e0:	40021000 	.word	0x40021000
 80040e4:	40021400 	.word	0x40021400
 80040e8:	40021800 	.word	0x40021800
 80040ec:	40021c00 	.word	0x40021c00
 80040f0:	40022000 	.word	0x40022000
 80040f4:	40022400 	.word	0x40022400
 80040f8:	40013c00 	.word	0x40013c00

080040fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	887b      	ldrh	r3, [r7, #2]
 800410e:	4013      	ands	r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	e001      	b.n	800411e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800411a:	2300      	movs	r3, #0
 800411c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800411e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	807b      	strh	r3, [r7, #2]
 8004138:	4613      	mov	r3, r2
 800413a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800413c:	787b      	ldrb	r3, [r7, #1]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004142:	887a      	ldrh	r2, [r7, #2]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004148:	e003      	b.n	8004152 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800414a:	887b      	ldrh	r3, [r7, #2]
 800414c:	041a      	lsls	r2, r3, #16
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	619a      	str	r2, [r3, #24]
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800415e:	b480      	push	{r7}
 8004160:	b085      	sub	sp, #20
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	460b      	mov	r3, r1
 8004168:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004170:	887a      	ldrh	r2, [r7, #2]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	4013      	ands	r3, r2
 8004176:	041a      	lsls	r2, r3, #16
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	43d9      	mvns	r1, r3
 800417c:	887b      	ldrh	r3, [r7, #2]
 800417e:	400b      	ands	r3, r1
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]
}
 8004186:	bf00      	nop
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800419c:	2300      	movs	r3, #0
 800419e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e29b      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 8087 	beq.w	80042c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041b8:	4b96      	ldr	r3, [pc, #600]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 030c 	and.w	r3, r3, #12
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d00c      	beq.n	80041de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041c4:	4b93      	ldr	r3, [pc, #588]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 030c 	and.w	r3, r3, #12
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d112      	bne.n	80041f6 <HAL_RCC_OscConfig+0x62>
 80041d0:	4b90      	ldr	r3, [pc, #576]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041dc:	d10b      	bne.n	80041f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041de:	4b8d      	ldr	r3, [pc, #564]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d06c      	beq.n	80042c4 <HAL_RCC_OscConfig+0x130>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d168      	bne.n	80042c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e275      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fe:	d106      	bne.n	800420e <HAL_RCC_OscConfig+0x7a>
 8004200:	4b84      	ldr	r3, [pc, #528]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a83      	ldr	r2, [pc, #524]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	e02e      	b.n	800426c <HAL_RCC_OscConfig+0xd8>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10c      	bne.n	8004230 <HAL_RCC_OscConfig+0x9c>
 8004216:	4b7f      	ldr	r3, [pc, #508]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a7e      	ldr	r2, [pc, #504]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800421c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004220:	6013      	str	r3, [r2, #0]
 8004222:	4b7c      	ldr	r3, [pc, #496]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a7b      	ldr	r2, [pc, #492]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004228:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800422c:	6013      	str	r3, [r2, #0]
 800422e:	e01d      	b.n	800426c <HAL_RCC_OscConfig+0xd8>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004238:	d10c      	bne.n	8004254 <HAL_RCC_OscConfig+0xc0>
 800423a:	4b76      	ldr	r3, [pc, #472]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a75      	ldr	r2, [pc, #468]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b73      	ldr	r3, [pc, #460]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a72      	ldr	r2, [pc, #456]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800424c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	e00b      	b.n	800426c <HAL_RCC_OscConfig+0xd8>
 8004254:	4b6f      	ldr	r3, [pc, #444]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a6e      	ldr	r2, [pc, #440]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800425a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800425e:	6013      	str	r3, [r2, #0]
 8004260:	4b6c      	ldr	r3, [pc, #432]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a6b      	ldr	r2, [pc, #428]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800426a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d013      	beq.n	800429c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004274:	f7fd fc80 	bl	8001b78 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800427c:	f7fd fc7c 	bl	8001b78 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b64      	cmp	r3, #100	@ 0x64
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e229      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428e:	4b61      	ldr	r3, [pc, #388]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d0f0      	beq.n	800427c <HAL_RCC_OscConfig+0xe8>
 800429a:	e014      	b.n	80042c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429c:	f7fd fc6c 	bl	8001b78 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a4:	f7fd fc68 	bl	8001b78 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b64      	cmp	r3, #100	@ 0x64
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e215      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042b6:	4b57      	ldr	r3, [pc, #348]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1f0      	bne.n	80042a4 <HAL_RCC_OscConfig+0x110>
 80042c2:	e000      	b.n	80042c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d069      	beq.n	80043a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042d2:	4b50      	ldr	r3, [pc, #320]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00b      	beq.n	80042f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042de:	4b4d      	ldr	r3, [pc, #308]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d11c      	bne.n	8004324 <HAL_RCC_OscConfig+0x190>
 80042ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d116      	bne.n	8004324 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f6:	4b47      	ldr	r3, [pc, #284]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <HAL_RCC_OscConfig+0x17a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d001      	beq.n	800430e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e1e9      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800430e:	4b41      	ldr	r3, [pc, #260]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	493d      	ldr	r1, [pc, #244]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004322:	e040      	b.n	80043a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d023      	beq.n	8004374 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800432c:	4b39      	ldr	r3, [pc, #228]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a38      	ldr	r2, [pc, #224]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004332:	f043 0301 	orr.w	r3, r3, #1
 8004336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004338:	f7fd fc1e 	bl	8001b78 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004340:	f7fd fc1a 	bl	8001b78 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e1c7      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004352:	4b30      	ldr	r3, [pc, #192]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0f0      	beq.n	8004340 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435e:	4b2d      	ldr	r3, [pc, #180]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	4929      	ldr	r1, [pc, #164]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800436e:	4313      	orrs	r3, r2
 8004370:	600b      	str	r3, [r1, #0]
 8004372:	e018      	b.n	80043a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004374:	4b27      	ldr	r3, [pc, #156]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a26      	ldr	r2, [pc, #152]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004380:	f7fd fbfa 	bl	8001b78 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004388:	f7fd fbf6 	bl	8001b78 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e1a3      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800439a:	4b1e      	ldr	r3, [pc, #120]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d038      	beq.n	8004424 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d019      	beq.n	80043ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ba:	4b16      	ldr	r3, [pc, #88]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80043bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043be:	4a15      	ldr	r2, [pc, #84]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80043c0:	f043 0301 	orr.w	r3, r3, #1
 80043c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c6:	f7fd fbd7 	bl	8001b78 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ce:	f7fd fbd3 	bl	8001b78 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e180      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80043e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0f0      	beq.n	80043ce <HAL_RCC_OscConfig+0x23a>
 80043ec:	e01a      	b.n	8004424 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043ee:	4b09      	ldr	r3, [pc, #36]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80043f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043f2:	4a08      	ldr	r2, [pc, #32]	@ (8004414 <HAL_RCC_OscConfig+0x280>)
 80043f4:	f023 0301 	bic.w	r3, r3, #1
 80043f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fa:	f7fd fbbd 	bl	8001b78 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004402:	f7fd fbb9 	bl	8001b78 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d903      	bls.n	8004418 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e166      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
 8004414:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004418:	4b92      	ldr	r3, [pc, #584]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 800441a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1ee      	bne.n	8004402 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 80a4 	beq.w	800457a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004432:	4b8c      	ldr	r3, [pc, #560]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10d      	bne.n	800445a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800443e:	4b89      	ldr	r3, [pc, #548]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004442:	4a88      	ldr	r2, [pc, #544]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004448:	6413      	str	r3, [r2, #64]	@ 0x40
 800444a:	4b86      	ldr	r3, [pc, #536]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004456:	2301      	movs	r3, #1
 8004458:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800445a:	4b83      	ldr	r3, [pc, #524]	@ (8004668 <HAL_RCC_OscConfig+0x4d4>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004462:	2b00      	cmp	r3, #0
 8004464:	d118      	bne.n	8004498 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004466:	4b80      	ldr	r3, [pc, #512]	@ (8004668 <HAL_RCC_OscConfig+0x4d4>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a7f      	ldr	r2, [pc, #508]	@ (8004668 <HAL_RCC_OscConfig+0x4d4>)
 800446c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004472:	f7fd fb81 	bl	8001b78 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447a:	f7fd fb7d 	bl	8001b78 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b64      	cmp	r3, #100	@ 0x64
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e12a      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800448c:	4b76      	ldr	r3, [pc, #472]	@ (8004668 <HAL_RCC_OscConfig+0x4d4>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d106      	bne.n	80044ae <HAL_RCC_OscConfig+0x31a>
 80044a0:	4b70      	ldr	r3, [pc, #448]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a4:	4a6f      	ldr	r2, [pc, #444]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044a6:	f043 0301 	orr.w	r3, r3, #1
 80044aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ac:	e02d      	b.n	800450a <HAL_RCC_OscConfig+0x376>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10c      	bne.n	80044d0 <HAL_RCC_OscConfig+0x33c>
 80044b6:	4b6b      	ldr	r3, [pc, #428]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ba:	4a6a      	ldr	r2, [pc, #424]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044bc:	f023 0301 	bic.w	r3, r3, #1
 80044c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80044c2:	4b68      	ldr	r3, [pc, #416]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	4a67      	ldr	r2, [pc, #412]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044c8:	f023 0304 	bic.w	r3, r3, #4
 80044cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ce:	e01c      	b.n	800450a <HAL_RCC_OscConfig+0x376>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b05      	cmp	r3, #5
 80044d6:	d10c      	bne.n	80044f2 <HAL_RCC_OscConfig+0x35e>
 80044d8:	4b62      	ldr	r3, [pc, #392]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044dc:	4a61      	ldr	r2, [pc, #388]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044de:	f043 0304 	orr.w	r3, r3, #4
 80044e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e4:	4b5f      	ldr	r3, [pc, #380]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e8:	4a5e      	ldr	r2, [pc, #376]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044ea:	f043 0301 	orr.w	r3, r3, #1
 80044ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80044f0:	e00b      	b.n	800450a <HAL_RCC_OscConfig+0x376>
 80044f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f6:	4a5b      	ldr	r2, [pc, #364]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80044f8:	f023 0301 	bic.w	r3, r3, #1
 80044fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80044fe:	4b59      	ldr	r3, [pc, #356]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004502:	4a58      	ldr	r2, [pc, #352]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004504:	f023 0304 	bic.w	r3, r3, #4
 8004508:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d015      	beq.n	800453e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004512:	f7fd fb31 	bl	8001b78 <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004518:	e00a      	b.n	8004530 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800451a:	f7fd fb2d 	bl	8001b78 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004528:	4293      	cmp	r3, r2
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e0d8      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004530:	4b4c      	ldr	r3, [pc, #304]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d0ee      	beq.n	800451a <HAL_RCC_OscConfig+0x386>
 800453c:	e014      	b.n	8004568 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800453e:	f7fd fb1b 	bl	8001b78 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004544:	e00a      	b.n	800455c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004546:	f7fd fb17 	bl	8001b78 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004554:	4293      	cmp	r3, r2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e0c2      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800455c:	4b41      	ldr	r3, [pc, #260]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 800455e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1ee      	bne.n	8004546 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004568:	7dfb      	ldrb	r3, [r7, #23]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d105      	bne.n	800457a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800456e:	4b3d      	ldr	r3, [pc, #244]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	4a3c      	ldr	r2, [pc, #240]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004578:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 80ae 	beq.w	80046e0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004584:	4b37      	ldr	r3, [pc, #220]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 030c 	and.w	r3, r3, #12
 800458c:	2b08      	cmp	r3, #8
 800458e:	d06d      	beq.n	800466c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b02      	cmp	r3, #2
 8004596:	d14b      	bne.n	8004630 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004598:	4b32      	ldr	r3, [pc, #200]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a31      	ldr	r2, [pc, #196]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 800459e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fd fae8 	bl	8001b78 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ac:	f7fd fae4 	bl	8001b78 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e091      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045be:	4b29      	ldr	r3, [pc, #164]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69da      	ldr	r2, [r3, #28]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	019b      	lsls	r3, r3, #6
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e0:	085b      	lsrs	r3, r3, #1
 80045e2:	3b01      	subs	r3, #1
 80045e4:	041b      	lsls	r3, r3, #16
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ec:	061b      	lsls	r3, r3, #24
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f4:	071b      	lsls	r3, r3, #28
 80045f6:	491b      	ldr	r1, [pc, #108]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045fc:	4b19      	ldr	r3, [pc, #100]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a18      	ldr	r2, [pc, #96]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004608:	f7fd fab6 	bl	8001b78 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004610:	f7fd fab2 	bl	8001b78 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e05f      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004622:	4b10      	ldr	r3, [pc, #64]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f0      	beq.n	8004610 <HAL_RCC_OscConfig+0x47c>
 800462e:	e057      	b.n	80046e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004630:	4b0c      	ldr	r3, [pc, #48]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a0b      	ldr	r2, [pc, #44]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800463a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463c:	f7fd fa9c 	bl	8001b78 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004644:	f7fd fa98 	bl	8001b78 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e045      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004656:	4b03      	ldr	r3, [pc, #12]	@ (8004664 <HAL_RCC_OscConfig+0x4d0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f0      	bne.n	8004644 <HAL_RCC_OscConfig+0x4b0>
 8004662:	e03d      	b.n	80046e0 <HAL_RCC_OscConfig+0x54c>
 8004664:	40023800 	.word	0x40023800
 8004668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800466c:	4b1f      	ldr	r3, [pc, #124]	@ (80046ec <HAL_RCC_OscConfig+0x558>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d030      	beq.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004684:	429a      	cmp	r2, r3
 8004686:	d129      	bne.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004692:	429a      	cmp	r2, r3
 8004694:	d122      	bne.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800469c:	4013      	ands	r3, r2
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d119      	bne.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	3b01      	subs	r3, #1
 80046b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d10f      	bne.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d107      	bne.n	80046dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046d8:	429a      	cmp	r2, r3
 80046da:	d001      	beq.n	80046e0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3718      	adds	r7, #24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40023800 	.word	0x40023800

080046f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0d0      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004708:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 030f 	and.w	r3, r3, #15
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	d910      	bls.n	8004738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004716:	4b67      	ldr	r3, [pc, #412]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f023 020f 	bic.w	r2, r3, #15
 800471e:	4965      	ldr	r1, [pc, #404]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	4313      	orrs	r3, r2
 8004724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004726:	4b63      	ldr	r3, [pc, #396]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d001      	beq.n	8004738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e0b8      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d020      	beq.n	8004786 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0304 	and.w	r3, r3, #4
 800474c:	2b00      	cmp	r3, #0
 800474e:	d005      	beq.n	800475c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004750:	4b59      	ldr	r3, [pc, #356]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	4a58      	ldr	r2, [pc, #352]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004756:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800475a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0308 	and.w	r3, r3, #8
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004768:	4b53      	ldr	r3, [pc, #332]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	4a52      	ldr	r2, [pc, #328]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800476e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004772:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004774:	4b50      	ldr	r3, [pc, #320]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	494d      	ldr	r1, [pc, #308]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004782:	4313      	orrs	r3, r2
 8004784:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d040      	beq.n	8004814 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d107      	bne.n	80047aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479a:	4b47      	ldr	r3, [pc, #284]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d115      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e07f      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d107      	bne.n	80047c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047b2:	4b41      	ldr	r3, [pc, #260]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e073      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c2:	4b3d      	ldr	r3, [pc, #244]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e06b      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047d2:	4b39      	ldr	r3, [pc, #228]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f023 0203 	bic.w	r2, r3, #3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	4936      	ldr	r1, [pc, #216]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047e4:	f7fd f9c8 	bl	8001b78 <HAL_GetTick>
 80047e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ec:	f7fd f9c4 	bl	8001b78 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e053      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004802:	4b2d      	ldr	r3, [pc, #180]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 020c 	and.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	429a      	cmp	r2, r3
 8004812:	d1eb      	bne.n	80047ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004814:	4b27      	ldr	r3, [pc, #156]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 030f 	and.w	r3, r3, #15
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d210      	bcs.n	8004844 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004822:	4b24      	ldr	r3, [pc, #144]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 020f 	bic.w	r2, r3, #15
 800482a:	4922      	ldr	r1, [pc, #136]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004832:	4b20      	ldr	r3, [pc, #128]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d001      	beq.n	8004844 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e032      	b.n	80048aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0304 	and.w	r3, r3, #4
 800484c:	2b00      	cmp	r3, #0
 800484e:	d008      	beq.n	8004862 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004850:	4b19      	ldr	r3, [pc, #100]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	4916      	ldr	r1, [pc, #88]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800485e:	4313      	orrs	r3, r2
 8004860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b00      	cmp	r3, #0
 800486c:	d009      	beq.n	8004882 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800486e:	4b12      	ldr	r3, [pc, #72]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	490e      	ldr	r1, [pc, #56]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800487e:	4313      	orrs	r3, r2
 8004880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004882:	f000 f821 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 8004886:	4602      	mov	r2, r0
 8004888:	4b0b      	ldr	r3, [pc, #44]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c8>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	091b      	lsrs	r3, r3, #4
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	490a      	ldr	r1, [pc, #40]	@ (80048bc <HAL_RCC_ClockConfig+0x1cc>)
 8004894:	5ccb      	ldrb	r3, [r1, r3]
 8004896:	fa22 f303 	lsr.w	r3, r2, r3
 800489a:	4a09      	ldr	r2, [pc, #36]	@ (80048c0 <HAL_RCC_ClockConfig+0x1d0>)
 800489c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800489e:	4b09      	ldr	r3, [pc, #36]	@ (80048c4 <HAL_RCC_ClockConfig+0x1d4>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fc fe90 	bl	80015c8 <HAL_InitTick>

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40023c00 	.word	0x40023c00
 80048b8:	40023800 	.word	0x40023800
 80048bc:	0801b0a4 	.word	0x0801b0a4
 80048c0:	20000000 	.word	0x20000000
 80048c4:	20000004 	.word	0x20000004

080048c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048cc:	b090      	sub	sp, #64	@ 0x40
 80048ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80048d0:	2300      	movs	r3, #0
 80048d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80048d4:	2300      	movs	r3, #0
 80048d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d8:	2300      	movs	r3, #0
 80048da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048e0:	4b59      	ldr	r3, [pc, #356]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d00d      	beq.n	8004908 <HAL_RCC_GetSysClockFreq+0x40>
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	f200 80a1 	bhi.w	8004a34 <HAL_RCC_GetSysClockFreq+0x16c>
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <HAL_RCC_GetSysClockFreq+0x34>
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d003      	beq.n	8004902 <HAL_RCC_GetSysClockFreq+0x3a>
 80048fa:	e09b      	b.n	8004a34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048fc:	4b53      	ldr	r3, [pc, #332]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x184>)
 80048fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004900:	e09b      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004902:	4b53      	ldr	r3, [pc, #332]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004904:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004906:	e098      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004908:	4b4f      	ldr	r3, [pc, #316]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004910:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004912:	4b4d      	ldr	r3, [pc, #308]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d028      	beq.n	8004970 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800491e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	099b      	lsrs	r3, r3, #6
 8004924:	2200      	movs	r2, #0
 8004926:	623b      	str	r3, [r7, #32]
 8004928:	627a      	str	r2, [r7, #36]	@ 0x24
 800492a:	6a3b      	ldr	r3, [r7, #32]
 800492c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004930:	2100      	movs	r1, #0
 8004932:	4b47      	ldr	r3, [pc, #284]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004934:	fb03 f201 	mul.w	r2, r3, r1
 8004938:	2300      	movs	r3, #0
 800493a:	fb00 f303 	mul.w	r3, r0, r3
 800493e:	4413      	add	r3, r2
 8004940:	4a43      	ldr	r2, [pc, #268]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004942:	fba0 1202 	umull	r1, r2, r0, r2
 8004946:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004948:	460a      	mov	r2, r1
 800494a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800494c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800494e:	4413      	add	r3, r2
 8004950:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004954:	2200      	movs	r2, #0
 8004956:	61bb      	str	r3, [r7, #24]
 8004958:	61fa      	str	r2, [r7, #28]
 800495a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800495e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004962:	f7fb fd15 	bl	8000390 <__aeabi_uldivmod>
 8004966:	4602      	mov	r2, r0
 8004968:	460b      	mov	r3, r1
 800496a:	4613      	mov	r3, r2
 800496c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800496e:	e053      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004970:	4b35      	ldr	r3, [pc, #212]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	099b      	lsrs	r3, r3, #6
 8004976:	2200      	movs	r2, #0
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	617a      	str	r2, [r7, #20]
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004982:	f04f 0b00 	mov.w	fp, #0
 8004986:	4652      	mov	r2, sl
 8004988:	465b      	mov	r3, fp
 800498a:	f04f 0000 	mov.w	r0, #0
 800498e:	f04f 0100 	mov.w	r1, #0
 8004992:	0159      	lsls	r1, r3, #5
 8004994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004998:	0150      	lsls	r0, r2, #5
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	ebb2 080a 	subs.w	r8, r2, sl
 80049a2:	eb63 090b 	sbc.w	r9, r3, fp
 80049a6:	f04f 0200 	mov.w	r2, #0
 80049aa:	f04f 0300 	mov.w	r3, #0
 80049ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80049b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80049b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80049ba:	ebb2 0408 	subs.w	r4, r2, r8
 80049be:	eb63 0509 	sbc.w	r5, r3, r9
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	f04f 0300 	mov.w	r3, #0
 80049ca:	00eb      	lsls	r3, r5, #3
 80049cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049d0:	00e2      	lsls	r2, r4, #3
 80049d2:	4614      	mov	r4, r2
 80049d4:	461d      	mov	r5, r3
 80049d6:	eb14 030a 	adds.w	r3, r4, sl
 80049da:	603b      	str	r3, [r7, #0]
 80049dc:	eb45 030b 	adc.w	r3, r5, fp
 80049e0:	607b      	str	r3, [r7, #4]
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049ee:	4629      	mov	r1, r5
 80049f0:	028b      	lsls	r3, r1, #10
 80049f2:	4621      	mov	r1, r4
 80049f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049f8:	4621      	mov	r1, r4
 80049fa:	028a      	lsls	r2, r1, #10
 80049fc:	4610      	mov	r0, r2
 80049fe:	4619      	mov	r1, r3
 8004a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a02:	2200      	movs	r2, #0
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	60fa      	str	r2, [r7, #12]
 8004a08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a0c:	f7fb fcc0 	bl	8000390 <__aeabi_uldivmod>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4613      	mov	r3, r2
 8004a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a18:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	0c1b      	lsrs	r3, r3, #16
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	3301      	adds	r3, #1
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a32:	e002      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a34:	4b05      	ldr	r3, [pc, #20]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0x184>)
 8004a36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3740      	adds	r7, #64	@ 0x40
 8004a40:	46bd      	mov	sp, r7
 8004a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	00f42400 	.word	0x00f42400
 8004a50:	017d7840 	.word	0x017d7840

08004a54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a58:	4b03      	ldr	r3, [pc, #12]	@ (8004a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000000 	.word	0x20000000

08004a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a70:	f7ff fff0 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004a74:	4602      	mov	r2, r0
 8004a76:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	0a9b      	lsrs	r3, r3, #10
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	4903      	ldr	r1, [pc, #12]	@ (8004a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a82:	5ccb      	ldrb	r3, [r1, r3]
 8004a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	0801b0b4 	.word	0x0801b0b4

08004a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a98:	f7ff ffdc 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	4b05      	ldr	r3, [pc, #20]	@ (8004ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	0b5b      	lsrs	r3, r3, #13
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	4903      	ldr	r1, [pc, #12]	@ (8004ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aaa:	5ccb      	ldrb	r3, [r1, r3]
 8004aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	0801b0b4 	.word	0x0801b0b4

08004abc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	220f      	movs	r2, #15
 8004aca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004acc:	4b12      	ldr	r3, [pc, #72]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 0203 	and.w	r2, r3, #3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004af0:	4b09      	ldr	r3, [pc, #36]	@ (8004b18 <HAL_RCC_GetClockConfig+0x5c>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	08db      	lsrs	r3, r3, #3
 8004af6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004afe:	4b07      	ldr	r3, [pc, #28]	@ (8004b1c <HAL_RCC_GetClockConfig+0x60>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 020f 	and.w	r2, r3, #15
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	601a      	str	r2, [r3, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	40023c00 	.word	0x40023c00

08004b20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d012      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b48:	4b69      	ldr	r3, [pc, #420]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	4a68      	ldr	r2, [pc, #416]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b4e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b52:	6093      	str	r3, [r2, #8]
 8004b54:	4b66      	ldr	r3, [pc, #408]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5c:	4964      	ldr	r1, [pc, #400]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d017      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b7a:	4b5d      	ldr	r3, [pc, #372]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b80:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b88:	4959      	ldr	r1, [pc, #356]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b98:	d101      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d017      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004bb6:	4b4e      	ldr	r3, [pc, #312]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bbc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	494a      	ldr	r1, [pc, #296]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bd4:	d101      	bne.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004be2:	2301      	movs	r3, #1
 8004be4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0320 	and.w	r3, r3, #32
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 808b 	beq.w	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c04:	4b3a      	ldr	r3, [pc, #232]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	4a39      	ldr	r2, [pc, #228]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c10:	4b37      	ldr	r3, [pc, #220]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c18:	60bb      	str	r3, [r7, #8]
 8004c1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c1c:	4b35      	ldr	r3, [pc, #212]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a34      	ldr	r2, [pc, #208]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c28:	f7fc ffa6 	bl	8001b78 <HAL_GetTick>
 8004c2c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c30:	f7fc ffa2 	bl	8001b78 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b64      	cmp	r3, #100	@ 0x64
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e38f      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c42:	4b2c      	ldr	r3, [pc, #176]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f0      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c4e:	4b28      	ldr	r3, [pc, #160]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c56:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d035      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d02e      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c6c:	4b20      	ldr	r3, [pc, #128]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c74:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c76:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c80:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c82:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c86:	4a1a      	ldr	r2, [pc, #104]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c8c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c8e:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c94:	4b16      	ldr	r3, [pc, #88]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d114      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca0:	f7fc ff6a 	bl	8001b78 <HAL_GetTick>
 8004ca4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca6:	e00a      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fc ff66 	bl	8001b78 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e351      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0ee      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cd6:	d111      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004cd8:	4b05      	ldr	r3, [pc, #20]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004ce4:	4b04      	ldr	r3, [pc, #16]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ce6:	400b      	ands	r3, r1
 8004ce8:	4901      	ldr	r1, [pc, #4]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	608b      	str	r3, [r1, #8]
 8004cee:	e00b      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004cf0:	40023800 	.word	0x40023800
 8004cf4:	40007000 	.word	0x40007000
 8004cf8:	0ffffcff 	.word	0x0ffffcff
 8004cfc:	4bac      	ldr	r3, [pc, #688]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	4aab      	ldr	r2, [pc, #684]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d02:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004d06:	6093      	str	r3, [r2, #8]
 8004d08:	4ba9      	ldr	r3, [pc, #676]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d14:	49a6      	ldr	r1, [pc, #664]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0310 	and.w	r3, r3, #16
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d010      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d26:	4ba2      	ldr	r3, [pc, #648]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d2c:	4aa0      	ldr	r2, [pc, #640]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d36:	4b9e      	ldr	r3, [pc, #632]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d38:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d40:	499b      	ldr	r1, [pc, #620]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00a      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d54:	4b96      	ldr	r3, [pc, #600]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d62:	4993      	ldr	r1, [pc, #588]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d76:	4b8e      	ldr	r3, [pc, #568]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d84:	498a      	ldr	r1, [pc, #552]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00a      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d98:	4b85      	ldr	r3, [pc, #532]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004da6:	4982      	ldr	r1, [pc, #520]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00a      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004dba:	4b7d      	ldr	r3, [pc, #500]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc8:	4979      	ldr	r1, [pc, #484]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00a      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ddc:	4b74      	ldr	r3, [pc, #464]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de2:	f023 0203 	bic.w	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	4971      	ldr	r1, [pc, #452]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00a      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004dfe:	4b6c      	ldr	r3, [pc, #432]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e04:	f023 020c 	bic.w	r2, r3, #12
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e0c:	4968      	ldr	r1, [pc, #416]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00a      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e20:	4b63      	ldr	r3, [pc, #396]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e26:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e2e:	4960      	ldr	r1, [pc, #384]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00a      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e42:	4b5b      	ldr	r3, [pc, #364]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e48:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e50:	4957      	ldr	r1, [pc, #348]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00a      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e64:	4b52      	ldr	r3, [pc, #328]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e6a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e72:	494f      	ldr	r1, [pc, #316]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00a      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e86:	4b4a      	ldr	r3, [pc, #296]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e94:	4946      	ldr	r1, [pc, #280]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00a      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004ea8:	4b41      	ldr	r3, [pc, #260]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb6:	493e      	ldr	r1, [pc, #248]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00a      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004eca:	4b39      	ldr	r3, [pc, #228]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ed8:	4935      	ldr	r1, [pc, #212]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004eec:	4b30      	ldr	r3, [pc, #192]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004efa:	492d      	ldr	r1, [pc, #180]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d011      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004f0e:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f14:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f1c:	4924      	ldr	r1, [pc, #144]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f2c:	d101      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00a      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f4e:	4b18      	ldr	r3, [pc, #96]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f54:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f5c:	4914      	ldr	r1, [pc, #80]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00b      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f70:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f76:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f80:	490b      	ldr	r1, [pc, #44]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00f      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004f94:	4b06      	ldr	r3, [pc, #24]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f9a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fa4:	4902      	ldr	r1, [pc, #8]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004fac:	e002      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004fae:	bf00      	nop
 8004fb0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00b      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004fc0:	4b8a      	ldr	r3, [pc, #552]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fc6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd0:	4986      	ldr	r1, [pc, #536]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004fe4:	4b81      	ldr	r3, [pc, #516]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ff4:	497d      	ldr	r1, [pc, #500]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d006      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 80d6 	beq.w	80051bc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005010:	4b76      	ldr	r3, [pc, #472]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a75      	ldr	r2, [pc, #468]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005016:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800501a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501c:	f7fc fdac 	bl	8001b78 <HAL_GetTick>
 8005020:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005024:	f7fc fda8 	bl	8001b78 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b64      	cmp	r3, #100	@ 0x64
 8005030:	d901      	bls.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e195      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005036:	4b6d      	ldr	r3, [pc, #436]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f0      	bne.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d021      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005052:	2b00      	cmp	r3, #0
 8005054:	d11d      	bne.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005056:	4b65      	ldr	r3, [pc, #404]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005058:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800505c:	0c1b      	lsrs	r3, r3, #16
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005064:	4b61      	ldr	r3, [pc, #388]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800506a:	0e1b      	lsrs	r3, r3, #24
 800506c:	f003 030f 	and.w	r3, r3, #15
 8005070:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	019a      	lsls	r2, r3, #6
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	041b      	lsls	r3, r3, #16
 800507c:	431a      	orrs	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	061b      	lsls	r3, r3, #24
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	071b      	lsls	r3, r3, #28
 800508a:	4958      	ldr	r1, [pc, #352]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d004      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050a6:	d00a      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d02e      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050bc:	d129      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80050be:	4b4b      	ldr	r3, [pc, #300]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050c4:	0c1b      	lsrs	r3, r3, #16
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050cc:	4b47      	ldr	r3, [pc, #284]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050d2:	0f1b      	lsrs	r3, r3, #28
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	019a      	lsls	r2, r3, #6
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	041b      	lsls	r3, r3, #16
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	431a      	orrs	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	071b      	lsls	r3, r3, #28
 80050f2:	493e      	ldr	r1, [pc, #248]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80050fa:	4b3c      	ldr	r3, [pc, #240]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005100:	f023 021f 	bic.w	r2, r3, #31
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	3b01      	subs	r3, #1
 800510a:	4938      	ldr	r1, [pc, #224]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d01d      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800511e:	4b33      	ldr	r3, [pc, #204]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005120:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005124:	0e1b      	lsrs	r3, r3, #24
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800512c:	4b2f      	ldr	r3, [pc, #188]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800512e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005132:	0f1b      	lsrs	r3, r3, #28
 8005134:	f003 0307 	and.w	r3, r3, #7
 8005138:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	019a      	lsls	r2, r3, #6
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	041b      	lsls	r3, r3, #16
 8005146:	431a      	orrs	r2, r3
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	061b      	lsls	r3, r3, #24
 800514c:	431a      	orrs	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	071b      	lsls	r3, r3, #28
 8005152:	4926      	ldr	r1, [pc, #152]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005154:	4313      	orrs	r3, r2
 8005156:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d011      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	019a      	lsls	r2, r3, #6
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	041b      	lsls	r3, r3, #16
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	061b      	lsls	r3, r3, #24
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	071b      	lsls	r3, r3, #28
 8005182:	491a      	ldr	r1, [pc, #104]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005184:	4313      	orrs	r3, r2
 8005186:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800518a:	4b18      	ldr	r3, [pc, #96]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a17      	ldr	r2, [pc, #92]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005190:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005194:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005196:	f7fc fcef 	bl	8001b78 <HAL_GetTick>
 800519a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800519c:	e008      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800519e:	f7fc fceb 	bl	8001b78 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b64      	cmp	r3, #100	@ 0x64
 80051aa:	d901      	bls.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e0d8      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051b0:	4b0e      	ldr	r3, [pc, #56]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	f040 80ce 	bne.w	8005360 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80051c4:	4b09      	ldr	r3, [pc, #36]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a08      	ldr	r2, [pc, #32]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d0:	f7fc fcd2 	bl	8001b78 <HAL_GetTick>
 80051d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80051d6:	e00b      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80051d8:	f7fc fcce 	bl	8001b78 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b64      	cmp	r3, #100	@ 0x64
 80051e4:	d904      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e0bb      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80051ea:	bf00      	nop
 80051ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80051f0:	4b5e      	ldr	r3, [pc, #376]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051fc:	d0ec      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800520e:	2b00      	cmp	r3, #0
 8005210:	d009      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800521a:	2b00      	cmp	r3, #0
 800521c:	d02e      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005222:	2b00      	cmp	r3, #0
 8005224:	d12a      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005226:	4b51      	ldr	r3, [pc, #324]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522c:	0c1b      	lsrs	r3, r3, #16
 800522e:	f003 0303 	and.w	r3, r3, #3
 8005232:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005234:	4b4d      	ldr	r3, [pc, #308]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523a:	0f1b      	lsrs	r3, r3, #28
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	019a      	lsls	r2, r3, #6
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	041b      	lsls	r3, r3, #16
 800524c:	431a      	orrs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	061b      	lsls	r3, r3, #24
 8005254:	431a      	orrs	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	071b      	lsls	r3, r3, #28
 800525a:	4944      	ldr	r1, [pc, #272]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800525c:	4313      	orrs	r3, r2
 800525e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005262:	4b42      	ldr	r3, [pc, #264]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005268:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005270:	3b01      	subs	r3, #1
 8005272:	021b      	lsls	r3, r3, #8
 8005274:	493d      	ldr	r1, [pc, #244]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d022      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800528c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005290:	d11d      	bne.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005292:	4b36      	ldr	r3, [pc, #216]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005298:	0e1b      	lsrs	r3, r3, #24
 800529a:	f003 030f 	and.w	r3, r3, #15
 800529e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052a0:	4b32      	ldr	r3, [pc, #200]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a6:	0f1b      	lsrs	r3, r3, #28
 80052a8:	f003 0307 	and.w	r3, r3, #7
 80052ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	019a      	lsls	r2, r3, #6
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a1b      	ldr	r3, [r3, #32]
 80052b8:	041b      	lsls	r3, r3, #16
 80052ba:	431a      	orrs	r2, r3
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	061b      	lsls	r3, r3, #24
 80052c0:	431a      	orrs	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	071b      	lsls	r3, r3, #28
 80052c6:	4929      	ldr	r1, [pc, #164]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d028      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80052da:	4b24      	ldr	r3, [pc, #144]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e0:	0e1b      	lsrs	r3, r3, #24
 80052e2:	f003 030f 	and.w	r3, r3, #15
 80052e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80052e8:	4b20      	ldr	r3, [pc, #128]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	0c1b      	lsrs	r3, r3, #16
 80052f0:	f003 0303 	and.w	r3, r3, #3
 80052f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	019a      	lsls	r2, r3, #6
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	041b      	lsls	r3, r3, #16
 8005300:	431a      	orrs	r2, r3
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	061b      	lsls	r3, r3, #24
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	071b      	lsls	r3, r3, #28
 800530e:	4917      	ldr	r1, [pc, #92]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005310:	4313      	orrs	r3, r2
 8005312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005316:	4b15      	ldr	r3, [pc, #84]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800531c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005324:	4911      	ldr	r1, [pc, #68]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800532c:	4b0f      	ldr	r3, [pc, #60]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a0e      	ldr	r2, [pc, #56]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005332:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005336:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005338:	f7fc fc1e 	bl	8001b78 <HAL_GetTick>
 800533c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800533e:	e008      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005340:	f7fc fc1a 	bl	8001b78 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b64      	cmp	r3, #100	@ 0x64
 800534c:	d901      	bls.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e007      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005352:	4b06      	ldr	r3, [pc, #24]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800535a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800535e:	d1ef      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40023800 	.word	0x40023800

08005370 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e071      	b.n	8005466 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	7f5b      	ldrb	r3, [r3, #29]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d105      	bne.n	8005398 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7fc f86c 	bl	8001470 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0310 	and.w	r3, r3, #16
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d053      	beq.n	8005454 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	22ca      	movs	r2, #202	@ 0xca
 80053b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2253      	movs	r2, #83	@ 0x53
 80053ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f99d 	bl	80056fc <RTC_EnterInitMode>
 80053c2:	4603      	mov	r3, r0
 80053c4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80053c6:	7bfb      	ldrb	r3, [r7, #15]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d12a      	bne.n	8005422 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6899      	ldr	r1, [r3, #8]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	4b26      	ldr	r3, [pc, #152]	@ (8005470 <HAL_RTC_Init+0x100>)
 80053d8:	400b      	ands	r3, r1
 80053da:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6899      	ldr	r1, [r3, #8]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	431a      	orrs	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	68d2      	ldr	r2, [r2, #12]
 8005402:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6919      	ldr	r1, [r3, #16]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	041a      	lsls	r2, r3, #16
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f9a6 	bl	800576a <RTC_ExitInitMode>
 800541e:	4603      	mov	r3, r0
 8005420:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d110      	bne.n	800544a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0208 	bic.w	r2, r2, #8
 8005436:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	22ff      	movs	r2, #255	@ 0xff
 8005450:	625a      	str	r2, [r3, #36]	@ 0x24
 8005452:	e001      	b.n	8005458 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005458:	7bfb      	ldrb	r3, [r7, #15]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d102      	bne.n	8005464 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005464:	7bfb      	ldrb	r3, [r7, #15]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	ff8fffbf 	.word	0xff8fffbf

08005474 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005474:	b590      	push	{r4, r7, lr}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	7f1b      	ldrb	r3, [r3, #28]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d101      	bne.n	8005490 <HAL_RTC_SetTime+0x1c>
 800548c:	2302      	movs	r3, #2
 800548e:	e085      	b.n	800559c <HAL_RTC_SetTime+0x128>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2201      	movs	r2, #1
 8005494:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2202      	movs	r2, #2
 800549a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d126      	bne.n	80054f0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2200      	movs	r2, #0
 80054b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 f97a 	bl	80057b4 <RTC_ByteToBcd2>
 80054c0:	4603      	mov	r3, r0
 80054c2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	785b      	ldrb	r3, [r3, #1]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 f973 	bl	80057b4 <RTC_ByteToBcd2>
 80054ce:	4603      	mov	r3, r0
 80054d0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80054d2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	789b      	ldrb	r3, [r3, #2]
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 f96b 	bl	80057b4 <RTC_ByteToBcd2>
 80054de:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80054e0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	78db      	ldrb	r3, [r3, #3]
 80054e8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80054ea:	4313      	orrs	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]
 80054ee:	e018      	b.n	8005522 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2200      	movs	r2, #0
 8005502:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	785b      	ldrb	r3, [r3, #1]
 800550e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005510:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005516:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	78db      	ldrb	r3, [r3, #3]
 800551c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	22ca      	movs	r2, #202	@ 0xca
 8005528:	625a      	str	r2, [r3, #36]	@ 0x24
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2253      	movs	r2, #83	@ 0x53
 8005530:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 f8e2 	bl	80056fc <RTC_EnterInitMode>
 8005538:	4603      	mov	r3, r0
 800553a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800553c:	7cfb      	ldrb	r3, [r7, #19]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d11e      	bne.n	8005580 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	6979      	ldr	r1, [r7, #20]
 8005548:	4b16      	ldr	r3, [pc, #88]	@ (80055a4 <HAL_RTC_SetTime+0x130>)
 800554a:	400b      	ands	r3, r1
 800554c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800555c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	6899      	ldr	r1, [r3, #8]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	431a      	orrs	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 f8f7 	bl	800576a <RTC_ExitInitMode>
 800557c:	4603      	mov	r3, r0
 800557e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005580:	7cfb      	ldrb	r3, [r7, #19]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d102      	bne.n	800558c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	22ff      	movs	r2, #255	@ 0xff
 8005592:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	771a      	strb	r2, [r3, #28]

  return status;
 800559a:	7cfb      	ldrb	r3, [r7, #19]
}
 800559c:	4618      	mov	r0, r3
 800559e:	371c      	adds	r7, #28
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd90      	pop	{r4, r7, pc}
 80055a4:	007f7f7f 	.word	0x007f7f7f

080055a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80055a8:	b590      	push	{r4, r7, lr}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	7f1b      	ldrb	r3, [r3, #28]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_RTC_SetDate+0x1c>
 80055c0:	2302      	movs	r3, #2
 80055c2:	e06f      	b.n	80056a4 <HAL_RTC_SetDate+0xfc>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2201      	movs	r2, #1
 80055c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2202      	movs	r2, #2
 80055ce:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10e      	bne.n	80055f4 <HAL_RTC_SetDate+0x4c>
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	785b      	ldrb	r3, [r3, #1]
 80055da:	f003 0310 	and.w	r3, r3, #16
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	785b      	ldrb	r3, [r3, #1]
 80055e6:	f023 0310 	bic.w	r3, r3, #16
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	330a      	adds	r3, #10
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d11c      	bne.n	8005634 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	78db      	ldrb	r3, [r3, #3]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 f8d8 	bl	80057b4 <RTC_ByteToBcd2>
 8005604:	4603      	mov	r3, r0
 8005606:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	785b      	ldrb	r3, [r3, #1]
 800560c:	4618      	mov	r0, r3
 800560e:	f000 f8d1 	bl	80057b4 <RTC_ByteToBcd2>
 8005612:	4603      	mov	r3, r0
 8005614:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005616:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	789b      	ldrb	r3, [r3, #2]
 800561c:	4618      	mov	r0, r3
 800561e:	f000 f8c9 	bl	80057b4 <RTC_ByteToBcd2>
 8005622:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005624:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	e00e      	b.n	8005652 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	78db      	ldrb	r3, [r3, #3]
 8005638:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	785b      	ldrb	r3, [r3, #1]
 800563e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005640:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005646:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800564e:	4313      	orrs	r3, r2
 8005650:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	22ca      	movs	r2, #202	@ 0xca
 8005658:	625a      	str	r2, [r3, #36]	@ 0x24
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2253      	movs	r2, #83	@ 0x53
 8005660:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 f84a 	bl	80056fc <RTC_EnterInitMode>
 8005668:	4603      	mov	r3, r0
 800566a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800566c:	7cfb      	ldrb	r3, [r7, #19]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10a      	bne.n	8005688 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	6979      	ldr	r1, [r7, #20]
 8005678:	4b0c      	ldr	r3, [pc, #48]	@ (80056ac <HAL_RTC_SetDate+0x104>)
 800567a:	400b      	ands	r3, r1
 800567c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 f873 	bl	800576a <RTC_ExitInitMode>
 8005684:	4603      	mov	r3, r0
 8005686:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005688:	7cfb      	ldrb	r3, [r7, #19]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d102      	bne.n	8005694 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2201      	movs	r2, #1
 8005692:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	22ff      	movs	r2, #255	@ 0xff
 800569a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	771a      	strb	r2, [r3, #28]

  return status;
 80056a2:	7cfb      	ldrb	r3, [r7, #19]
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd90      	pop	{r4, r7, pc}
 80056ac:	00ffff3f 	.word	0x00ffff3f

080056b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a0d      	ldr	r2, [pc, #52]	@ (80056f8 <HAL_RTC_WaitForSynchro+0x48>)
 80056c2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056c4:	f7fc fa58 	bl	8001b78 <HAL_GetTick>
 80056c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80056ca:	e009      	b.n	80056e0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80056cc:	f7fc fa54 	bl	8001b78 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80056da:	d901      	bls.n	80056e0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e007      	b.n	80056f0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0ee      	beq.n	80056cc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	0001ff5f 	.word	0x0001ff5f

080056fc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005708:	2300      	movs	r3, #0
 800570a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005716:	2b00      	cmp	r3, #0
 8005718:	d122      	bne.n	8005760 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005728:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800572a:	f7fc fa25 	bl	8001b78 <HAL_GetTick>
 800572e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005730:	e00c      	b.n	800574c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005732:	f7fc fa21 	bl	8001b78 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005740:	d904      	bls.n	800574c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2204      	movs	r2, #4
 8005746:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005756:	2b00      	cmp	r3, #0
 8005758:	d102      	bne.n	8005760 <RTC_EnterInitMode+0x64>
 800575a:	7bfb      	ldrb	r3, [r7, #15]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d1e8      	bne.n	8005732 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b084      	sub	sp, #16
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005784:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 0320 	and.w	r3, r3, #32
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10a      	bne.n	80057aa <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff ff8b 	bl	80056b0 <HAL_RTC_WaitForSynchro>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d004      	beq.n	80057aa <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2204      	movs	r2, #4
 80057a4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	4603      	mov	r3, r0
 80057bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80057be:	2300      	movs	r3, #0
 80057c0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80057c2:	e005      	b.n	80057d0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	3301      	adds	r3, #1
 80057c8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	3b0a      	subs	r3, #10
 80057ce:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80057d0:	79fb      	ldrb	r3, [r7, #7]
 80057d2:	2b09      	cmp	r3, #9
 80057d4:	d8f6      	bhi.n	80057c4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	79fb      	ldrb	r3, [r7, #7]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	b2db      	uxtb	r3, r3
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b082      	sub	sp, #8
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d101      	bne.n	8005802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e049      	b.n	8005896 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005808:	b2db      	uxtb	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d106      	bne.n	800581c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fb fe58 	bl	80014cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3304      	adds	r3, #4
 800582c:	4619      	mov	r1, r3
 800582e:	4610      	mov	r0, r2
 8005830:	f000 faa8 	bl	8005d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3708      	adds	r7, #8
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
	...

080058a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d001      	beq.n	80058b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e054      	b.n	8005962 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2202      	movs	r2, #2
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0201 	orr.w	r2, r2, #1
 80058ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a26      	ldr	r2, [pc, #152]	@ (8005970 <HAL_TIM_Base_Start_IT+0xd0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d022      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e2:	d01d      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a22      	ldr	r2, [pc, #136]	@ (8005974 <HAL_TIM_Base_Start_IT+0xd4>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d018      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a21      	ldr	r2, [pc, #132]	@ (8005978 <HAL_TIM_Base_Start_IT+0xd8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d013      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a1f      	ldr	r2, [pc, #124]	@ (800597c <HAL_TIM_Base_Start_IT+0xdc>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d00e      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a1e      	ldr	r2, [pc, #120]	@ (8005980 <HAL_TIM_Base_Start_IT+0xe0>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d009      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a1c      	ldr	r2, [pc, #112]	@ (8005984 <HAL_TIM_Base_Start_IT+0xe4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d004      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x80>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a1b      	ldr	r2, [pc, #108]	@ (8005988 <HAL_TIM_Base_Start_IT+0xe8>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d115      	bne.n	800594c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	689a      	ldr	r2, [r3, #8]
 8005926:	4b19      	ldr	r3, [pc, #100]	@ (800598c <HAL_TIM_Base_Start_IT+0xec>)
 8005928:	4013      	ands	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2b06      	cmp	r3, #6
 8005930:	d015      	beq.n	800595e <HAL_TIM_Base_Start_IT+0xbe>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005938:	d011      	beq.n	800595e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f042 0201 	orr.w	r2, r2, #1
 8005948:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800594a:	e008      	b.n	800595e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0201 	orr.w	r2, r2, #1
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	e000      	b.n	8005960 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	40010000 	.word	0x40010000
 8005974:	40000400 	.word	0x40000400
 8005978:	40000800 	.word	0x40000800
 800597c:	40000c00 	.word	0x40000c00
 8005980:	40010400 	.word	0x40010400
 8005984:	40014000 	.word	0x40014000
 8005988:	40001800 	.word	0x40001800
 800598c:	00010007 	.word	0x00010007

08005990 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d020      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01b      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f06f 0202 	mvn.w	r2, #2
 80059c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	f003 0303 	and.w	r3, r3, #3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f9b4 	bl	8005d48 <HAL_TIM_IC_CaptureCallback>
 80059e0:	e005      	b.n	80059ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f9a6 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f9b7 	bl	8005d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d020      	beq.n	8005a40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01b      	beq.n	8005a40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0204 	mvn.w	r2, #4
 8005a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2202      	movs	r2, #2
 8005a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f98e 	bl	8005d48 <HAL_TIM_IC_CaptureCallback>
 8005a2c:	e005      	b.n	8005a3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f980 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f991 	bl	8005d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0308 	and.w	r3, r3, #8
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d020      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d01b      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0208 	mvn.w	r2, #8
 8005a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2204      	movs	r2, #4
 8005a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	f003 0303 	and.w	r3, r3, #3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f968 	bl	8005d48 <HAL_TIM_IC_CaptureCallback>
 8005a78:	e005      	b.n	8005a86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f95a 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f96b 	bl	8005d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 0310 	and.w	r3, r3, #16
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d020      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01b      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f06f 0210 	mvn.w	r2, #16
 8005aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2208      	movs	r2, #8
 8005aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f942 	bl	8005d48 <HAL_TIM_IC_CaptureCallback>
 8005ac4:	e005      	b.n	8005ad2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f934 	bl	8005d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f945 	bl	8005d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00c      	beq.n	8005afc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d007      	beq.n	8005afc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f06f 0201 	mvn.w	r2, #1
 8005af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7fb fc08 	bl	800130c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d104      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00c      	beq.n	8005b2a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d007      	beq.n	8005b2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 fb05 	bl	8006134 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00c      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d007      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 fafd 	bl	8006148 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00c      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d007      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f8ff 	bl	8005d70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f003 0320 	and.w	r3, r3, #32
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00c      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f06f 0220 	mvn.w	r2, #32
 8005b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fac5 	bl	8006120 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b96:	bf00      	nop
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005baa:	2300      	movs	r3, #0
 8005bac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <HAL_TIM_ConfigClockSource+0x1c>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e0b4      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x186>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	4b56      	ldr	r3, [pc, #344]	@ (8005d30 <HAL_TIM_ConfigClockSource+0x190>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005be2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bf4:	d03e      	beq.n	8005c74 <HAL_TIM_ConfigClockSource+0xd4>
 8005bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bfa:	f200 8087 	bhi.w	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c02:	f000 8086 	beq.w	8005d12 <HAL_TIM_ConfigClockSource+0x172>
 8005c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c0a:	d87f      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c0c:	2b70      	cmp	r3, #112	@ 0x70
 8005c0e:	d01a      	beq.n	8005c46 <HAL_TIM_ConfigClockSource+0xa6>
 8005c10:	2b70      	cmp	r3, #112	@ 0x70
 8005c12:	d87b      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c14:	2b60      	cmp	r3, #96	@ 0x60
 8005c16:	d050      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x11a>
 8005c18:	2b60      	cmp	r3, #96	@ 0x60
 8005c1a:	d877      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c1c:	2b50      	cmp	r3, #80	@ 0x50
 8005c1e:	d03c      	beq.n	8005c9a <HAL_TIM_ConfigClockSource+0xfa>
 8005c20:	2b50      	cmp	r3, #80	@ 0x50
 8005c22:	d873      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c24:	2b40      	cmp	r3, #64	@ 0x40
 8005c26:	d058      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x13a>
 8005c28:	2b40      	cmp	r3, #64	@ 0x40
 8005c2a:	d86f      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c2c:	2b30      	cmp	r3, #48	@ 0x30
 8005c2e:	d064      	beq.n	8005cfa <HAL_TIM_ConfigClockSource+0x15a>
 8005c30:	2b30      	cmp	r3, #48	@ 0x30
 8005c32:	d86b      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	d060      	beq.n	8005cfa <HAL_TIM_ConfigClockSource+0x15a>
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d867      	bhi.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d05c      	beq.n	8005cfa <HAL_TIM_ConfigClockSource+0x15a>
 8005c40:	2b10      	cmp	r3, #16
 8005c42:	d05a      	beq.n	8005cfa <HAL_TIM_ConfigClockSource+0x15a>
 8005c44:	e062      	b.n	8005d0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c56:	f000 f9b5 	bl	8005fc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	609a      	str	r2, [r3, #8]
      break;
 8005c72:	e04f      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c84:	f000 f99e 	bl	8005fc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689a      	ldr	r2, [r3, #8]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c96:	609a      	str	r2, [r3, #8]
      break;
 8005c98:	e03c      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f000 f912 	bl	8005ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2150      	movs	r1, #80	@ 0x50
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 f96b 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 8005cb8:	e02c      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f000 f931 	bl	8005f2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2160      	movs	r1, #96	@ 0x60
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 f95b 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 8005cd8:	e01c      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f000 f8f2 	bl	8005ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2140      	movs	r1, #64	@ 0x40
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 f94b 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 8005cf8:	e00c      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4619      	mov	r1, r3
 8005d04:	4610      	mov	r0, r2
 8005d06:	f000 f942 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 8005d0a:	e003      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d10:	e000      	b.n	8005d14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3710      	adds	r7, #16
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	fffeff88 	.word	0xfffeff88

08005d34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a43      	ldr	r2, [pc, #268]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d013      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da2:	d00f      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a40      	ldr	r2, [pc, #256]	@ (8005ea8 <TIM_Base_SetConfig+0x124>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00b      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a3f      	ldr	r2, [pc, #252]	@ (8005eac <TIM_Base_SetConfig+0x128>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d007      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a3e      	ldr	r2, [pc, #248]	@ (8005eb0 <TIM_Base_SetConfig+0x12c>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d003      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a3d      	ldr	r2, [pc, #244]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d108      	bne.n	8005dd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a32      	ldr	r2, [pc, #200]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d02b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de4:	d027      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a2f      	ldr	r2, [pc, #188]	@ (8005ea8 <TIM_Base_SetConfig+0x124>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d023      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a2e      	ldr	r2, [pc, #184]	@ (8005eac <TIM_Base_SetConfig+0x128>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d01f      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb0 <TIM_Base_SetConfig+0x12c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d01b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a2c      	ldr	r2, [pc, #176]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d017      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a2b      	ldr	r2, [pc, #172]	@ (8005eb8 <TIM_Base_SetConfig+0x134>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a2a      	ldr	r2, [pc, #168]	@ (8005ebc <TIM_Base_SetConfig+0x138>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00f      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a29      	ldr	r2, [pc, #164]	@ (8005ec0 <TIM_Base_SetConfig+0x13c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d00b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a28      	ldr	r2, [pc, #160]	@ (8005ec4 <TIM_Base_SetConfig+0x140>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d007      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a27      	ldr	r2, [pc, #156]	@ (8005ec8 <TIM_Base_SetConfig+0x144>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d003      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a26      	ldr	r2, [pc, #152]	@ (8005ecc <TIM_Base_SetConfig+0x148>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d108      	bne.n	8005e48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	689a      	ldr	r2, [r3, #8]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a0e      	ldr	r2, [pc, #56]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d003      	beq.n	8005e76 <TIM_Base_SetConfig+0xf2>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a10      	ldr	r2, [pc, #64]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d103      	bne.n	8005e7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	691a      	ldr	r2, [r3, #16]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f043 0204 	orr.w	r2, r3, #4
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	601a      	str	r2, [r3, #0]
}
 8005e96:	bf00      	nop
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40010400 	.word	0x40010400
 8005eb8:	40014000 	.word	0x40014000
 8005ebc:	40014400 	.word	0x40014400
 8005ec0:	40014800 	.word	0x40014800
 8005ec4:	40001800 	.word	0x40001800
 8005ec8:	40001c00 	.word	0x40001c00
 8005ecc:	40002000 	.word	0x40002000

08005ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	f023 0201 	bic.w	r2, r3, #1
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	011b      	lsls	r3, r3, #4
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f023 030a 	bic.w	r3, r3, #10
 8005f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	621a      	str	r2, [r3, #32]
}
 8005f22:	bf00      	nop
 8005f24:	371c      	adds	r7, #28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b087      	sub	sp, #28
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	60f8      	str	r0, [r7, #12]
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	f023 0210 	bic.w	r2, r3, #16
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	699b      	ldr	r3, [r3, #24]
 8005f50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	031b      	lsls	r3, r3, #12
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	011b      	lsls	r3, r3, #4
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	621a      	str	r2, [r3, #32]
}
 8005f82:	bf00      	nop
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	f043 0307 	orr.w	r3, r3, #7
 8005fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	609a      	str	r2, [r3, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	021a      	lsls	r2, r3, #8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	609a      	str	r2, [r3, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	371c      	adds	r7, #28
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006018:	2302      	movs	r3, #2
 800601a:	e06d      	b.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a30      	ldr	r2, [pc, #192]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d004      	beq.n	8006050 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a2f      	ldr	r2, [pc, #188]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d108      	bne.n	8006062 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006056:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006068:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a20      	ldr	r2, [pc, #128]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d022      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800608e:	d01d      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1d      	ldr	r2, [pc, #116]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d018      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1c      	ldr	r2, [pc, #112]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d013      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00e      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a15      	ldr	r2, [pc, #84]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d009      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a16      	ldr	r2, [pc, #88]	@ (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d004      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a15      	ldr	r2, [pc, #84]	@ (800611c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d10c      	bne.n	80060e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	40010000 	.word	0x40010000
 8006108:	40010400 	.word	0x40010400
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40014000 	.word	0x40014000
 800611c:	40001800 	.word	0x40001800

08006120 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e040      	b.n	80061f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006172:	2b00      	cmp	r3, #0
 8006174:	d106      	bne.n	8006184 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7fb f9c2 	bl	8001508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2224      	movs	r2, #36	@ 0x24
 8006188:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0201 	bic.w	r2, r2, #1
 8006198:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d002      	beq.n	80061a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fb16 	bl	80067d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f8af 	bl	800630c <UART_SetConfig>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d101      	bne.n	80061b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e01b      	b.n	80061f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0201 	orr.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fb95 	bl	8006918 <UART_CheckIdleState>
 80061ee:	4603      	mov	r3, r0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b08a      	sub	sp, #40	@ 0x28
 80061fc:	af02      	add	r7, sp, #8
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	603b      	str	r3, [r7, #0]
 8006204:	4613      	mov	r3, r2
 8006206:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800620c:	2b20      	cmp	r3, #32
 800620e:	d177      	bne.n	8006300 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <HAL_UART_Transmit+0x24>
 8006216:	88fb      	ldrh	r3, [r7, #6]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d101      	bne.n	8006220 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e070      	b.n	8006302 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2221      	movs	r2, #33	@ 0x21
 800622c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800622e:	f7fb fca3 	bl	8001b78 <HAL_GetTick>
 8006232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	88fa      	ldrh	r2, [r7, #6]
 8006238:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800624c:	d108      	bne.n	8006260 <HAL_UART_Transmit+0x68>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d104      	bne.n	8006260 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006256:	2300      	movs	r3, #0
 8006258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	e003      	b.n	8006268 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006264:	2300      	movs	r3, #0
 8006266:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006268:	e02f      	b.n	80062ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	2200      	movs	r2, #0
 8006272:	2180      	movs	r1, #128	@ 0x80
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 fbf7 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d004      	beq.n	800628a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e03b      	b.n	8006302 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10b      	bne.n	80062a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	881b      	ldrh	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800629e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	3302      	adds	r3, #2
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	e007      	b.n	80062b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	781a      	ldrb	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	3301      	adds	r3, #1
 80062b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062be:	b29b      	uxth	r3, r3
 80062c0:	3b01      	subs	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1c9      	bne.n	800626a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2200      	movs	r2, #0
 80062de:	2140      	movs	r1, #64	@ 0x40
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 fbc1 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d004      	beq.n	80062f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2220      	movs	r2, #32
 80062f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e005      	b.n	8006302 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80062fc:	2300      	movs	r3, #0
 80062fe:	e000      	b.n	8006302 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006300:	2302      	movs	r3, #2
  }
}
 8006302:	4618      	mov	r0, r3
 8006304:	3720      	adds	r7, #32
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
	...

0800630c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006314:	2300      	movs	r3, #0
 8006316:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	431a      	orrs	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	4313      	orrs	r3, r2
 800632e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	4ba6      	ldr	r3, [pc, #664]	@ (80065d0 <UART_SetConfig+0x2c4>)
 8006338:	4013      	ands	r3, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	6812      	ldr	r2, [r2, #0]
 800633e:	6979      	ldr	r1, [r7, #20]
 8006340:	430b      	orrs	r3, r1
 8006342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	4313      	orrs	r3, r2
 8006368:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	430a      	orrs	r2, r1
 800637c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a94      	ldr	r2, [pc, #592]	@ (80065d4 <UART_SetConfig+0x2c8>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d120      	bne.n	80063ca <UART_SetConfig+0xbe>
 8006388:	4b93      	ldr	r3, [pc, #588]	@ (80065d8 <UART_SetConfig+0x2cc>)
 800638a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800638e:	f003 0303 	and.w	r3, r3, #3
 8006392:	2b03      	cmp	r3, #3
 8006394:	d816      	bhi.n	80063c4 <UART_SetConfig+0xb8>
 8006396:	a201      	add	r2, pc, #4	@ (adr r2, 800639c <UART_SetConfig+0x90>)
 8006398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639c:	080063ad 	.word	0x080063ad
 80063a0:	080063b9 	.word	0x080063b9
 80063a4:	080063b3 	.word	0x080063b3
 80063a8:	080063bf 	.word	0x080063bf
 80063ac:	2301      	movs	r3, #1
 80063ae:	77fb      	strb	r3, [r7, #31]
 80063b0:	e150      	b.n	8006654 <UART_SetConfig+0x348>
 80063b2:	2302      	movs	r3, #2
 80063b4:	77fb      	strb	r3, [r7, #31]
 80063b6:	e14d      	b.n	8006654 <UART_SetConfig+0x348>
 80063b8:	2304      	movs	r3, #4
 80063ba:	77fb      	strb	r3, [r7, #31]
 80063bc:	e14a      	b.n	8006654 <UART_SetConfig+0x348>
 80063be:	2308      	movs	r3, #8
 80063c0:	77fb      	strb	r3, [r7, #31]
 80063c2:	e147      	b.n	8006654 <UART_SetConfig+0x348>
 80063c4:	2310      	movs	r3, #16
 80063c6:	77fb      	strb	r3, [r7, #31]
 80063c8:	e144      	b.n	8006654 <UART_SetConfig+0x348>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a83      	ldr	r2, [pc, #524]	@ (80065dc <UART_SetConfig+0x2d0>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d132      	bne.n	800643a <UART_SetConfig+0x12e>
 80063d4:	4b80      	ldr	r3, [pc, #512]	@ (80065d8 <UART_SetConfig+0x2cc>)
 80063d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063da:	f003 030c 	and.w	r3, r3, #12
 80063de:	2b0c      	cmp	r3, #12
 80063e0:	d828      	bhi.n	8006434 <UART_SetConfig+0x128>
 80063e2:	a201      	add	r2, pc, #4	@ (adr r2, 80063e8 <UART_SetConfig+0xdc>)
 80063e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e8:	0800641d 	.word	0x0800641d
 80063ec:	08006435 	.word	0x08006435
 80063f0:	08006435 	.word	0x08006435
 80063f4:	08006435 	.word	0x08006435
 80063f8:	08006429 	.word	0x08006429
 80063fc:	08006435 	.word	0x08006435
 8006400:	08006435 	.word	0x08006435
 8006404:	08006435 	.word	0x08006435
 8006408:	08006423 	.word	0x08006423
 800640c:	08006435 	.word	0x08006435
 8006410:	08006435 	.word	0x08006435
 8006414:	08006435 	.word	0x08006435
 8006418:	0800642f 	.word	0x0800642f
 800641c:	2300      	movs	r3, #0
 800641e:	77fb      	strb	r3, [r7, #31]
 8006420:	e118      	b.n	8006654 <UART_SetConfig+0x348>
 8006422:	2302      	movs	r3, #2
 8006424:	77fb      	strb	r3, [r7, #31]
 8006426:	e115      	b.n	8006654 <UART_SetConfig+0x348>
 8006428:	2304      	movs	r3, #4
 800642a:	77fb      	strb	r3, [r7, #31]
 800642c:	e112      	b.n	8006654 <UART_SetConfig+0x348>
 800642e:	2308      	movs	r3, #8
 8006430:	77fb      	strb	r3, [r7, #31]
 8006432:	e10f      	b.n	8006654 <UART_SetConfig+0x348>
 8006434:	2310      	movs	r3, #16
 8006436:	77fb      	strb	r3, [r7, #31]
 8006438:	e10c      	b.n	8006654 <UART_SetConfig+0x348>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a68      	ldr	r2, [pc, #416]	@ (80065e0 <UART_SetConfig+0x2d4>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d120      	bne.n	8006486 <UART_SetConfig+0x17a>
 8006444:	4b64      	ldr	r3, [pc, #400]	@ (80065d8 <UART_SetConfig+0x2cc>)
 8006446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800644a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800644e:	2b30      	cmp	r3, #48	@ 0x30
 8006450:	d013      	beq.n	800647a <UART_SetConfig+0x16e>
 8006452:	2b30      	cmp	r3, #48	@ 0x30
 8006454:	d814      	bhi.n	8006480 <UART_SetConfig+0x174>
 8006456:	2b20      	cmp	r3, #32
 8006458:	d009      	beq.n	800646e <UART_SetConfig+0x162>
 800645a:	2b20      	cmp	r3, #32
 800645c:	d810      	bhi.n	8006480 <UART_SetConfig+0x174>
 800645e:	2b00      	cmp	r3, #0
 8006460:	d002      	beq.n	8006468 <UART_SetConfig+0x15c>
 8006462:	2b10      	cmp	r3, #16
 8006464:	d006      	beq.n	8006474 <UART_SetConfig+0x168>
 8006466:	e00b      	b.n	8006480 <UART_SetConfig+0x174>
 8006468:	2300      	movs	r3, #0
 800646a:	77fb      	strb	r3, [r7, #31]
 800646c:	e0f2      	b.n	8006654 <UART_SetConfig+0x348>
 800646e:	2302      	movs	r3, #2
 8006470:	77fb      	strb	r3, [r7, #31]
 8006472:	e0ef      	b.n	8006654 <UART_SetConfig+0x348>
 8006474:	2304      	movs	r3, #4
 8006476:	77fb      	strb	r3, [r7, #31]
 8006478:	e0ec      	b.n	8006654 <UART_SetConfig+0x348>
 800647a:	2308      	movs	r3, #8
 800647c:	77fb      	strb	r3, [r7, #31]
 800647e:	e0e9      	b.n	8006654 <UART_SetConfig+0x348>
 8006480:	2310      	movs	r3, #16
 8006482:	77fb      	strb	r3, [r7, #31]
 8006484:	e0e6      	b.n	8006654 <UART_SetConfig+0x348>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a56      	ldr	r2, [pc, #344]	@ (80065e4 <UART_SetConfig+0x2d8>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d120      	bne.n	80064d2 <UART_SetConfig+0x1c6>
 8006490:	4b51      	ldr	r3, [pc, #324]	@ (80065d8 <UART_SetConfig+0x2cc>)
 8006492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006496:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800649a:	2bc0      	cmp	r3, #192	@ 0xc0
 800649c:	d013      	beq.n	80064c6 <UART_SetConfig+0x1ba>
 800649e:	2bc0      	cmp	r3, #192	@ 0xc0
 80064a0:	d814      	bhi.n	80064cc <UART_SetConfig+0x1c0>
 80064a2:	2b80      	cmp	r3, #128	@ 0x80
 80064a4:	d009      	beq.n	80064ba <UART_SetConfig+0x1ae>
 80064a6:	2b80      	cmp	r3, #128	@ 0x80
 80064a8:	d810      	bhi.n	80064cc <UART_SetConfig+0x1c0>
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d002      	beq.n	80064b4 <UART_SetConfig+0x1a8>
 80064ae:	2b40      	cmp	r3, #64	@ 0x40
 80064b0:	d006      	beq.n	80064c0 <UART_SetConfig+0x1b4>
 80064b2:	e00b      	b.n	80064cc <UART_SetConfig+0x1c0>
 80064b4:	2300      	movs	r3, #0
 80064b6:	77fb      	strb	r3, [r7, #31]
 80064b8:	e0cc      	b.n	8006654 <UART_SetConfig+0x348>
 80064ba:	2302      	movs	r3, #2
 80064bc:	77fb      	strb	r3, [r7, #31]
 80064be:	e0c9      	b.n	8006654 <UART_SetConfig+0x348>
 80064c0:	2304      	movs	r3, #4
 80064c2:	77fb      	strb	r3, [r7, #31]
 80064c4:	e0c6      	b.n	8006654 <UART_SetConfig+0x348>
 80064c6:	2308      	movs	r3, #8
 80064c8:	77fb      	strb	r3, [r7, #31]
 80064ca:	e0c3      	b.n	8006654 <UART_SetConfig+0x348>
 80064cc:	2310      	movs	r3, #16
 80064ce:	77fb      	strb	r3, [r7, #31]
 80064d0:	e0c0      	b.n	8006654 <UART_SetConfig+0x348>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a44      	ldr	r2, [pc, #272]	@ (80065e8 <UART_SetConfig+0x2dc>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d125      	bne.n	8006528 <UART_SetConfig+0x21c>
 80064dc:	4b3e      	ldr	r3, [pc, #248]	@ (80065d8 <UART_SetConfig+0x2cc>)
 80064de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064ea:	d017      	beq.n	800651c <UART_SetConfig+0x210>
 80064ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064f0:	d817      	bhi.n	8006522 <UART_SetConfig+0x216>
 80064f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064f6:	d00b      	beq.n	8006510 <UART_SetConfig+0x204>
 80064f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064fc:	d811      	bhi.n	8006522 <UART_SetConfig+0x216>
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <UART_SetConfig+0x1fe>
 8006502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006506:	d006      	beq.n	8006516 <UART_SetConfig+0x20a>
 8006508:	e00b      	b.n	8006522 <UART_SetConfig+0x216>
 800650a:	2300      	movs	r3, #0
 800650c:	77fb      	strb	r3, [r7, #31]
 800650e:	e0a1      	b.n	8006654 <UART_SetConfig+0x348>
 8006510:	2302      	movs	r3, #2
 8006512:	77fb      	strb	r3, [r7, #31]
 8006514:	e09e      	b.n	8006654 <UART_SetConfig+0x348>
 8006516:	2304      	movs	r3, #4
 8006518:	77fb      	strb	r3, [r7, #31]
 800651a:	e09b      	b.n	8006654 <UART_SetConfig+0x348>
 800651c:	2308      	movs	r3, #8
 800651e:	77fb      	strb	r3, [r7, #31]
 8006520:	e098      	b.n	8006654 <UART_SetConfig+0x348>
 8006522:	2310      	movs	r3, #16
 8006524:	77fb      	strb	r3, [r7, #31]
 8006526:	e095      	b.n	8006654 <UART_SetConfig+0x348>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a2f      	ldr	r2, [pc, #188]	@ (80065ec <UART_SetConfig+0x2e0>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d125      	bne.n	800657e <UART_SetConfig+0x272>
 8006532:	4b29      	ldr	r3, [pc, #164]	@ (80065d8 <UART_SetConfig+0x2cc>)
 8006534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006538:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800653c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006540:	d017      	beq.n	8006572 <UART_SetConfig+0x266>
 8006542:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006546:	d817      	bhi.n	8006578 <UART_SetConfig+0x26c>
 8006548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800654c:	d00b      	beq.n	8006566 <UART_SetConfig+0x25a>
 800654e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006552:	d811      	bhi.n	8006578 <UART_SetConfig+0x26c>
 8006554:	2b00      	cmp	r3, #0
 8006556:	d003      	beq.n	8006560 <UART_SetConfig+0x254>
 8006558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800655c:	d006      	beq.n	800656c <UART_SetConfig+0x260>
 800655e:	e00b      	b.n	8006578 <UART_SetConfig+0x26c>
 8006560:	2301      	movs	r3, #1
 8006562:	77fb      	strb	r3, [r7, #31]
 8006564:	e076      	b.n	8006654 <UART_SetConfig+0x348>
 8006566:	2302      	movs	r3, #2
 8006568:	77fb      	strb	r3, [r7, #31]
 800656a:	e073      	b.n	8006654 <UART_SetConfig+0x348>
 800656c:	2304      	movs	r3, #4
 800656e:	77fb      	strb	r3, [r7, #31]
 8006570:	e070      	b.n	8006654 <UART_SetConfig+0x348>
 8006572:	2308      	movs	r3, #8
 8006574:	77fb      	strb	r3, [r7, #31]
 8006576:	e06d      	b.n	8006654 <UART_SetConfig+0x348>
 8006578:	2310      	movs	r3, #16
 800657a:	77fb      	strb	r3, [r7, #31]
 800657c:	e06a      	b.n	8006654 <UART_SetConfig+0x348>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a1b      	ldr	r2, [pc, #108]	@ (80065f0 <UART_SetConfig+0x2e4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d138      	bne.n	80065fa <UART_SetConfig+0x2ee>
 8006588:	4b13      	ldr	r3, [pc, #76]	@ (80065d8 <UART_SetConfig+0x2cc>)
 800658a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006592:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006596:	d017      	beq.n	80065c8 <UART_SetConfig+0x2bc>
 8006598:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800659c:	d82a      	bhi.n	80065f4 <UART_SetConfig+0x2e8>
 800659e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065a2:	d00b      	beq.n	80065bc <UART_SetConfig+0x2b0>
 80065a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065a8:	d824      	bhi.n	80065f4 <UART_SetConfig+0x2e8>
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <UART_SetConfig+0x2aa>
 80065ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065b2:	d006      	beq.n	80065c2 <UART_SetConfig+0x2b6>
 80065b4:	e01e      	b.n	80065f4 <UART_SetConfig+0x2e8>
 80065b6:	2300      	movs	r3, #0
 80065b8:	77fb      	strb	r3, [r7, #31]
 80065ba:	e04b      	b.n	8006654 <UART_SetConfig+0x348>
 80065bc:	2302      	movs	r3, #2
 80065be:	77fb      	strb	r3, [r7, #31]
 80065c0:	e048      	b.n	8006654 <UART_SetConfig+0x348>
 80065c2:	2304      	movs	r3, #4
 80065c4:	77fb      	strb	r3, [r7, #31]
 80065c6:	e045      	b.n	8006654 <UART_SetConfig+0x348>
 80065c8:	2308      	movs	r3, #8
 80065ca:	77fb      	strb	r3, [r7, #31]
 80065cc:	e042      	b.n	8006654 <UART_SetConfig+0x348>
 80065ce:	bf00      	nop
 80065d0:	efff69f3 	.word	0xefff69f3
 80065d4:	40011000 	.word	0x40011000
 80065d8:	40023800 	.word	0x40023800
 80065dc:	40004400 	.word	0x40004400
 80065e0:	40004800 	.word	0x40004800
 80065e4:	40004c00 	.word	0x40004c00
 80065e8:	40005000 	.word	0x40005000
 80065ec:	40011400 	.word	0x40011400
 80065f0:	40007800 	.word	0x40007800
 80065f4:	2310      	movs	r3, #16
 80065f6:	77fb      	strb	r3, [r7, #31]
 80065f8:	e02c      	b.n	8006654 <UART_SetConfig+0x348>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a72      	ldr	r2, [pc, #456]	@ (80067c8 <UART_SetConfig+0x4bc>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d125      	bne.n	8006650 <UART_SetConfig+0x344>
 8006604:	4b71      	ldr	r3, [pc, #452]	@ (80067cc <UART_SetConfig+0x4c0>)
 8006606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800660a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800660e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006612:	d017      	beq.n	8006644 <UART_SetConfig+0x338>
 8006614:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006618:	d817      	bhi.n	800664a <UART_SetConfig+0x33e>
 800661a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800661e:	d00b      	beq.n	8006638 <UART_SetConfig+0x32c>
 8006620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006624:	d811      	bhi.n	800664a <UART_SetConfig+0x33e>
 8006626:	2b00      	cmp	r3, #0
 8006628:	d003      	beq.n	8006632 <UART_SetConfig+0x326>
 800662a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800662e:	d006      	beq.n	800663e <UART_SetConfig+0x332>
 8006630:	e00b      	b.n	800664a <UART_SetConfig+0x33e>
 8006632:	2300      	movs	r3, #0
 8006634:	77fb      	strb	r3, [r7, #31]
 8006636:	e00d      	b.n	8006654 <UART_SetConfig+0x348>
 8006638:	2302      	movs	r3, #2
 800663a:	77fb      	strb	r3, [r7, #31]
 800663c:	e00a      	b.n	8006654 <UART_SetConfig+0x348>
 800663e:	2304      	movs	r3, #4
 8006640:	77fb      	strb	r3, [r7, #31]
 8006642:	e007      	b.n	8006654 <UART_SetConfig+0x348>
 8006644:	2308      	movs	r3, #8
 8006646:	77fb      	strb	r3, [r7, #31]
 8006648:	e004      	b.n	8006654 <UART_SetConfig+0x348>
 800664a:	2310      	movs	r3, #16
 800664c:	77fb      	strb	r3, [r7, #31]
 800664e:	e001      	b.n	8006654 <UART_SetConfig+0x348>
 8006650:	2310      	movs	r3, #16
 8006652:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800665c:	d15b      	bne.n	8006716 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800665e:	7ffb      	ldrb	r3, [r7, #31]
 8006660:	2b08      	cmp	r3, #8
 8006662:	d828      	bhi.n	80066b6 <UART_SetConfig+0x3aa>
 8006664:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <UART_SetConfig+0x360>)
 8006666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666a:	bf00      	nop
 800666c:	08006691 	.word	0x08006691
 8006670:	08006699 	.word	0x08006699
 8006674:	080066a1 	.word	0x080066a1
 8006678:	080066b7 	.word	0x080066b7
 800667c:	080066a7 	.word	0x080066a7
 8006680:	080066b7 	.word	0x080066b7
 8006684:	080066b7 	.word	0x080066b7
 8006688:	080066b7 	.word	0x080066b7
 800668c:	080066af 	.word	0x080066af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006690:	f7fe f9ec 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8006694:	61b8      	str	r0, [r7, #24]
        break;
 8006696:	e013      	b.n	80066c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006698:	f7fe f9fc 	bl	8004a94 <HAL_RCC_GetPCLK2Freq>
 800669c:	61b8      	str	r0, [r7, #24]
        break;
 800669e:	e00f      	b.n	80066c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066a0:	4b4b      	ldr	r3, [pc, #300]	@ (80067d0 <UART_SetConfig+0x4c4>)
 80066a2:	61bb      	str	r3, [r7, #24]
        break;
 80066a4:	e00c      	b.n	80066c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066a6:	f7fe f90f 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 80066aa:	61b8      	str	r0, [r7, #24]
        break;
 80066ac:	e008      	b.n	80066c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066b2:	61bb      	str	r3, [r7, #24]
        break;
 80066b4:	e004      	b.n	80066c0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80066b6:	2300      	movs	r3, #0
 80066b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	77bb      	strb	r3, [r7, #30]
        break;
 80066be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d074      	beq.n	80067b0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	005a      	lsls	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	085b      	lsrs	r3, r3, #1
 80066d0:	441a      	add	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	2b0f      	cmp	r3, #15
 80066e0:	d916      	bls.n	8006710 <UART_SetConfig+0x404>
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e8:	d212      	bcs.n	8006710 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	f023 030f 	bic.w	r3, r3, #15
 80066f2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	085b      	lsrs	r3, r3, #1
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	f003 0307 	and.w	r3, r3, #7
 80066fe:	b29a      	uxth	r2, r3
 8006700:	89fb      	ldrh	r3, [r7, #14]
 8006702:	4313      	orrs	r3, r2
 8006704:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	89fa      	ldrh	r2, [r7, #14]
 800670c:	60da      	str	r2, [r3, #12]
 800670e:	e04f      	b.n	80067b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	77bb      	strb	r3, [r7, #30]
 8006714:	e04c      	b.n	80067b0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006716:	7ffb      	ldrb	r3, [r7, #31]
 8006718:	2b08      	cmp	r3, #8
 800671a:	d828      	bhi.n	800676e <UART_SetConfig+0x462>
 800671c:	a201      	add	r2, pc, #4	@ (adr r2, 8006724 <UART_SetConfig+0x418>)
 800671e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006722:	bf00      	nop
 8006724:	08006749 	.word	0x08006749
 8006728:	08006751 	.word	0x08006751
 800672c:	08006759 	.word	0x08006759
 8006730:	0800676f 	.word	0x0800676f
 8006734:	0800675f 	.word	0x0800675f
 8006738:	0800676f 	.word	0x0800676f
 800673c:	0800676f 	.word	0x0800676f
 8006740:	0800676f 	.word	0x0800676f
 8006744:	08006767 	.word	0x08006767
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006748:	f7fe f990 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 800674c:	61b8      	str	r0, [r7, #24]
        break;
 800674e:	e013      	b.n	8006778 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006750:	f7fe f9a0 	bl	8004a94 <HAL_RCC_GetPCLK2Freq>
 8006754:	61b8      	str	r0, [r7, #24]
        break;
 8006756:	e00f      	b.n	8006778 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006758:	4b1d      	ldr	r3, [pc, #116]	@ (80067d0 <UART_SetConfig+0x4c4>)
 800675a:	61bb      	str	r3, [r7, #24]
        break;
 800675c:	e00c      	b.n	8006778 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800675e:	f7fe f8b3 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 8006762:	61b8      	str	r0, [r7, #24]
        break;
 8006764:	e008      	b.n	8006778 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800676a:	61bb      	str	r3, [r7, #24]
        break;
 800676c:	e004      	b.n	8006778 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	77bb      	strb	r3, [r7, #30]
        break;
 8006776:	bf00      	nop
    }

    if (pclk != 0U)
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d018      	beq.n	80067b0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	085a      	lsrs	r2, r3, #1
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	441a      	add	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006790:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	2b0f      	cmp	r3, #15
 8006796:	d909      	bls.n	80067ac <UART_SetConfig+0x4a0>
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800679e:	d205      	bcs.n	80067ac <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	60da      	str	r2, [r3, #12]
 80067aa:	e001      	b.n	80067b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80067bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3720      	adds	r7, #32
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40007c00 	.word	0x40007c00
 80067cc:	40023800 	.word	0x40023800
 80067d0:	00f42400 	.word	0x00f42400

080067d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e0:	f003 0308 	and.w	r3, r3, #8
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	430a      	orrs	r2, r1
 80067fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	430a      	orrs	r2, r1
 800681e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00a      	beq.n	8006842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	430a      	orrs	r2, r1
 8006840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006846:	f003 0304 	and.w	r3, r3, #4
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00a      	beq.n	8006864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	430a      	orrs	r2, r1
 8006862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006868:	f003 0310 	and.w	r3, r3, #16
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00a      	beq.n	8006886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688a:	f003 0320 	and.w	r3, r3, #32
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00a      	beq.n	80068a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d01a      	beq.n	80068ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068d2:	d10a      	bne.n	80068ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	430a      	orrs	r2, r1
 800690a:	605a      	str	r2, [r3, #4]
  }
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b098      	sub	sp, #96	@ 0x60
 800691c:	af02      	add	r7, sp, #8
 800691e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006928:	f7fb f926 	bl	8001b78 <HAL_GetTick>
 800692c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0308 	and.w	r3, r3, #8
 8006938:	2b08      	cmp	r3, #8
 800693a:	d12e      	bne.n	800699a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800693c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006944:	2200      	movs	r2, #0
 8006946:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f88c 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d021      	beq.n	800699a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695e:	e853 3f00 	ldrex	r3, [r3]
 8006962:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800696a:	653b      	str	r3, [r7, #80]	@ 0x50
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	461a      	mov	r2, r3
 8006972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006974:	647b      	str	r3, [r7, #68]	@ 0x44
 8006976:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006978:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800697a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800697c:	e841 2300 	strex	r3, r2, [r1]
 8006980:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e6      	bne.n	8006956 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2220      	movs	r2, #32
 800698c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e062      	b.n	8006a60 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b04      	cmp	r3, #4
 80069a6:	d149      	bne.n	8006a3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069b0:	2200      	movs	r2, #0
 80069b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f856 	bl	8006a68 <UART_WaitOnFlagUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d03c      	beq.n	8006a3c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ca:	e853 3f00 	ldrex	r3, [r3]
 80069ce:	623b      	str	r3, [r7, #32]
   return(result);
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80069e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069e8:	e841 2300 	strex	r3, r2, [r1]
 80069ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1e6      	bne.n	80069c2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	3308      	adds	r3, #8
 80069fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	e853 3f00 	ldrex	r3, [r3]
 8006a02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f023 0301 	bic.w	r3, r3, #1
 8006a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	3308      	adds	r3, #8
 8006a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a14:	61fa      	str	r2, [r7, #28]
 8006a16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	69b9      	ldr	r1, [r7, #24]
 8006a1a:	69fa      	ldr	r2, [r7, #28]
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	617b      	str	r3, [r7, #20]
   return(result);
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e5      	bne.n	80069f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e011      	b.n	8006a60 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2220      	movs	r2, #32
 8006a46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3758      	adds	r7, #88	@ 0x58
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	603b      	str	r3, [r7, #0]
 8006a74:	4613      	mov	r3, r2
 8006a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a78:	e04f      	b.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a80:	d04b      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a82:	f7fb f879 	bl	8001b78 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d302      	bcc.n	8006a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e04e      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0304 	and.w	r3, r3, #4
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d037      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b80      	cmp	r3, #128	@ 0x80
 8006aae:	d034      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	2b40      	cmp	r3, #64	@ 0x40
 8006ab4:	d031      	beq.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	f003 0308 	and.w	r3, r3, #8
 8006ac0:	2b08      	cmp	r3, #8
 8006ac2:	d110      	bne.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2208      	movs	r2, #8
 8006aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f000 f838 	bl	8006b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e029      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006af4:	d111      	bne.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 f81e 	bl	8006b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006b16:	2303      	movs	r3, #3
 8006b18:	e00f      	b.n	8006b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	4013      	ands	r3, r2
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	bf0c      	ite	eq
 8006b2a:	2301      	moveq	r3, #1
 8006b2c:	2300      	movne	r3, #0
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	461a      	mov	r2, r3
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d0a0      	beq.n	8006a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3710      	adds	r7, #16
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b095      	sub	sp, #84	@ 0x54
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e6      	bne.n	8006b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3308      	adds	r3, #8
 8006b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f023 0301 	bic.w	r3, r3, #1
 8006b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3308      	adds	r3, #8
 8006b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e5      	bne.n	8006b7c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d118      	bne.n	8006bea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f023 0310 	bic.w	r3, r3, #16
 8006bcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bd6:	61bb      	str	r3, [r7, #24]
 8006bd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6979      	ldr	r1, [r7, #20]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	613b      	str	r3, [r7, #16]
   return(result);
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e6      	bne.n	8006bb8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2220      	movs	r2, #32
 8006bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006bfe:	bf00      	nop
 8006c00:	3754      	adds	r7, #84	@ 0x54
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
	...

08006c0c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006c0c:	b5b0      	push	{r4, r5, r7, lr}
 8006c0e:	b08c      	sub	sp, #48	@ 0x30
 8006c10:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8006c12:	4b8f      	ldr	r3, [pc, #572]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c14:	22c0      	movs	r2, #192	@ 0xc0
 8006c16:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006c18:	4b8d      	ldr	r3, [pc, #564]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c1a:	22a8      	movs	r2, #168	@ 0xa8
 8006c1c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8006c1e:	4b8c      	ldr	r3, [pc, #560]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c20:	2201      	movs	r2, #1
 8006c22:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 222;
 8006c24:	4b8a      	ldr	r3, [pc, #552]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c26:	22de      	movs	r2, #222	@ 0xde
 8006c28:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8006c2a:	4b8a      	ldr	r3, [pc, #552]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006c2c:	22ff      	movs	r2, #255	@ 0xff
 8006c2e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8006c30:	4b88      	ldr	r3, [pc, #544]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006c32:	22ff      	movs	r2, #255	@ 0xff
 8006c34:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8006c36:	4b87      	ldr	r3, [pc, #540]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006c38:	22ff      	movs	r2, #255	@ 0xff
 8006c3a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8006c3c:	4b85      	ldr	r3, [pc, #532]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8006c42:	4b85      	ldr	r3, [pc, #532]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006c44:	22c0      	movs	r2, #192	@ 0xc0
 8006c46:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8006c48:	4b83      	ldr	r3, [pc, #524]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006c4a:	22a8      	movs	r2, #168	@ 0xa8
 8006c4c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8006c4e:	4b82      	ldr	r3, [pc, #520]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006c50:	2201      	movs	r2, #1
 8006c52:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8006c54:	4b80      	ldr	r3, [pc, #512]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006c56:	2201      	movs	r2, #1
 8006c58:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f004 f83d 	bl	800acdc <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006c62:	4b7b      	ldr	r3, [pc, #492]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	061a      	lsls	r2, r3, #24
 8006c68:	4b79      	ldr	r3, [pc, #484]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c6a:	785b      	ldrb	r3, [r3, #1]
 8006c6c:	041b      	lsls	r3, r3, #16
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	4b77      	ldr	r3, [pc, #476]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c72:	789b      	ldrb	r3, [r3, #2]
 8006c74:	021b      	lsls	r3, r3, #8
 8006c76:	4313      	orrs	r3, r2
 8006c78:	4a75      	ldr	r2, [pc, #468]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c7a:	78d2      	ldrb	r2, [r2, #3]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	061a      	lsls	r2, r3, #24
 8006c80:	4b73      	ldr	r3, [pc, #460]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	0619      	lsls	r1, r3, #24
 8006c86:	4b72      	ldr	r3, [pc, #456]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	041b      	lsls	r3, r3, #16
 8006c8c:	4319      	orrs	r1, r3
 8006c8e:	4b70      	ldr	r3, [pc, #448]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c90:	789b      	ldrb	r3, [r3, #2]
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	430b      	orrs	r3, r1
 8006c96:	496e      	ldr	r1, [pc, #440]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006c98:	78c9      	ldrb	r1, [r1, #3]
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	021b      	lsls	r3, r3, #8
 8006c9e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	4b6a      	ldr	r3, [pc, #424]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	0619      	lsls	r1, r3, #24
 8006caa:	4b69      	ldr	r3, [pc, #420]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cac:	785b      	ldrb	r3, [r3, #1]
 8006cae:	041b      	lsls	r3, r3, #16
 8006cb0:	4319      	orrs	r1, r3
 8006cb2:	4b67      	ldr	r3, [pc, #412]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cb4:	789b      	ldrb	r3, [r3, #2]
 8006cb6:	021b      	lsls	r3, r3, #8
 8006cb8:	430b      	orrs	r3, r1
 8006cba:	4965      	ldr	r1, [pc, #404]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cbc:	78c9      	ldrb	r1, [r1, #3]
 8006cbe:	430b      	orrs	r3, r1
 8006cc0:	0a1b      	lsrs	r3, r3, #8
 8006cc2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	4b61      	ldr	r3, [pc, #388]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	0619      	lsls	r1, r3, #24
 8006cce:	4b60      	ldr	r3, [pc, #384]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cd0:	785b      	ldrb	r3, [r3, #1]
 8006cd2:	041b      	lsls	r3, r3, #16
 8006cd4:	4319      	orrs	r1, r3
 8006cd6:	4b5e      	ldr	r3, [pc, #376]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006cd8:	789b      	ldrb	r3, [r3, #2]
 8006cda:	021b      	lsls	r3, r3, #8
 8006cdc:	430b      	orrs	r3, r1
 8006cde:	495c      	ldr	r1, [pc, #368]	@ (8006e50 <MX_LWIP_Init+0x244>)
 8006ce0:	78c9      	ldrb	r1, [r1, #3]
 8006ce2:	430b      	orrs	r3, r1
 8006ce4:	0e1b      	lsrs	r3, r3, #24
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	4a5c      	ldr	r2, [pc, #368]	@ (8006e5c <MX_LWIP_Init+0x250>)
 8006cea:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006cec:	4b59      	ldr	r3, [pc, #356]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	061a      	lsls	r2, r3, #24
 8006cf2:	4b58      	ldr	r3, [pc, #352]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006cf4:	785b      	ldrb	r3, [r3, #1]
 8006cf6:	041b      	lsls	r3, r3, #16
 8006cf8:	431a      	orrs	r2, r3
 8006cfa:	4b56      	ldr	r3, [pc, #344]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006cfc:	789b      	ldrb	r3, [r3, #2]
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	4313      	orrs	r3, r2
 8006d02:	4a54      	ldr	r2, [pc, #336]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d04:	78d2      	ldrb	r2, [r2, #3]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	061a      	lsls	r2, r3, #24
 8006d0a:	4b52      	ldr	r3, [pc, #328]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	0619      	lsls	r1, r3, #24
 8006d10:	4b50      	ldr	r3, [pc, #320]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d12:	785b      	ldrb	r3, [r3, #1]
 8006d14:	041b      	lsls	r3, r3, #16
 8006d16:	4319      	orrs	r1, r3
 8006d18:	4b4e      	ldr	r3, [pc, #312]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d1a:	789b      	ldrb	r3, [r3, #2]
 8006d1c:	021b      	lsls	r3, r3, #8
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	494c      	ldr	r1, [pc, #304]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d22:	78c9      	ldrb	r1, [r1, #3]
 8006d24:	430b      	orrs	r3, r1
 8006d26:	021b      	lsls	r3, r3, #8
 8006d28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006d2c:	431a      	orrs	r2, r3
 8006d2e:	4b49      	ldr	r3, [pc, #292]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	0619      	lsls	r1, r3, #24
 8006d34:	4b47      	ldr	r3, [pc, #284]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d36:	785b      	ldrb	r3, [r3, #1]
 8006d38:	041b      	lsls	r3, r3, #16
 8006d3a:	4319      	orrs	r1, r3
 8006d3c:	4b45      	ldr	r3, [pc, #276]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d3e:	789b      	ldrb	r3, [r3, #2]
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	430b      	orrs	r3, r1
 8006d44:	4943      	ldr	r1, [pc, #268]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d46:	78c9      	ldrb	r1, [r1, #3]
 8006d48:	430b      	orrs	r3, r1
 8006d4a:	0a1b      	lsrs	r3, r3, #8
 8006d4c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006d50:	431a      	orrs	r2, r3
 8006d52:	4b40      	ldr	r3, [pc, #256]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	0619      	lsls	r1, r3, #24
 8006d58:	4b3e      	ldr	r3, [pc, #248]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d5a:	785b      	ldrb	r3, [r3, #1]
 8006d5c:	041b      	lsls	r3, r3, #16
 8006d5e:	4319      	orrs	r1, r3
 8006d60:	4b3c      	ldr	r3, [pc, #240]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d62:	789b      	ldrb	r3, [r3, #2]
 8006d64:	021b      	lsls	r3, r3, #8
 8006d66:	430b      	orrs	r3, r1
 8006d68:	493a      	ldr	r1, [pc, #232]	@ (8006e54 <MX_LWIP_Init+0x248>)
 8006d6a:	78c9      	ldrb	r1, [r1, #3]
 8006d6c:	430b      	orrs	r3, r1
 8006d6e:	0e1b      	lsrs	r3, r3, #24
 8006d70:	4313      	orrs	r3, r2
 8006d72:	4a3b      	ldr	r2, [pc, #236]	@ (8006e60 <MX_LWIP_Init+0x254>)
 8006d74:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006d76:	4b38      	ldr	r3, [pc, #224]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	061a      	lsls	r2, r3, #24
 8006d7c:	4b36      	ldr	r3, [pc, #216]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d7e:	785b      	ldrb	r3, [r3, #1]
 8006d80:	041b      	lsls	r3, r3, #16
 8006d82:	431a      	orrs	r2, r3
 8006d84:	4b34      	ldr	r3, [pc, #208]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d86:	789b      	ldrb	r3, [r3, #2]
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	4a32      	ldr	r2, [pc, #200]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d8e:	78d2      	ldrb	r2, [r2, #3]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	061a      	lsls	r2, r3, #24
 8006d94:	4b30      	ldr	r3, [pc, #192]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	0619      	lsls	r1, r3, #24
 8006d9a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006d9c:	785b      	ldrb	r3, [r3, #1]
 8006d9e:	041b      	lsls	r3, r3, #16
 8006da0:	4319      	orrs	r1, r3
 8006da2:	4b2d      	ldr	r3, [pc, #180]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006da4:	789b      	ldrb	r3, [r3, #2]
 8006da6:	021b      	lsls	r3, r3, #8
 8006da8:	430b      	orrs	r3, r1
 8006daa:	492b      	ldr	r1, [pc, #172]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dac:	78c9      	ldrb	r1, [r1, #3]
 8006dae:	430b      	orrs	r3, r1
 8006db0:	021b      	lsls	r3, r3, #8
 8006db2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006db6:	431a      	orrs	r2, r3
 8006db8:	4b27      	ldr	r3, [pc, #156]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	0619      	lsls	r1, r3, #24
 8006dbe:	4b26      	ldr	r3, [pc, #152]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dc0:	785b      	ldrb	r3, [r3, #1]
 8006dc2:	041b      	lsls	r3, r3, #16
 8006dc4:	4319      	orrs	r1, r3
 8006dc6:	4b24      	ldr	r3, [pc, #144]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dc8:	789b      	ldrb	r3, [r3, #2]
 8006dca:	021b      	lsls	r3, r3, #8
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	4922      	ldr	r1, [pc, #136]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dd0:	78c9      	ldrb	r1, [r1, #3]
 8006dd2:	430b      	orrs	r3, r1
 8006dd4:	0a1b      	lsrs	r3, r3, #8
 8006dd6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	0619      	lsls	r1, r3, #24
 8006de2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006de4:	785b      	ldrb	r3, [r3, #1]
 8006de6:	041b      	lsls	r3, r3, #16
 8006de8:	4319      	orrs	r1, r3
 8006dea:	4b1b      	ldr	r3, [pc, #108]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006dec:	789b      	ldrb	r3, [r3, #2]
 8006dee:	021b      	lsls	r3, r3, #8
 8006df0:	430b      	orrs	r3, r1
 8006df2:	4919      	ldr	r1, [pc, #100]	@ (8006e58 <MX_LWIP_Init+0x24c>)
 8006df4:	78c9      	ldrb	r1, [r1, #3]
 8006df6:	430b      	orrs	r3, r1
 8006df8:	0e1b      	lsrs	r3, r3, #24
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	4a19      	ldr	r2, [pc, #100]	@ (8006e64 <MX_LWIP_Init+0x258>)
 8006dfe:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006e00:	4b19      	ldr	r3, [pc, #100]	@ (8006e68 <MX_LWIP_Init+0x25c>)
 8006e02:	9302      	str	r3, [sp, #8]
 8006e04:	4b19      	ldr	r3, [pc, #100]	@ (8006e6c <MX_LWIP_Init+0x260>)
 8006e06:	9301      	str	r3, [sp, #4]
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	4b15      	ldr	r3, [pc, #84]	@ (8006e64 <MX_LWIP_Init+0x258>)
 8006e0e:	4a14      	ldr	r2, [pc, #80]	@ (8006e60 <MX_LWIP_Init+0x254>)
 8006e10:	4912      	ldr	r1, [pc, #72]	@ (8006e5c <MX_LWIP_Init+0x250>)
 8006e12:	4817      	ldr	r0, [pc, #92]	@ (8006e70 <MX_LWIP_Init+0x264>)
 8006e14:	f005 fd14 	bl	800c840 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8006e18:	4815      	ldr	r0, [pc, #84]	@ (8006e70 <MX_LWIP_Init+0x264>)
 8006e1a:	f005 fec3 	bl	800cba4 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8006e1e:	4814      	ldr	r0, [pc, #80]	@ (8006e70 <MX_LWIP_Init+0x264>)
 8006e20:	f005 fed0 	bl	800cbc4 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8006e24:	4913      	ldr	r1, [pc, #76]	@ (8006e74 <MX_LWIP_Init+0x268>)
 8006e26:	4812      	ldr	r0, [pc, #72]	@ (8006e70 <MX_LWIP_Init+0x264>)
 8006e28:	f005 ffce 	bl	800cdc8 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8006e2c:	4b12      	ldr	r3, [pc, #72]	@ (8006e78 <MX_LWIP_Init+0x26c>)
 8006e2e:	1d3c      	adds	r4, r7, #4
 8006e30:	461d      	mov	r5, r3
 8006e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006e3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8006e3e:	1d3b      	adds	r3, r7, #4
 8006e40:	490b      	ldr	r1, [pc, #44]	@ (8006e70 <MX_LWIP_Init+0x264>)
 8006e42:	4618      	mov	r0, r3
 8006e44:	f000 fdcb 	bl	80079de <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8006e48:	bf00      	nop
 8006e4a:	3720      	adds	r7, #32
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8006e50:	200008ec 	.word	0x200008ec
 8006e54:	200008f0 	.word	0x200008f0
 8006e58:	200008f4 	.word	0x200008f4
 8006e5c:	200008e0 	.word	0x200008e0
 8006e60:	200008e4 	.word	0x200008e4
 8006e64:	200008e8 	.word	0x200008e8
 8006e68:	0800ac19 	.word	0x0800ac19
 8006e6c:	08007415 	.word	0x08007415
 8006e70:	200008ac 	.word	0x200008ac
 8006e74:	08006e7d 	.word	0x08006e7d
 8006e78:	08018438 	.word	0x08018438

08006e7c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8006ea2:	2320      	movs	r3, #32
 8006ea4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8006ea6:	f3bf 8f4f 	dsb	sy
}
 8006eaa:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8006eac:	e00b      	b.n	8006ec6 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8006eae:	4a0d      	ldr	r2, [pc, #52]	@ (8006ee4 <SCB_InvalidateDCache_by_Addr+0x54>)
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	4413      	add	r3, r2
 8006ebc:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	dcf0      	bgt.n	8006eae <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8006ecc:	f3bf 8f4f 	dsb	sy
}
 8006ed0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006ed2:	f3bf 8f6f 	isb	sy
}
 8006ed6:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8006ed8:	bf00      	nop
 8006eda:	371c      	adds	r7, #28
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr
 8006ee4:	e000ed00 	.word	0xe000ed00

08006ee8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8006ef0:	4b04      	ldr	r3, [pc, #16]	@ (8006f04 <HAL_ETH_RxCpltCallback+0x1c>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f000 fefb 	bl	8007cf0 <osSemaphoreRelease>
}
 8006efa:	bf00      	nop
 8006efc:	3708      	adds	r7, #8
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	20005284 	.word	0x20005284

08006f08 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8006f10:	4b04      	ldr	r3, [pc, #16]	@ (8006f24 <HAL_ETH_TxCpltCallback+0x1c>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4618      	mov	r0, r3
 8006f16:	f000 feeb 	bl	8007cf0 <osSemaphoreRelease>
}
 8006f1a:	bf00      	nop
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	20005288 	.word	0x20005288

08006f28 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fc fb0a 	bl	800354a <HAL_ETH_GetDMAError>
 8006f36:	4603      	mov	r3, r0
 8006f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f3c:	2b80      	cmp	r3, #128	@ 0x80
 8006f3e:	d104      	bne.n	8006f4a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8006f40:	4b04      	ldr	r3, [pc, #16]	@ (8006f54 <HAL_ETH_ErrorCallback+0x2c>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4618      	mov	r0, r3
 8006f46:	f000 fed3 	bl	8007cf0 <osSemaphoreRelease>
  }
}
 8006f4a:	bf00      	nop
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	20005284 	.word	0x20005284

08006f58 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8006f58:	b5b0      	push	{r4, r5, r7, lr}
 8006f5a:	b0b4      	sub	sp, #208	@ 0xd0
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8006f72:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006f76:	2264      	movs	r2, #100	@ 0x64
 8006f78:	2100      	movs	r1, #0
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f00f ff86 	bl	8016e8c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006f80:	4b9f      	ldr	r3, [pc, #636]	@ (8007200 <low_level_init+0x2a8>)
 8006f82:	4aa0      	ldr	r2, [pc, #640]	@ (8007204 <low_level_init+0x2ac>)
 8006f84:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8006f86:	2300      	movs	r3, #0
 8006f88:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8006f8c:	2380      	movs	r3, #128	@ 0x80
 8006f8e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8006f92:	23e1      	movs	r3, #225	@ 0xe1
 8006f94:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8006faa:	4a95      	ldr	r2, [pc, #596]	@ (8007200 <low_level_init+0x2a8>)
 8006fac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006fb0:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006fb2:	4b93      	ldr	r3, [pc, #588]	@ (8007200 <low_level_init+0x2a8>)
 8006fb4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006fb8:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8006fba:	4b91      	ldr	r3, [pc, #580]	@ (8007200 <low_level_init+0x2a8>)
 8006fbc:	4a92      	ldr	r2, [pc, #584]	@ (8007208 <low_level_init+0x2b0>)
 8006fbe:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006fc0:	4b8f      	ldr	r3, [pc, #572]	@ (8007200 <low_level_init+0x2a8>)
 8006fc2:	4a92      	ldr	r2, [pc, #584]	@ (800720c <low_level_init+0x2b4>)
 8006fc4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8006fc6:	4b8e      	ldr	r3, [pc, #568]	@ (8007200 <low_level_init+0x2a8>)
 8006fc8:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8006fcc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006fce:	488c      	ldr	r0, [pc, #560]	@ (8007200 <low_level_init+0x2a8>)
 8006fd0:	f7fb fc72 	bl	80028b8 <HAL_ETH_Init>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006fda:	2238      	movs	r2, #56	@ 0x38
 8006fdc:	2100      	movs	r1, #0
 8006fde:	488c      	ldr	r0, [pc, #560]	@ (8007210 <low_level_init+0x2b8>)
 8006fe0:	f00f ff54 	bl	8016e8c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006fe4:	4b8a      	ldr	r3, [pc, #552]	@ (8007210 <low_level_init+0x2b8>)
 8006fe6:	2221      	movs	r2, #33	@ 0x21
 8006fe8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8006fea:	4b89      	ldr	r3, [pc, #548]	@ (8007210 <low_level_init+0x2b8>)
 8006fec:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8006ff0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8006ff2:	4b87      	ldr	r3, [pc, #540]	@ (8007210 <low_level_init+0x2b8>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8006ff8:	4886      	ldr	r0, [pc, #536]	@ (8007214 <low_level_init+0x2bc>)
 8006ffa:	f005 fadb 	bl	800c5b4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2206      	movs	r2, #6
 8007002:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007006:	4b7e      	ldr	r3, [pc, #504]	@ (8007200 <low_level_init+0x2a8>)
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	781a      	ldrb	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007012:	4b7b      	ldr	r3, [pc, #492]	@ (8007200 <low_level_init+0x2a8>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	785a      	ldrb	r2, [r3, #1]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800701e:	4b78      	ldr	r3, [pc, #480]	@ (8007200 <low_level_init+0x2a8>)
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	789a      	ldrb	r2, [r3, #2]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800702a:	4b75      	ldr	r3, [pc, #468]	@ (8007200 <low_level_init+0x2a8>)
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	78da      	ldrb	r2, [r3, #3]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007036:	4b72      	ldr	r3, [pc, #456]	@ (8007200 <low_level_init+0x2a8>)
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	791a      	ldrb	r2, [r3, #4]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007042:	4b6f      	ldr	r3, [pc, #444]	@ (8007200 <low_level_init+0x2a8>)
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	795a      	ldrb	r2, [r3, #5]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8007054:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800705c:	f043 030a 	orr.w	r3, r3, #10
 8007060:	b2da      	uxtb	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8007068:	2300      	movs	r3, #0
 800706a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800706c:	2300      	movs	r3, #0
 800706e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8007070:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007074:	2101      	movs	r1, #1
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fdba 	bl	8007bf0 <osSemaphoreCreate>
 800707c:	4603      	mov	r3, r0
 800707e:	4a66      	ldr	r2, [pc, #408]	@ (8007218 <low_level_init+0x2c0>)
 8007080:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8007082:	2300      	movs	r3, #0
 8007084:	647b      	str	r3, [r7, #68]	@ 0x44
 8007086:	2300      	movs	r3, #0
 8007088:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800708a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800708e:	2101      	movs	r1, #1
 8007090:	4618      	mov	r0, r3
 8007092:	f000 fdad 	bl	8007bf0 <osSemaphoreCreate>
 8007096:	4603      	mov	r3, r0
 8007098:	4a60      	ldr	r2, [pc, #384]	@ (800721c <low_level_init+0x2c4>)
 800709a:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800709c:	4b5e      	ldr	r3, [pc, #376]	@ (8007218 <low_level_init+0x2c0>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2100      	movs	r1, #0
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fdd6 	bl	8007c54 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 80070a8:	4b5c      	ldr	r3, [pc, #368]	@ (800721c <low_level_init+0x2c4>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2100      	movs	r1, #0
 80070ae:	4618      	mov	r0, r3
 80070b0:	f000 fdd0 	bl	8007c54 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80070b4:	4b5a      	ldr	r3, [pc, #360]	@ (8007220 <low_level_init+0x2c8>)
 80070b6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80070ba:	461d      	mov	r5, r3
 80070bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80070c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80070c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f000 fc85 	bl	80079de <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80070d4:	4953      	ldr	r1, [pc, #332]	@ (8007224 <low_level_init+0x2cc>)
 80070d6:	4854      	ldr	r0, [pc, #336]	@ (8007228 <low_level_init+0x2d0>)
 80070d8:	f7fa fc27 	bl	800192a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80070dc:	4852      	ldr	r0, [pc, #328]	@ (8007228 <low_level_init+0x2d0>)
 80070de:	f7fa fc56 	bl	800198e <LAN8742_Init>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d006      	beq.n	80070f6 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f005 fe3d 	bl	800cd68 <netif_set_link_down>
    netif_set_down(netif);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f005 fdd4 	bl	800cc9c <netif_set_down>
 80070f4:	e081      	b.n	80071fa <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 80070f6:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d165      	bne.n	80071ca <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80070fe:	484a      	ldr	r0, [pc, #296]	@ (8007228 <low_level_init+0x2d0>)
 8007100:	f7fa fc92 	bl	8001a28 <LAN8742_GetLinkState>
 8007104:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007108:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800710c:	2b01      	cmp	r3, #1
 800710e:	dc06      	bgt.n	800711e <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f005 fe29 	bl	800cd68 <netif_set_link_down>
      netif_set_down(netif);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f005 fdc0 	bl	800cc9c <netif_set_down>
 800711c:	e057      	b.n	80071ce <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800711e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007122:	3b02      	subs	r3, #2
 8007124:	2b03      	cmp	r3, #3
 8007126:	d82b      	bhi.n	8007180 <low_level_init+0x228>
 8007128:	a201      	add	r2, pc, #4	@ (adr r2, 8007130 <low_level_init+0x1d8>)
 800712a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712e:	bf00      	nop
 8007130:	08007141 	.word	0x08007141
 8007134:	08007153 	.word	0x08007153
 8007138:	08007163 	.word	0x08007163
 800713c:	08007173 	.word	0x08007173
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007140:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007144:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007148:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800714c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007150:	e01f      	b.n	8007192 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007152:	2300      	movs	r3, #0
 8007154:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007158:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800715c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007160:	e017      	b.n	8007192 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007162:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007166:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800716a:	2300      	movs	r3, #0
 800716c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007170:	e00f      	b.n	8007192 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007172:	2300      	movs	r3, #0
 8007174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007178:	2300      	movs	r3, #0
 800717a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800717e:	e008      	b.n	8007192 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007180:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007184:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007188:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800718c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007190:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007192:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007196:	4619      	mov	r1, r3
 8007198:	4819      	ldr	r0, [pc, #100]	@ (8007200 <low_level_init+0x2a8>)
 800719a:	f7fc f875 	bl	8003288 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800719e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071a2:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 80071a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80071a8:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80071aa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80071ae:	4619      	mov	r1, r3
 80071b0:	4813      	ldr	r0, [pc, #76]	@ (8007200 <low_level_init+0x2a8>)
 80071b2:	f7fc f960 	bl	8003476 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80071b6:	4812      	ldr	r0, [pc, #72]	@ (8007200 <low_level_init+0x2a8>)
 80071b8:	f7fb fc18 	bl	80029ec <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f005 fd01 	bl	800cbc4 <netif_set_up>
    netif_set_link_up(netif);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f005 fd9c 	bl	800cd00 <netif_set_link_up>
 80071c8:	e001      	b.n	80071ce <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80071ca:	f7fa f8b1 	bl	8001330 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80071ce:	f7fa fd03 	bl	8001bd8 <HAL_GetREVID>
 80071d2:	4603      	mov	r3, r0
 80071d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071d8:	d10f      	bne.n	80071fa <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 80071da:	4b14      	ldr	r3, [pc, #80]	@ (800722c <low_level_init+0x2d4>)
 80071dc:	f107 040c 	add.w	r4, r7, #12
 80071e0:	461d      	mov	r5, r3
 80071e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80071ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 80071ee:	f107 030c 	add.w	r3, r7, #12
 80071f2:	2100      	movs	r1, #0
 80071f4:	4618      	mov	r0, r3
 80071f6:	f000 fbf2 	bl	80079de <osThreadCreate>
  }
}
 80071fa:	37d0      	adds	r7, #208	@ 0xd0
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bdb0      	pop	{r4, r5, r7, pc}
 8007200:	2000528c 	.word	0x2000528c
 8007204:	40028000 	.word	0x40028000
 8007208:	2000012c 	.word	0x2000012c
 800720c:	2000008c 	.word	0x2000008c
 8007210:	2000533c 	.word	0x2000533c
 8007214:	0801b0c4 	.word	0x0801b0c4
 8007218:	20005284 	.word	0x20005284
 800721c:	20005288 	.word	0x20005288
 8007220:	0801845c 	.word	0x0801845c
 8007224:	2000000c 	.word	0x2000000c
 8007228:	20005374 	.word	0x20005374
 800722c:	08018488 	.word	0x08018488

08007230 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b092      	sub	sp, #72	@ 0x48
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800723e:	2300      	movs	r3, #0
 8007240:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8007242:	2300      	movs	r3, #0
 8007244:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007248:	f107 030c 	add.w	r3, r7, #12
 800724c:	2230      	movs	r2, #48	@ 0x30
 800724e:	2100      	movs	r1, #0
 8007250:	4618      	mov	r0, r3
 8007252:	f00f fe1b 	bl	8016e8c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8007256:	f107 030c 	add.w	r3, r7, #12
 800725a:	2230      	movs	r2, #48	@ 0x30
 800725c:	2100      	movs	r1, #0
 800725e:	4618      	mov	r0, r3
 8007260:	f00f fe14 	bl	8016e8c <memset>

  for(q = p; q != NULL; q = q->next)
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	643b      	str	r3, [r7, #64]	@ 0x40
 8007268:	e045      	b.n	80072f6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800726a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800726c:	2b03      	cmp	r3, #3
 800726e:	d902      	bls.n	8007276 <low_level_output+0x46>
      return ERR_IF;
 8007270:	f06f 030b 	mvn.w	r3, #11
 8007274:	e07f      	b.n	8007376 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8007276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007278:	6859      	ldr	r1, [r3, #4]
 800727a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800727c:	4613      	mov	r3, r2
 800727e:	005b      	lsls	r3, r3, #1
 8007280:	4413      	add	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	3348      	adds	r3, #72	@ 0x48
 8007286:	443b      	add	r3, r7
 8007288:	3b3c      	subs	r3, #60	@ 0x3c
 800728a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800728c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800728e:	895b      	ldrh	r3, [r3, #10]
 8007290:	4619      	mov	r1, r3
 8007292:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007294:	4613      	mov	r3, r2
 8007296:	005b      	lsls	r3, r3, #1
 8007298:	4413      	add	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	3348      	adds	r3, #72	@ 0x48
 800729e:	443b      	add	r3, r7
 80072a0:	3b38      	subs	r3, #56	@ 0x38
 80072a2:	6019      	str	r1, [r3, #0]

    if(i>0)
 80072a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d011      	beq.n	80072ce <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80072aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ac:	1e5a      	subs	r2, r3, #1
 80072ae:	f107 000c 	add.w	r0, r7, #12
 80072b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80072b4:	460b      	mov	r3, r1
 80072b6:	005b      	lsls	r3, r3, #1
 80072b8:	440b      	add	r3, r1
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	18c1      	adds	r1, r0, r3
 80072be:	4613      	mov	r3, r2
 80072c0:	005b      	lsls	r3, r3, #1
 80072c2:	4413      	add	r3, r2
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	3348      	adds	r3, #72	@ 0x48
 80072c8:	443b      	add	r3, r7
 80072ca:	3b34      	subs	r3, #52	@ 0x34
 80072cc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80072ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d109      	bne.n	80072ea <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80072d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072d8:	4613      	mov	r3, r2
 80072da:	005b      	lsls	r3, r3, #1
 80072dc:	4413      	add	r3, r2
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	3348      	adds	r3, #72	@ 0x48
 80072e2:	443b      	add	r3, r7
 80072e4:	3b34      	subs	r3, #52	@ 0x34
 80072e6:	2200      	movs	r2, #0
 80072e8:	601a      	str	r2, [r3, #0]
    }

    i++;
 80072ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ec:	3301      	adds	r3, #1
 80072ee:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80072f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80072f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1b6      	bne.n	800726a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	891b      	ldrh	r3, [r3, #8]
 8007300:	461a      	mov	r2, r3
 8007302:	4b1f      	ldr	r3, [pc, #124]	@ (8007380 <low_level_output+0x150>)
 8007304:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8007306:	4a1e      	ldr	r2, [pc, #120]	@ (8007380 <low_level_output+0x150>)
 8007308:	f107 030c 	add.w	r3, r7, #12
 800730c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800730e:	4a1c      	ldr	r2, [pc, #112]	@ (8007380 <low_level_output+0x150>)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8007314:	6838      	ldr	r0, [r7, #0]
 8007316:	f006 f9ab 	bl	800d670 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800731a:	4919      	ldr	r1, [pc, #100]	@ (8007380 <low_level_output+0x150>)
 800731c:	4819      	ldr	r0, [pc, #100]	@ (8007384 <low_level_output+0x154>)
 800731e:	f7fb fc55 	bl	8002bcc <HAL_ETH_Transmit_IT>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d103      	bne.n	8007330 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800732e:	e01b      	b.n	8007368 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007330:	4814      	ldr	r0, [pc, #80]	@ (8007384 <low_level_output+0x154>)
 8007332:	f7fc f8fd 	bl	8003530 <HAL_ETH_GetError>
 8007336:	4603      	mov	r3, r0
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00d      	beq.n	800735c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007340:	4b11      	ldr	r3, [pc, #68]	@ (8007388 <low_level_output+0x158>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fc83 	bl	8007c54 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800734e:	480d      	ldr	r0, [pc, #52]	@ (8007384 <low_level_output+0x154>)
 8007350:	f7fb fddc 	bl	8002f0c <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8007354:	23fe      	movs	r3, #254	@ 0xfe
 8007356:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800735a:	e005      	b.n	8007368 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800735c:	6838      	ldr	r0, [r7, #0]
 800735e:	f006 f8e1 	bl	800d524 <pbuf_free>
        errval =  ERR_IF;
 8007362:	23f4      	movs	r3, #244	@ 0xf4
 8007364:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8007368:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800736c:	f113 0f02 	cmn.w	r3, #2
 8007370:	d0d3      	beq.n	800731a <low_level_output+0xea>

  return errval;
 8007372:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007376:	4618      	mov	r0, r3
 8007378:	3748      	adds	r7, #72	@ 0x48
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	2000533c 	.word	0x2000533c
 8007384:	2000528c 	.word	0x2000528c
 8007388:	20005288 	.word	0x20005288

0800738c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007394:	2300      	movs	r3, #0
 8007396:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8007398:	4b07      	ldr	r3, [pc, #28]	@ (80073b8 <low_level_input+0x2c>)
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d105      	bne.n	80073ac <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80073a0:	f107 030c 	add.w	r3, r7, #12
 80073a4:	4619      	mov	r1, r3
 80073a6:	4805      	ldr	r0, [pc, #20]	@ (80073bc <low_level_input+0x30>)
 80073a8:	f7fb fc6c 	bl	8002c84 <HAL_ETH_ReadData>
  }

  return p;
 80073ac:	68fb      	ldr	r3, [r7, #12]
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	20005280 	.word	0x20005280
 80073bc:	2000528c 	.word	0x2000528c

080073c0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80073c8:	2300      	movs	r3, #0
 80073ca:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80073d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007410 <ethernetif_input+0x50>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f04f 31ff 	mov.w	r1, #4294967295
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 fc3b 	bl	8007c54 <osSemaphoreWait>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1f5      	bne.n	80073d0 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80073e4:	68b8      	ldr	r0, [r7, #8]
 80073e6:	f7ff ffd1 	bl	800738c <low_level_input>
 80073ea:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	68b9      	ldr	r1, [r7, #8]
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	4798      	blx	r3
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f006 f88e 	bl	800d524 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1ea      	bne.n	80073e4 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800740e:	e7df      	b.n	80073d0 <ethernetif_input+0x10>
 8007410:	20005284 	.word	0x20005284

08007414 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d106      	bne.n	8007430 <ethernetif_init+0x1c>
 8007422:	4b0e      	ldr	r3, [pc, #56]	@ (800745c <ethernetif_init+0x48>)
 8007424:	f240 2217 	movw	r2, #535	@ 0x217
 8007428:	490d      	ldr	r1, [pc, #52]	@ (8007460 <ethernetif_init+0x4c>)
 800742a:	480e      	ldr	r0, [pc, #56]	@ (8007464 <ethernetif_init+0x50>)
 800742c:	f00f fc3c 	bl	8016ca8 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2273      	movs	r2, #115	@ 0x73
 8007434:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2274      	movs	r2, #116	@ 0x74
 800743c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a09      	ldr	r2, [pc, #36]	@ (8007468 <ethernetif_init+0x54>)
 8007444:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a08      	ldr	r2, [pc, #32]	@ (800746c <ethernetif_init+0x58>)
 800744a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f7ff fd83 	bl	8006f58 <low_level_init>

  return ERR_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	080184a4 	.word	0x080184a4
 8007460:	080184c0 	.word	0x080184c0
 8007464:	080184d0 	.word	0x080184d0
 8007468:	0801468d 	.word	0x0801468d
 800746c:	08007231 	.word	0x08007231

08007470 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800747c:	68f9      	ldr	r1, [r7, #12]
 800747e:	4809      	ldr	r0, [pc, #36]	@ (80074a4 <pbuf_free_custom+0x34>)
 8007480:	f005 f988 	bl	800c794 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007484:	4b08      	ldr	r3, [pc, #32]	@ (80074a8 <pbuf_free_custom+0x38>)
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d107      	bne.n	800749c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800748c:	4b06      	ldr	r3, [pc, #24]	@ (80074a8 <pbuf_free_custom+0x38>)
 800748e:	2200      	movs	r2, #0
 8007490:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8007492:	4b06      	ldr	r3, [pc, #24]	@ (80074ac <pbuf_free_custom+0x3c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f000 fc2a 	bl	8007cf0 <osSemaphoreRelease>
  }
}
 800749c:	bf00      	nop
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	0801b0c4 	.word	0x0801b0c4
 80074a8:	20005280 	.word	0x20005280
 80074ac:	20005284 	.word	0x20005284

080074b0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80074b4:	f7fa fb60 	bl	8001b78 <HAL_GetTick>
 80074b8:	4603      	mov	r3, r0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	bd80      	pop	{r7, pc}
	...

080074c0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b08e      	sub	sp, #56	@ 0x38
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80074cc:	2200      	movs	r2, #0
 80074ce:	601a      	str	r2, [r3, #0]
 80074d0:	605a      	str	r2, [r3, #4]
 80074d2:	609a      	str	r2, [r3, #8]
 80074d4:	60da      	str	r2, [r3, #12]
 80074d6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a52      	ldr	r2, [pc, #328]	@ (8007628 <HAL_ETH_MspInit+0x168>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	f040 809e 	bne.w	8007620 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80074e4:	4b51      	ldr	r3, [pc, #324]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 80074e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074e8:	4a50      	ldr	r2, [pc, #320]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 80074ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80074ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80074f0:	4b4e      	ldr	r3, [pc, #312]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 80074f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074f8:	623b      	str	r3, [r7, #32]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	4b4b      	ldr	r3, [pc, #300]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 80074fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007500:	4a4a      	ldr	r2, [pc, #296]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007502:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007506:	6313      	str	r3, [r2, #48]	@ 0x30
 8007508:	4b48      	ldr	r3, [pc, #288]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800750a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007510:	61fb      	str	r3, [r7, #28]
 8007512:	69fb      	ldr	r3, [r7, #28]
 8007514:	4b45      	ldr	r3, [pc, #276]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007518:	4a44      	ldr	r2, [pc, #272]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800751a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800751e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007520:	4b42      	ldr	r3, [pc, #264]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007528:	61bb      	str	r3, [r7, #24]
 800752a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800752c:	4b3f      	ldr	r3, [pc, #252]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800752e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007530:	4a3e      	ldr	r2, [pc, #248]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007532:	f043 0304 	orr.w	r3, r3, #4
 8007536:	6313      	str	r3, [r2, #48]	@ 0x30
 8007538:	4b3c      	ldr	r3, [pc, #240]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800753a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	617b      	str	r3, [r7, #20]
 8007542:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007544:	4b39      	ldr	r3, [pc, #228]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007548:	4a38      	ldr	r2, [pc, #224]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007550:	4b36      	ldr	r3, [pc, #216]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	613b      	str	r3, [r7, #16]
 800755a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800755c:	4b33      	ldr	r3, [pc, #204]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800755e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007560:	4a32      	ldr	r2, [pc, #200]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007562:	f043 0302 	orr.w	r3, r3, #2
 8007566:	6313      	str	r3, [r2, #48]	@ 0x30
 8007568:	4b30      	ldr	r3, [pc, #192]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800756a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800756c:	f003 0302 	and.w	r3, r3, #2
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007574:	4b2d      	ldr	r3, [pc, #180]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007578:	4a2c      	ldr	r2, [pc, #176]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 800757a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800757e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007580:	4b2a      	ldr	r3, [pc, #168]	@ (800762c <HAL_ETH_MspInit+0x16c>)
 8007582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007588:	60bb      	str	r3, [r7, #8]
 800758a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800758c:	2332      	movs	r3, #50	@ 0x32
 800758e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007590:	2302      	movs	r3, #2
 8007592:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007594:	2300      	movs	r3, #0
 8007596:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007598:	2303      	movs	r3, #3
 800759a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800759c:	230b      	movs	r3, #11
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80075a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075a4:	4619      	mov	r1, r3
 80075a6:	4822      	ldr	r0, [pc, #136]	@ (8007630 <HAL_ETH_MspInit+0x170>)
 80075a8:	f7fc fbfc 	bl	8003da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80075ac:	2386      	movs	r3, #134	@ 0x86
 80075ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075b0:	2302      	movs	r3, #2
 80075b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075b4:	2300      	movs	r3, #0
 80075b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075b8:	2303      	movs	r3, #3
 80075ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80075bc:	230b      	movs	r3, #11
 80075be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075c4:	4619      	mov	r1, r3
 80075c6:	481b      	ldr	r0, [pc, #108]	@ (8007634 <HAL_ETH_MspInit+0x174>)
 80075c8:	f7fc fbec 	bl	8003da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80075cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80075d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075d2:	2302      	movs	r3, #2
 80075d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075da:	2303      	movs	r3, #3
 80075dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80075de:	230b      	movs	r3, #11
 80075e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80075e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075e6:	4619      	mov	r1, r3
 80075e8:	4813      	ldr	r0, [pc, #76]	@ (8007638 <HAL_ETH_MspInit+0x178>)
 80075ea:	f7fc fbdb 	bl	8003da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80075ee:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80075f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075f4:	2302      	movs	r3, #2
 80075f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075f8:	2300      	movs	r3, #0
 80075fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075fc:	2303      	movs	r3, #3
 80075fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007600:	230b      	movs	r3, #11
 8007602:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007608:	4619      	mov	r1, r3
 800760a:	480c      	ldr	r0, [pc, #48]	@ (800763c <HAL_ETH_MspInit+0x17c>)
 800760c:	f7fc fbca 	bl	8003da4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007610:	2200      	movs	r2, #0
 8007612:	2105      	movs	r1, #5
 8007614:	203d      	movs	r0, #61	@ 0x3d
 8007616:	f7fa fe3b 	bl	8002290 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800761a:	203d      	movs	r0, #61	@ 0x3d
 800761c:	f7fa fe54 	bl	80022c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007620:	bf00      	nop
 8007622:	3738      	adds	r7, #56	@ 0x38
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	40028000 	.word	0x40028000
 800762c:	40023800 	.word	0x40023800
 8007630:	40020800 	.word	0x40020800
 8007634:	40020000 	.word	0x40020000
 8007638:	40020400 	.word	0x40020400
 800763c:	40021800 	.word	0x40021800

08007640 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8007644:	4802      	ldr	r0, [pc, #8]	@ (8007650 <ETH_PHY_IO_Init+0x10>)
 8007646:	f7fb ff31 	bl	80034ac <HAL_ETH_SetMDIOClockRange>

  return 0;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	2000528c 	.word	0x2000528c

08007654 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8007654:	b480      	push	{r7}
 8007656:	af00      	add	r7, sp, #0
  return 0;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	68f9      	ldr	r1, [r7, #12]
 8007676:	4807      	ldr	r0, [pc, #28]	@ (8007694 <ETH_PHY_IO_ReadReg+0x30>)
 8007678:	f7fb fd72 	bl	8003160 <HAL_ETH_ReadPHYRegister>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d002      	beq.n	8007688 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8007682:	f04f 33ff 	mov.w	r3, #4294967295
 8007686:	e000      	b.n	800768a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	2000528c 	.word	0x2000528c

08007698 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	68f9      	ldr	r1, [r7, #12]
 80076aa:	4807      	ldr	r0, [pc, #28]	@ (80076c8 <ETH_PHY_IO_WriteReg+0x30>)
 80076ac:	f7fb fda3 	bl	80031f6 <HAL_ETH_WritePHYRegister>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d002      	beq.n	80076bc <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80076b6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ba:	e000      	b.n	80076be <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	2000528c 	.word	0x2000528c

080076cc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80076d0:	f7fa fa52 	bl	8001b78 <HAL_GetTick>
 80076d4:	4603      	mov	r3, r0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	bd80      	pop	{r7, pc}
	...

080076dc <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b0a0      	sub	sp, #128	@ 0x80
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80076e4:	f107 0308 	add.w	r3, r7, #8
 80076e8:	2264      	movs	r2, #100	@ 0x64
 80076ea:	2100      	movs	r1, #0
 80076ec:	4618      	mov	r0, r3
 80076ee:	f00f fbcd 	bl	8016e8c <memset>
  int32_t PHYLinkState = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80076f6:	2300      	movs	r3, #0
 80076f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076fa:	2300      	movs	r3, #0
 80076fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076fe:	2300      	movs	r3, #0
 8007700:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007706:	483a      	ldr	r0, [pc, #232]	@ (80077f0 <ethernet_link_thread+0x114>)
 8007708:	f7fa f98e 	bl	8001a28 <LAN8742_GetLinkState>
 800770c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800770e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007710:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007714:	089b      	lsrs	r3, r3, #2
 8007716:	f003 0301 	and.w	r3, r3, #1
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00c      	beq.n	800773a <ethernet_link_thread+0x5e>
 8007720:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007722:	2b01      	cmp	r3, #1
 8007724:	dc09      	bgt.n	800773a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8007726:	4833      	ldr	r0, [pc, #204]	@ (80077f4 <ethernet_link_thread+0x118>)
 8007728:	f7fb f9d0 	bl	8002acc <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800772c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800772e:	f005 fab5 	bl	800cc9c <netif_set_down>
    netif_set_link_down(netif);
 8007732:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007734:	f005 fb18 	bl	800cd68 <netif_set_link_down>
 8007738:	e055      	b.n	80077e6 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800773a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800773c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007740:	f003 0304 	and.w	r3, r3, #4
 8007744:	2b00      	cmp	r3, #0
 8007746:	d14e      	bne.n	80077e6 <ethernet_link_thread+0x10a>
 8007748:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800774a:	2b01      	cmp	r3, #1
 800774c:	dd4b      	ble.n	80077e6 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800774e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007750:	3b02      	subs	r3, #2
 8007752:	2b03      	cmp	r3, #3
 8007754:	d82a      	bhi.n	80077ac <ethernet_link_thread+0xd0>
 8007756:	a201      	add	r2, pc, #4	@ (adr r2, 800775c <ethernet_link_thread+0x80>)
 8007758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800775c:	0800776d 	.word	0x0800776d
 8007760:	0800777f 	.word	0x0800777f
 8007764:	0800778f 	.word	0x0800778f
 8007768:	0800779f 	.word	0x0800779f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800776c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007770:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007772:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007776:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007778:	2301      	movs	r3, #1
 800777a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800777c:	e017      	b.n	80077ae <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800777e:	2300      	movs	r3, #0
 8007780:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007782:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007786:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007788:	2301      	movs	r3, #1
 800778a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800778c:	e00f      	b.n	80077ae <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800778e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007792:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007794:	2300      	movs	r3, #0
 8007796:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007798:	2301      	movs	r3, #1
 800779a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800779c:	e007      	b.n	80077ae <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800779e:	2300      	movs	r3, #0
 80077a0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80077a2:	2300      	movs	r3, #0
 80077a4:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80077a6:	2301      	movs	r3, #1
 80077a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80077aa:	e000      	b.n	80077ae <ethernet_link_thread+0xd2>
    default:
      break;
 80077ac:	bf00      	nop
    }

    if(linkchanged)
 80077ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d018      	beq.n	80077e6 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80077b4:	f107 0308 	add.w	r3, r7, #8
 80077b8:	4619      	mov	r1, r3
 80077ba:	480e      	ldr	r0, [pc, #56]	@ (80077f4 <ethernet_link_thread+0x118>)
 80077bc:	f7fb fd64 	bl	8003288 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80077c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077c2:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80077c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077c6:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80077c8:	f107 0308 	add.w	r3, r7, #8
 80077cc:	4619      	mov	r1, r3
 80077ce:	4809      	ldr	r0, [pc, #36]	@ (80077f4 <ethernet_link_thread+0x118>)
 80077d0:	f7fb fe51 	bl	8003476 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 80077d4:	4807      	ldr	r0, [pc, #28]	@ (80077f4 <ethernet_link_thread+0x118>)
 80077d6:	f7fb f909 	bl	80029ec <HAL_ETH_Start_IT>
      netif_set_up(netif);
 80077da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80077dc:	f005 f9f2 	bl	800cbc4 <netif_set_up>
      netif_set_link_up(netif);
 80077e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80077e2:	f005 fa8d 	bl	800cd00 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80077e6:	2064      	movs	r0, #100	@ 0x64
 80077e8:	f000 f951 	bl	8007a8e <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80077ec:	e78b      	b.n	8007706 <ethernet_link_thread+0x2a>
 80077ee:	bf00      	nop
 80077f0:	20005374 	.word	0x20005374
 80077f4:	2000528c 	.word	0x2000528c

080077f8 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af02      	add	r7, sp, #8
 80077fe:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007800:	4812      	ldr	r0, [pc, #72]	@ (800784c <HAL_ETH_RxAllocateCallback+0x54>)
 8007802:	f004 ff53 	bl	800c6ac <memp_malloc_pool>
 8007806:	60f8      	str	r0, [r7, #12]
  if (p)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d014      	beq.n	8007838 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f103 0220 	add.w	r2, r3, #32
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	4a0d      	ldr	r2, [pc, #52]	@ (8007850 <HAL_ETH_RxAllocateCallback+0x58>)
 800781c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007826:	9201      	str	r2, [sp, #4]
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2241      	movs	r2, #65	@ 0x41
 800782e:	2100      	movs	r1, #0
 8007830:	2000      	movs	r0, #0
 8007832:	f005 fcbd 	bl	800d1b0 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007836:	e005      	b.n	8007844 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8007838:	4b06      	ldr	r3, [pc, #24]	@ (8007854 <HAL_ETH_RxAllocateCallback+0x5c>)
 800783a:	2201      	movs	r2, #1
 800783c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	601a      	str	r2, [r3, #0]
}
 8007844:	bf00      	nop
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}
 800784c:	0801b0c4 	.word	0x0801b0c4
 8007850:	08007471 	.word	0x08007471
 8007854:	20005280 	.word	0x20005280

08007858 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
 8007864:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800786e:	2300      	movs	r3, #0
 8007870:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	3b20      	subs	r3, #32
 8007876:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	2200      	movs	r2, #0
 800787c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	2200      	movs	r2, #0
 8007882:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	887a      	ldrh	r2, [r7, #2]
 8007888:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d103      	bne.n	800789a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	69fa      	ldr	r2, [r7, #28]
 8007896:	601a      	str	r2, [r3, #0]
 8007898:	e003      	b.n	80078a2 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	69fa      	ldr	r2, [r7, #28]
 80078a6:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	61fb      	str	r3, [r7, #28]
 80078ae:	e009      	b.n	80078c4 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	891a      	ldrh	r2, [r3, #8]
 80078b4:	887b      	ldrh	r3, [r7, #2]
 80078b6:	4413      	add	r3, r2
 80078b8:	b29a      	uxth	r2, r3
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	61fb      	str	r3, [r7, #28]
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1f2      	bne.n	80078b0 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 80078ca:	887b      	ldrh	r3, [r7, #2]
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff fade 	bl	8006e90 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 80078d4:	bf00      	nop
 80078d6:	3720      	adds	r7, #32
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f005 fe1d 	bl	800d524 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80078ea:	bf00      	nop
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
	...

080078f4 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 80078fc:	4b15      	ldr	r3, [pc, #84]	@ (8007954 <RMII_Thread+0x60>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8007904:	2b00      	cmp	r3, #0
 8007906:	d003      	beq.n	8007910 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8007908:	2000      	movs	r0, #0
 800790a:	f000 f8b4 	bl	8007a76 <osThreadTerminate>
 800790e:	e7f5      	b.n	80078fc <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8007910:	4b10      	ldr	r3, [pc, #64]	@ (8007954 <RMII_Thread+0x60>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8007918:	2b0a      	cmp	r3, #10
 800791a:	d916      	bls.n	800794a <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800791c:	4b0e      	ldr	r3, [pc, #56]	@ (8007958 <RMII_Thread+0x64>)
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	4a0d      	ldr	r2, [pc, #52]	@ (8007958 <RMII_Thread+0x64>)
 8007922:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007926:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8007928:	4b0b      	ldr	r3, [pc, #44]	@ (8007958 <RMII_Thread+0x64>)
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	4a0a      	ldr	r2, [pc, #40]	@ (8007958 <RMII_Thread+0x64>)
 800792e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007932:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8007934:	4b07      	ldr	r3, [pc, #28]	@ (8007954 <RMII_Thread+0x60>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800793c:	4b05      	ldr	r3, [pc, #20]	@ (8007954 <RMII_Thread+0x60>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f042 0201 	orr.w	r2, r2, #1
 8007944:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007948:	e7d8      	b.n	80078fc <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800794a:	20c8      	movs	r0, #200	@ 0xc8
 800794c:	f000 f89f 	bl	8007a8e <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8007950:	e7d4      	b.n	80078fc <RMII_Thread+0x8>
 8007952:	bf00      	nop
 8007954:	2000528c 	.word	0x2000528c
 8007958:	40013800 	.word	0x40013800

0800795c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007966:	2300      	movs	r3, #0
 8007968:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800796a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800796e:	2b84      	cmp	r3, #132	@ 0x84
 8007970:	d005      	beq.n	800797e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007972:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	4413      	add	r3, r2
 800797a:	3303      	adds	r3, #3
 800797c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800797e:	68fb      	ldr	r3, [r7, #12]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007992:	f3ef 8305 	mrs	r3, IPSR
 8007996:	607b      	str	r3, [r7, #4]
  return(result);
 8007998:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800799a:	2b00      	cmp	r3, #0
 800799c:	bf14      	ite	ne
 800799e:	2301      	movne	r3, #1
 80079a0:	2300      	moveq	r3, #0
 80079a2:	b2db      	uxtb	r3, r3
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80079b4:	f001 fd7c 	bl	80094b0 <vTaskStartScheduler>
  
  return osOK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	bd80      	pop	{r7, pc}

080079be <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80079c2:	f7ff ffe3 	bl	800798c <inHandlerMode>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d003      	beq.n	80079d4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80079cc:	f001 fe9c 	bl	8009708 <xTaskGetTickCountFromISR>
 80079d0:	4603      	mov	r3, r0
 80079d2:	e002      	b.n	80079da <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80079d4:	f001 fe88 	bl	80096e8 <xTaskGetTickCount>
 80079d8:	4603      	mov	r3, r0
  }
}
 80079da:	4618      	mov	r0, r3
 80079dc:	bd80      	pop	{r7, pc}

080079de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80079de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079e0:	b089      	sub	sp, #36	@ 0x24
 80079e2:	af04      	add	r7, sp, #16
 80079e4:	6078      	str	r0, [r7, #4]
 80079e6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d020      	beq.n	8007a32 <osThreadCreate+0x54>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	699b      	ldr	r3, [r3, #24]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01c      	beq.n	8007a32 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685c      	ldr	r4, [r3, #4]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	691e      	ldr	r6, [r3, #16]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7ff ffa6 	bl	800795c <makeFreeRtosPriority>
 8007a10:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a1a:	9202      	str	r2, [sp, #8]
 8007a1c:	9301      	str	r3, [sp, #4]
 8007a1e:	9100      	str	r1, [sp, #0]
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	4632      	mov	r2, r6
 8007a24:	4629      	mov	r1, r5
 8007a26:	4620      	mov	r0, r4
 8007a28:	f001 fac0 	bl	8008fac <xTaskCreateStatic>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	60fb      	str	r3, [r7, #12]
 8007a30:	e01c      	b.n	8007a6c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685c      	ldr	r4, [r3, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a3e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7ff ff88 	bl	800795c <makeFreeRtosPriority>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	f107 030c 	add.w	r3, r7, #12
 8007a52:	9301      	str	r3, [sp, #4]
 8007a54:	9200      	str	r2, [sp, #0]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	4632      	mov	r2, r6
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f001 fb0b 	bl	8009078 <xTaskCreate>
 8007a62:	4603      	mov	r3, r0
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d001      	beq.n	8007a6c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	e000      	b.n	8007a6e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a76 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8007a76:	b580      	push	{r7, lr}
 8007a78:	b082      	sub	sp, #8
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f001 fc4c 	bl	800931c <vTaskDelete>
  return osOK;
 8007a84:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b084      	sub	sp, #16
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <osDelay+0x16>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	e000      	b.n	8007aa6 <osDelay+0x18>
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f001 fcca 	bl	8009440 <vTaskDelay>
  
  return osOK;
 8007aac:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3710      	adds	r7, #16
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}

08007ab6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b082      	sub	sp, #8
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d007      	beq.n	8007ad6 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	4619      	mov	r1, r3
 8007acc:	2001      	movs	r0, #1
 8007ace:	f000 fc5c 	bl	800838a <xQueueCreateMutexStatic>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	e003      	b.n	8007ade <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8007ad6:	2001      	movs	r0, #1
 8007ad8:	f000 fc3f 	bl	800835a <xQueueCreateMutex>
 8007adc:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3708      	adds	r7, #8
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
	...

08007ae8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007af2:	2300      	movs	r3, #0
 8007af4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <osMutexWait+0x18>
    return osErrorParameter;
 8007afc:	2380      	movs	r3, #128	@ 0x80
 8007afe:	e03a      	b.n	8007b76 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8007b00:	2300      	movs	r3, #0
 8007b02:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0a:	d103      	bne.n	8007b14 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8007b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b10:	60fb      	str	r3, [r7, #12]
 8007b12:	e009      	b.n	8007b28 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d006      	beq.n	8007b28 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d101      	bne.n	8007b28 <osMutexWait+0x40>
      ticks = 1;
 8007b24:	2301      	movs	r3, #1
 8007b26:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007b28:	f7ff ff30 	bl	800798c <inHandlerMode>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d017      	beq.n	8007b62 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007b32:	f107 0308 	add.w	r3, r7, #8
 8007b36:	461a      	mov	r2, r3
 8007b38:	2100      	movs	r1, #0
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f001 f886 	bl	8008c4c <xQueueReceiveFromISR>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d001      	beq.n	8007b4a <osMutexWait+0x62>
      return osErrorOS;
 8007b46:	23ff      	movs	r3, #255	@ 0xff
 8007b48:	e015      	b.n	8007b76 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d011      	beq.n	8007b74 <osMutexWait+0x8c>
 8007b50:	4b0b      	ldr	r3, [pc, #44]	@ (8007b80 <osMutexWait+0x98>)
 8007b52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b56:	601a      	str	r2, [r3, #0]
 8007b58:	f3bf 8f4f 	dsb	sy
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	e008      	b.n	8007b74 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8007b62:	68f9      	ldr	r1, [r7, #12]
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 ff59 	bl	8008a1c <xQueueSemaphoreTake>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d001      	beq.n	8007b74 <osMutexWait+0x8c>
    return osErrorOS;
 8007b70:	23ff      	movs	r3, #255	@ 0xff
 8007b72:	e000      	b.n	8007b76 <osMutexWait+0x8e>
  }
  
  return osOK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	e000ed04 	.word	0xe000ed04

08007b84 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007b90:	2300      	movs	r3, #0
 8007b92:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8007b94:	f7ff fefa 	bl	800798c <inHandlerMode>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d016      	beq.n	8007bcc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007b9e:	f107 0308 	add.w	r3, r7, #8
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 fdb8 	bl	800871a <xQueueGiveFromISR>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d001      	beq.n	8007bb4 <osMutexRelease+0x30>
      return osErrorOS;
 8007bb0:	23ff      	movs	r3, #255	@ 0xff
 8007bb2:	e017      	b.n	8007be4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d013      	beq.n	8007be2 <osMutexRelease+0x5e>
 8007bba:	4b0c      	ldr	r3, [pc, #48]	@ (8007bec <osMutexRelease+0x68>)
 8007bbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	e00a      	b.n	8007be2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8007bcc:	2300      	movs	r3, #0
 8007bce:	2200      	movs	r2, #0
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fbf4 	bl	80083c0 <xQueueGenericSend>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d001      	beq.n	8007be2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8007bde:	23ff      	movs	r3, #255	@ 0xff
 8007be0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8007be2:	68fb      	ldr	r3, [r7, #12]
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	e000ed04 	.word	0xe000ed04

08007bf0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b086      	sub	sp, #24
 8007bf4:	af02      	add	r7, sp, #8
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00f      	beq.n	8007c22 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d10a      	bne.n	8007c1e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	2203      	movs	r2, #3
 8007c0e:	9200      	str	r2, [sp, #0]
 8007c10:	2200      	movs	r2, #0
 8007c12:	2100      	movs	r1, #0
 8007c14:	2001      	movs	r0, #1
 8007c16:	f000 fa9d 	bl	8008154 <xQueueGenericCreateStatic>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	e016      	b.n	8007c4c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e014      	b.n	8007c4c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d110      	bne.n	8007c4a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8007c28:	2203      	movs	r2, #3
 8007c2a:	2100      	movs	r1, #0
 8007c2c:	2001      	movs	r0, #1
 8007c2e:	f000 fb18 	bl	8008262 <xQueueGenericCreate>
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d005      	beq.n	8007c46 <osSemaphoreCreate+0x56>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2100      	movs	r1, #0
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f000 fbbd 	bl	80083c0 <xQueueGenericSend>
      return sema;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	e000      	b.n	8007c4c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007c4a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007c5e:	2300      	movs	r3, #0
 8007c60:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d101      	bne.n	8007c6c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007c68:	2380      	movs	r3, #128	@ 0x80
 8007c6a:	e03a      	b.n	8007ce2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c76:	d103      	bne.n	8007c80 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007c78:	f04f 33ff 	mov.w	r3, #4294967295
 8007c7c:	60fb      	str	r3, [r7, #12]
 8007c7e:	e009      	b.n	8007c94 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d006      	beq.n	8007c94 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <osSemaphoreWait+0x40>
      ticks = 1;
 8007c90:	2301      	movs	r3, #1
 8007c92:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007c94:	f7ff fe7a 	bl	800798c <inHandlerMode>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d017      	beq.n	8007cce <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007c9e:	f107 0308 	add.w	r3, r7, #8
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 ffd0 	bl	8008c4c <xQueueReceiveFromISR>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d001      	beq.n	8007cb6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8007cb2:	23ff      	movs	r3, #255	@ 0xff
 8007cb4:	e015      	b.n	8007ce2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d011      	beq.n	8007ce0 <osSemaphoreWait+0x8c>
 8007cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8007cec <osSemaphoreWait+0x98>)
 8007cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	f3bf 8f4f 	dsb	sy
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	e008      	b.n	8007ce0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007cce:	68f9      	ldr	r1, [r7, #12]
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 fea3 	bl	8008a1c <xQueueSemaphoreTake>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d001      	beq.n	8007ce0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007cdc:	23ff      	movs	r3, #255	@ 0xff
 8007cde:	e000      	b.n	8007ce2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	e000ed04 	.word	0xe000ed04

08007cf0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007d00:	f7ff fe44 	bl	800798c <inHandlerMode>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d016      	beq.n	8007d38 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007d0a:	f107 0308 	add.w	r3, r7, #8
 8007d0e:	4619      	mov	r1, r3
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fd02 	bl	800871a <xQueueGiveFromISR>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d001      	beq.n	8007d20 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007d1c:	23ff      	movs	r3, #255	@ 0xff
 8007d1e:	e017      	b.n	8007d50 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d013      	beq.n	8007d4e <osSemaphoreRelease+0x5e>
 8007d26:	4b0c      	ldr	r3, [pc, #48]	@ (8007d58 <osSemaphoreRelease+0x68>)
 8007d28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	e00a      	b.n	8007d4e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007d38:	2300      	movs	r3, #0
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fb3e 	bl	80083c0 <xQueueGenericSend>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d001      	beq.n	8007d4e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8007d4a:	23ff      	movs	r3, #255	@ 0xff
 8007d4c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	e000ed04 	.word	0xe000ed04

08007d5c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007d5c:	b590      	push	{r4, r7, lr}
 8007d5e:	b085      	sub	sp, #20
 8007d60:	af02      	add	r7, sp, #8
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d011      	beq.n	8007d92 <osMessageCreate+0x36>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00d      	beq.n	8007d92 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6818      	ldr	r0, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6859      	ldr	r1, [r3, #4]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	689a      	ldr	r2, [r3, #8]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	2400      	movs	r4, #0
 8007d88:	9400      	str	r4, [sp, #0]
 8007d8a:	f000 f9e3 	bl	8008154 <xQueueGenericCreateStatic>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	e008      	b.n	8007da4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6818      	ldr	r0, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	f000 fa60 	bl	8008262 <xQueueGenericCreate>
 8007da2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	370c      	adds	r7, #12
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd90      	pop	{r4, r7, pc}

08007dac <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b086      	sub	sp, #24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007db8:	2300      	movs	r3, #0
 8007dba:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <osMessagePut+0x1e>
    ticks = 1;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8007dca:	f7ff fddf 	bl	800798c <inHandlerMode>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d018      	beq.n	8007e06 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007dd4:	f107 0210 	add.w	r2, r7, #16
 8007dd8:	f107 0108 	add.w	r1, r7, #8
 8007ddc:	2300      	movs	r3, #0
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f000 fbf8 	bl	80085d4 <xQueueGenericSendFromISR>
 8007de4:	4603      	mov	r3, r0
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d001      	beq.n	8007dee <osMessagePut+0x42>
      return osErrorOS;
 8007dea:	23ff      	movs	r3, #255	@ 0xff
 8007dec:	e018      	b.n	8007e20 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d014      	beq.n	8007e1e <osMessagePut+0x72>
 8007df4:	4b0c      	ldr	r3, [pc, #48]	@ (8007e28 <osMessagePut+0x7c>)
 8007df6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dfa:	601a      	str	r2, [r3, #0]
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	f3bf 8f6f 	isb	sy
 8007e04:	e00b      	b.n	8007e1e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8007e06:	f107 0108 	add.w	r1, r7, #8
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	697a      	ldr	r2, [r7, #20]
 8007e0e:	68f8      	ldr	r0, [r7, #12]
 8007e10:	f000 fad6 	bl	80083c0 <xQueueGenericSend>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d001      	beq.n	8007e1e <osMessagePut+0x72>
      return osErrorOS;
 8007e1a:	23ff      	movs	r3, #255	@ 0xff
 8007e1c:	e000      	b.n	8007e20 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3718      	adds	r7, #24
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	e000ed04 	.word	0xe000ed04

08007e2c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007e2c:	b590      	push	{r4, r7, lr}
 8007e2e:	b08b      	sub	sp, #44	@ 0x2c
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d10a      	bne.n	8007e5c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8007e46:	2380      	movs	r3, #128	@ 0x80
 8007e48:	617b      	str	r3, [r7, #20]
    return event;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	461c      	mov	r4, r3
 8007e4e:	f107 0314 	add.w	r3, r7, #20
 8007e52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007e56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e5a:	e054      	b.n	8007f06 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007e60:	2300      	movs	r3, #0
 8007e62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6a:	d103      	bne.n	8007e74 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8007e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e72:	e009      	b.n	8007e88 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d006      	beq.n	8007e88 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <osMessageGet+0x5c>
      ticks = 1;
 8007e84:	2301      	movs	r3, #1
 8007e86:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007e88:	f7ff fd80 	bl	800798c <inHandlerMode>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d01c      	beq.n	8007ecc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8007e92:	f107 0220 	add.w	r2, r7, #32
 8007e96:	f107 0314 	add.w	r3, r7, #20
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	68b8      	ldr	r0, [r7, #8]
 8007ea0:	f000 fed4 	bl	8008c4c <xQueueReceiveFromISR>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d102      	bne.n	8007eb0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8007eaa:	2310      	movs	r3, #16
 8007eac:	617b      	str	r3, [r7, #20]
 8007eae:	e001      	b.n	8007eb4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007eb4:	6a3b      	ldr	r3, [r7, #32]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d01d      	beq.n	8007ef6 <osMessageGet+0xca>
 8007eba:	4b15      	ldr	r3, [pc, #84]	@ (8007f10 <osMessageGet+0xe4>)
 8007ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	e014      	b.n	8007ef6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8007ecc:	f107 0314 	add.w	r3, r7, #20
 8007ed0:	3304      	adds	r3, #4
 8007ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	68b8      	ldr	r0, [r7, #8]
 8007ed8:	f000 fcb8 	bl	800884c <xQueueReceive>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d102      	bne.n	8007ee8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8007ee2:	2310      	movs	r3, #16
 8007ee4:	617b      	str	r3, [r7, #20]
 8007ee6:	e006      	b.n	8007ef6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <osMessageGet+0xc6>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	e000      	b.n	8007ef4 <osMessageGet+0xc8>
 8007ef2:	2340      	movs	r3, #64	@ 0x40
 8007ef4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	461c      	mov	r4, r3
 8007efa:	f107 0314 	add.w	r3, r7, #20
 8007efe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007f02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	372c      	adds	r7, #44	@ 0x2c
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd90      	pop	{r4, r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	e000ed04 	.word	0xe000ed04

08007f14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f103 0208 	add.w	r2, r3, #8
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f103 0208 	add.w	r2, r3, #8
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f103 0208 	add.w	r2, r3, #8
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f48:	bf00      	nop
 8007f4a:	370c      	adds	r7, #12
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b085      	sub	sp, #20
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
 8007f76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	68fa      	ldr	r2, [r7, #12]
 8007f82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	683a      	ldr	r2, [r7, #0]
 8007f92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	601a      	str	r2, [r3, #0]
}
 8007faa:	bf00      	nop
 8007fac:	3714      	adds	r7, #20
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b085      	sub	sp, #20
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fcc:	d103      	bne.n	8007fd6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	e00c      	b.n	8007ff0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	3308      	adds	r3, #8
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	e002      	b.n	8007fe4 <vListInsert+0x2e>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d2f6      	bcs.n	8007fde <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	683a      	ldr	r2, [r7, #0]
 800800a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	601a      	str	r2, [r3, #0]
}
 800801c:	bf00      	nop
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	6892      	ldr	r2, [r2, #8]
 800803e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6852      	ldr	r2, [r2, #4]
 8008048:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	429a      	cmp	r2, r3
 8008052:	d103      	bne.n	800805c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	689a      	ldr	r2, [r3, #8]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	1e5a      	subs	r2, r3, #1
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3714      	adds	r7, #20
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10d      	bne.n	80080ac <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	b672      	cpsid	i
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	b662      	cpsie	i
 80080a4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	e7fd      	b.n	80080a8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80080ac:	f002 f9a6 	bl	800a3fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b8:	68f9      	ldr	r1, [r7, #12]
 80080ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80080bc:	fb01 f303 	mul.w	r3, r1, r3
 80080c0:	441a      	add	r2, r3
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080dc:	3b01      	subs	r3, #1
 80080de:	68f9      	ldr	r1, [r7, #12]
 80080e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80080e2:	fb01 f303 	mul.w	r3, r1, r3
 80080e6:	441a      	add	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	22ff      	movs	r2, #255	@ 0xff
 80080f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	22ff      	movs	r2, #255	@ 0xff
 80080f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d114      	bne.n	800812c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d01a      	beq.n	8008140 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	3310      	adds	r3, #16
 800810e:	4618      	mov	r0, r3
 8008110:	f001 fc56 	bl	80099c0 <xTaskRemoveFromEventList>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d012      	beq.n	8008140 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800811a:	4b0d      	ldr	r3, [pc, #52]	@ (8008150 <xQueueGenericReset+0xd4>)
 800811c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008120:	601a      	str	r2, [r3, #0]
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	e009      	b.n	8008140 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	3310      	adds	r3, #16
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff feef 	bl	8007f14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	3324      	adds	r3, #36	@ 0x24
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff feea 	bl	8007f14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008140:	f002 f992 	bl	800a468 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008144:	2301      	movs	r3, #1
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	e000ed04 	.word	0xe000ed04

08008154 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008154:	b580      	push	{r7, lr}
 8008156:	b08e      	sub	sp, #56	@ 0x38
 8008158:	af02      	add	r7, sp, #8
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
 8008160:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10d      	bne.n	8008184 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816c:	b672      	cpsid	i
 800816e:	f383 8811 	msr	BASEPRI, r3
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	b662      	cpsie	i
 800817c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	e7fd      	b.n	8008180 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10d      	bne.n	80081a6 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800818a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818e:	b672      	cpsid	i
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	b662      	cpsie	i
 800819e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80081a0:	bf00      	nop
 80081a2:	bf00      	nop
 80081a4:	e7fd      	b.n	80081a2 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <xQueueGenericCreateStatic+0x5e>
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <xQueueGenericCreateStatic+0x62>
 80081b2:	2301      	movs	r3, #1
 80081b4:	e000      	b.n	80081b8 <xQueueGenericCreateStatic+0x64>
 80081b6:	2300      	movs	r3, #0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10d      	bne.n	80081d8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80081bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c0:	b672      	cpsid	i
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	b662      	cpsie	i
 80081d0:	623b      	str	r3, [r7, #32]
}
 80081d2:	bf00      	nop
 80081d4:	bf00      	nop
 80081d6:	e7fd      	b.n	80081d4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d102      	bne.n	80081e4 <xQueueGenericCreateStatic+0x90>
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <xQueueGenericCreateStatic+0x94>
 80081e4:	2301      	movs	r3, #1
 80081e6:	e000      	b.n	80081ea <xQueueGenericCreateStatic+0x96>
 80081e8:	2300      	movs	r3, #0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d10d      	bne.n	800820a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80081ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081f2:	b672      	cpsid	i
 80081f4:	f383 8811 	msr	BASEPRI, r3
 80081f8:	f3bf 8f6f 	isb	sy
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	b662      	cpsie	i
 8008202:	61fb      	str	r3, [r7, #28]
}
 8008204:	bf00      	nop
 8008206:	bf00      	nop
 8008208:	e7fd      	b.n	8008206 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800820a:	2348      	movs	r3, #72	@ 0x48
 800820c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	2b48      	cmp	r3, #72	@ 0x48
 8008212:	d00d      	beq.n	8008230 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008218:	b672      	cpsid	i
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	b662      	cpsie	i
 8008228:	61bb      	str	r3, [r7, #24]
}
 800822a:	bf00      	nop
 800822c:	bf00      	nop
 800822e:	e7fd      	b.n	800822c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008230:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00d      	beq.n	8008258 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800823c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823e:	2201      	movs	r2, #1
 8008240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008244:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 f848 	bl	80082e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800825a:	4618      	mov	r0, r3
 800825c:	3730      	adds	r7, #48	@ 0x30
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008262:	b580      	push	{r7, lr}
 8008264:	b08a      	sub	sp, #40	@ 0x28
 8008266:	af02      	add	r7, sp, #8
 8008268:	60f8      	str	r0, [r7, #12]
 800826a:	60b9      	str	r1, [r7, #8]
 800826c:	4613      	mov	r3, r2
 800826e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10d      	bne.n	8008292 <xQueueGenericCreate+0x30>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827a:	b672      	cpsid	i
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	b662      	cpsie	i
 800828a:	613b      	str	r3, [r7, #16]
}
 800828c:	bf00      	nop
 800828e:	bf00      	nop
 8008290:	e7fd      	b.n	800828e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d102      	bne.n	800829e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008298:	2300      	movs	r3, #0
 800829a:	61fb      	str	r3, [r7, #28]
 800829c:	e004      	b.n	80082a8 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	68ba      	ldr	r2, [r7, #8]
 80082a2:	fb02 f303 	mul.w	r3, r2, r3
 80082a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	3348      	adds	r3, #72	@ 0x48
 80082ac:	4618      	mov	r0, r3
 80082ae:	f002 f9d3 	bl	800a658 <pvPortMalloc>
 80082b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d011      	beq.n	80082de <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	3348      	adds	r3, #72	@ 0x48
 80082c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082cc:	79fa      	ldrb	r2, [r7, #7]
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	4613      	mov	r3, r2
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 f805 	bl	80082e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082de:	69bb      	ldr	r3, [r7, #24]
	}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3720      	adds	r7, #32
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	607a      	str	r2, [r7, #4]
 80082f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d103      	bne.n	8008304 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	e002      	b.n	800830a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008316:	2101      	movs	r1, #1
 8008318:	69b8      	ldr	r0, [r7, #24]
 800831a:	f7ff feaf 	bl	800807c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800831e:	bf00      	nop
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008326:	b580      	push	{r7, lr}
 8008328:	b082      	sub	sp, #8
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00e      	beq.n	8008352 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008346:	2300      	movs	r3, #0
 8008348:	2200      	movs	r2, #0
 800834a:	2100      	movs	r1, #0
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f837 	bl	80083c0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008352:	bf00      	nop
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800835a:	b580      	push	{r7, lr}
 800835c:	b086      	sub	sp, #24
 800835e:	af00      	add	r7, sp, #0
 8008360:	4603      	mov	r3, r0
 8008362:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008364:	2301      	movs	r3, #1
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	2300      	movs	r3, #0
 800836a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	461a      	mov	r2, r3
 8008370:	6939      	ldr	r1, [r7, #16]
 8008372:	6978      	ldr	r0, [r7, #20]
 8008374:	f7ff ff75 	bl	8008262 <xQueueGenericCreate>
 8008378:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f7ff ffd3 	bl	8008326 <prvInitialiseMutex>

		return xNewQueue;
 8008380:	68fb      	ldr	r3, [r7, #12]
	}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800838a:	b580      	push	{r7, lr}
 800838c:	b088      	sub	sp, #32
 800838e:	af02      	add	r7, sp, #8
 8008390:	4603      	mov	r3, r0
 8008392:	6039      	str	r1, [r7, #0]
 8008394:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008396:	2301      	movs	r3, #1
 8008398:	617b      	str	r3, [r7, #20]
 800839a:	2300      	movs	r3, #0
 800839c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800839e:	79fb      	ldrb	r3, [r7, #7]
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	2200      	movs	r2, #0
 80083a6:	6939      	ldr	r1, [r7, #16]
 80083a8:	6978      	ldr	r0, [r7, #20]
 80083aa:	f7ff fed3 	bl	8008154 <xQueueGenericCreateStatic>
 80083ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff ffb8 	bl	8008326 <prvInitialiseMutex>

		return xNewQueue;
 80083b6:	68fb      	ldr	r3, [r7, #12]
	}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3718      	adds	r7, #24
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b08e      	sub	sp, #56	@ 0x38
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80083ce:	2300      	movs	r3, #0
 80083d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80083d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10d      	bne.n	80083f8 <xQueueGenericSend+0x38>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e0:	b672      	cpsid	i
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	b662      	cpsie	i
 80083f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80083f2:	bf00      	nop
 80083f4:	bf00      	nop
 80083f6:	e7fd      	b.n	80083f4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d103      	bne.n	8008406 <xQueueGenericSend+0x46>
 80083fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <xQueueGenericSend+0x4a>
 8008406:	2301      	movs	r3, #1
 8008408:	e000      	b.n	800840c <xQueueGenericSend+0x4c>
 800840a:	2300      	movs	r3, #0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10d      	bne.n	800842c <xQueueGenericSend+0x6c>
	__asm volatile
 8008410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008414:	b672      	cpsid	i
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	b662      	cpsie	i
 8008424:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008426:	bf00      	nop
 8008428:	bf00      	nop
 800842a:	e7fd      	b.n	8008428 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	2b02      	cmp	r3, #2
 8008430:	d103      	bne.n	800843a <xQueueGenericSend+0x7a>
 8008432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008436:	2b01      	cmp	r3, #1
 8008438:	d101      	bne.n	800843e <xQueueGenericSend+0x7e>
 800843a:	2301      	movs	r3, #1
 800843c:	e000      	b.n	8008440 <xQueueGenericSend+0x80>
 800843e:	2300      	movs	r3, #0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d10d      	bne.n	8008460 <xQueueGenericSend+0xa0>
	__asm volatile
 8008444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008448:	b672      	cpsid	i
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	b662      	cpsie	i
 8008458:	623b      	str	r3, [r7, #32]
}
 800845a:	bf00      	nop
 800845c:	bf00      	nop
 800845e:	e7fd      	b.n	800845c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008460:	f001 fc7c 	bl	8009d5c <xTaskGetSchedulerState>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <xQueueGenericSend+0xb0>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <xQueueGenericSend+0xb4>
 8008470:	2301      	movs	r3, #1
 8008472:	e000      	b.n	8008476 <xQueueGenericSend+0xb6>
 8008474:	2300      	movs	r3, #0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10d      	bne.n	8008496 <xQueueGenericSend+0xd6>
	__asm volatile
 800847a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847e:	b672      	cpsid	i
 8008480:	f383 8811 	msr	BASEPRI, r3
 8008484:	f3bf 8f6f 	isb	sy
 8008488:	f3bf 8f4f 	dsb	sy
 800848c:	b662      	cpsie	i
 800848e:	61fb      	str	r3, [r7, #28]
}
 8008490:	bf00      	nop
 8008492:	bf00      	nop
 8008494:	e7fd      	b.n	8008492 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008496:	f001 ffb1 	bl	800a3fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800849e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d302      	bcc.n	80084ac <xQueueGenericSend+0xec>
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d129      	bne.n	8008500 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80084ac:	683a      	ldr	r2, [r7, #0]
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084b2:	f000 fc6b 	bl	8008d8c <prvCopyDataToQueue>
 80084b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d010      	beq.n	80084e2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c2:	3324      	adds	r3, #36	@ 0x24
 80084c4:	4618      	mov	r0, r3
 80084c6:	f001 fa7b 	bl	80099c0 <xTaskRemoveFromEventList>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d013      	beq.n	80084f8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80084d0:	4b3f      	ldr	r3, [pc, #252]	@ (80085d0 <xQueueGenericSend+0x210>)
 80084d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084d6:	601a      	str	r2, [r3, #0]
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	e00a      	b.n	80084f8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80084e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d007      	beq.n	80084f8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80084e8:	4b39      	ldr	r3, [pc, #228]	@ (80085d0 <xQueueGenericSend+0x210>)
 80084ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80084f8:	f001 ffb6 	bl	800a468 <vPortExitCritical>
				return pdPASS;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e063      	b.n	80085c8 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d103      	bne.n	800850e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008506:	f001 ffaf 	bl	800a468 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800850a:	2300      	movs	r3, #0
 800850c:	e05c      	b.n	80085c8 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800850e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008510:	2b00      	cmp	r3, #0
 8008512:	d106      	bne.n	8008522 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008514:	f107 0314 	add.w	r3, r7, #20
 8008518:	4618      	mov	r0, r3
 800851a:	f001 fab7 	bl	8009a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800851e:	2301      	movs	r3, #1
 8008520:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008522:	f001 ffa1 	bl	800a468 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008526:	f001 f831 	bl	800958c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800852a:	f001 ff67 	bl	800a3fc <vPortEnterCritical>
 800852e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008530:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008534:	b25b      	sxtb	r3, r3
 8008536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800853a:	d103      	bne.n	8008544 <xQueueGenericSend+0x184>
 800853c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853e:	2200      	movs	r2, #0
 8008540:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008546:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800854a:	b25b      	sxtb	r3, r3
 800854c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008550:	d103      	bne.n	800855a <xQueueGenericSend+0x19a>
 8008552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008554:	2200      	movs	r2, #0
 8008556:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800855a:	f001 ff85 	bl	800a468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800855e:	1d3a      	adds	r2, r7, #4
 8008560:	f107 0314 	add.w	r3, r7, #20
 8008564:	4611      	mov	r1, r2
 8008566:	4618      	mov	r0, r3
 8008568:	f001 faa6 	bl	8009ab8 <xTaskCheckForTimeOut>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d124      	bne.n	80085bc <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008572:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008574:	f000 fd02 	bl	8008f7c <prvIsQueueFull>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d018      	beq.n	80085b0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800857e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008580:	3310      	adds	r3, #16
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	4611      	mov	r1, r2
 8008586:	4618      	mov	r0, r3
 8008588:	f001 f9f2 	bl	8009970 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800858c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800858e:	f000 fc8d 	bl	8008eac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008592:	f001 f809 	bl	80095a8 <xTaskResumeAll>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	f47f af7c 	bne.w	8008496 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800859e:	4b0c      	ldr	r3, [pc, #48]	@ (80085d0 <xQueueGenericSend+0x210>)
 80085a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	f3bf 8f4f 	dsb	sy
 80085aa:	f3bf 8f6f 	isb	sy
 80085ae:	e772      	b.n	8008496 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80085b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085b2:	f000 fc7b 	bl	8008eac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80085b6:	f000 fff7 	bl	80095a8 <xTaskResumeAll>
 80085ba:	e76c      	b.n	8008496 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80085bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085be:	f000 fc75 	bl	8008eac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80085c2:	f000 fff1 	bl	80095a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80085c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3738      	adds	r7, #56	@ 0x38
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	e000ed04 	.word	0xe000ed04

080085d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08e      	sub	sp, #56	@ 0x38
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80085e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10d      	bne.n	8008608 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	b672      	cpsid	i
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	b662      	cpsie	i
 8008600:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008602:	bf00      	nop
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d103      	bne.n	8008616 <xQueueGenericSendFromISR+0x42>
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <xQueueGenericSendFromISR+0x46>
 8008616:	2301      	movs	r3, #1
 8008618:	e000      	b.n	800861c <xQueueGenericSendFromISR+0x48>
 800861a:	2300      	movs	r3, #0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10d      	bne.n	800863c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008624:	b672      	cpsid	i
 8008626:	f383 8811 	msr	BASEPRI, r3
 800862a:	f3bf 8f6f 	isb	sy
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	b662      	cpsie	i
 8008634:	623b      	str	r3, [r7, #32]
}
 8008636:	bf00      	nop
 8008638:	bf00      	nop
 800863a:	e7fd      	b.n	8008638 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	2b02      	cmp	r3, #2
 8008640:	d103      	bne.n	800864a <xQueueGenericSendFromISR+0x76>
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008646:	2b01      	cmp	r3, #1
 8008648:	d101      	bne.n	800864e <xQueueGenericSendFromISR+0x7a>
 800864a:	2301      	movs	r3, #1
 800864c:	e000      	b.n	8008650 <xQueueGenericSendFromISR+0x7c>
 800864e:	2300      	movs	r3, #0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d10d      	bne.n	8008670 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8008654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008658:	b672      	cpsid	i
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	b662      	cpsie	i
 8008668:	61fb      	str	r3, [r7, #28]
}
 800866a:	bf00      	nop
 800866c:	bf00      	nop
 800866e:	e7fd      	b.n	800866c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008670:	f001 ffac 	bl	800a5cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008674:	f3ef 8211 	mrs	r2, BASEPRI
 8008678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867c:	b672      	cpsid	i
 800867e:	f383 8811 	msr	BASEPRI, r3
 8008682:	f3bf 8f6f 	isb	sy
 8008686:	f3bf 8f4f 	dsb	sy
 800868a:	b662      	cpsie	i
 800868c:	61ba      	str	r2, [r7, #24]
 800868e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008690:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008692:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800869c:	429a      	cmp	r2, r3
 800869e:	d302      	bcc.n	80086a6 <xQueueGenericSendFromISR+0xd2>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d12c      	bne.n	8008700 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80086a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80086b0:	683a      	ldr	r2, [r7, #0]
 80086b2:	68b9      	ldr	r1, [r7, #8]
 80086b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086b6:	f000 fb69 	bl	8008d8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80086ba:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80086be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c2:	d112      	bne.n	80086ea <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d016      	beq.n	80086fa <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ce:	3324      	adds	r3, #36	@ 0x24
 80086d0:	4618      	mov	r0, r3
 80086d2:	f001 f975 	bl	80099c0 <xTaskRemoveFromEventList>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00e      	beq.n	80086fa <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00b      	beq.n	80086fa <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	e007      	b.n	80086fa <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80086ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086ee:	3301      	adds	r3, #1
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	b25a      	sxtb	r2, r3
 80086f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80086fa:	2301      	movs	r3, #1
 80086fc:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80086fe:	e001      	b.n	8008704 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008700:	2300      	movs	r3, #0
 8008702:	637b      	str	r3, [r7, #52]	@ 0x34
 8008704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008706:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800870e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008712:	4618      	mov	r0, r3
 8008714:	3738      	adds	r7, #56	@ 0x38
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}

0800871a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b08e      	sub	sp, #56	@ 0x38
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
 8008722:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	2b00      	cmp	r3, #0
 800872c:	d10d      	bne.n	800874a <xQueueGiveFromISR+0x30>
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008732:	b672      	cpsid	i
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	b662      	cpsie	i
 8008742:	623b      	str	r3, [r7, #32]
}
 8008744:	bf00      	nop
 8008746:	bf00      	nop
 8008748:	e7fd      	b.n	8008746 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00d      	beq.n	800876e <xQueueGiveFromISR+0x54>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008756:	b672      	cpsid	i
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	b662      	cpsie	i
 8008766:	61fb      	str	r3, [r7, #28]
}
 8008768:	bf00      	nop
 800876a:	bf00      	nop
 800876c:	e7fd      	b.n	800876a <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d103      	bne.n	800877e <xQueueGiveFromISR+0x64>
 8008776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d101      	bne.n	8008782 <xQueueGiveFromISR+0x68>
 800877e:	2301      	movs	r3, #1
 8008780:	e000      	b.n	8008784 <xQueueGiveFromISR+0x6a>
 8008782:	2300      	movs	r3, #0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10d      	bne.n	80087a4 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8008788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878c:	b672      	cpsid	i
 800878e:	f383 8811 	msr	BASEPRI, r3
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	b662      	cpsie	i
 800879c:	61bb      	str	r3, [r7, #24]
}
 800879e:	bf00      	nop
 80087a0:	bf00      	nop
 80087a2:	e7fd      	b.n	80087a0 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80087a4:	f001 ff12 	bl	800a5cc <vPortValidateInterruptPriority>
	__asm volatile
 80087a8:	f3ef 8211 	mrs	r2, BASEPRI
 80087ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b0:	b672      	cpsid	i
 80087b2:	f383 8811 	msr	BASEPRI, r3
 80087b6:	f3bf 8f6f 	isb	sy
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	b662      	cpsie	i
 80087c0:	617a      	str	r2, [r7, #20]
 80087c2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80087c4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80087c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087cc:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80087ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d22b      	bcs.n	8008830 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80087d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e4:	1c5a      	adds	r2, r3, #1
 80087e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80087ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f2:	d112      	bne.n	800881a <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d016      	beq.n	800882a <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	3324      	adds	r3, #36	@ 0x24
 8008800:	4618      	mov	r0, r3
 8008802:	f001 f8dd 	bl	80099c0 <xTaskRemoveFromEventList>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00e      	beq.n	800882a <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d00b      	beq.n	800882a <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2201      	movs	r2, #1
 8008816:	601a      	str	r2, [r3, #0]
 8008818:	e007      	b.n	800882a <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800881a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800881e:	3301      	adds	r3, #1
 8008820:	b2db      	uxtb	r3, r3
 8008822:	b25a      	sxtb	r2, r3
 8008824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008826:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800882a:	2301      	movs	r3, #1
 800882c:	637b      	str	r3, [r7, #52]	@ 0x34
 800882e:	e001      	b.n	8008834 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008830:	2300      	movs	r3, #0
 8008832:	637b      	str	r3, [r7, #52]	@ 0x34
 8008834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008836:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f383 8811 	msr	BASEPRI, r3
}
 800883e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008842:	4618      	mov	r0, r3
 8008844:	3738      	adds	r7, #56	@ 0x38
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
	...

0800884c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b08c      	sub	sp, #48	@ 0x30
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008858:	2300      	movs	r3, #0
 800885a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10d      	bne.n	8008882 <xQueueReceive+0x36>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	b672      	cpsid	i
 800886c:	f383 8811 	msr	BASEPRI, r3
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	f3bf 8f4f 	dsb	sy
 8008878:	b662      	cpsie	i
 800887a:	623b      	str	r3, [r7, #32]
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	e7fd      	b.n	800887e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d103      	bne.n	8008890 <xQueueReceive+0x44>
 8008888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <xQueueReceive+0x48>
 8008890:	2301      	movs	r3, #1
 8008892:	e000      	b.n	8008896 <xQueueReceive+0x4a>
 8008894:	2300      	movs	r3, #0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d10d      	bne.n	80088b6 <xQueueReceive+0x6a>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889e:	b672      	cpsid	i
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	b662      	cpsie	i
 80088ae:	61fb      	str	r3, [r7, #28]
}
 80088b0:	bf00      	nop
 80088b2:	bf00      	nop
 80088b4:	e7fd      	b.n	80088b2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088b6:	f001 fa51 	bl	8009d5c <xTaskGetSchedulerState>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d102      	bne.n	80088c6 <xQueueReceive+0x7a>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <xQueueReceive+0x7e>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e000      	b.n	80088cc <xQueueReceive+0x80>
 80088ca:	2300      	movs	r3, #0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d10d      	bne.n	80088ec <xQueueReceive+0xa0>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d4:	b672      	cpsid	i
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	b662      	cpsie	i
 80088e4:	61bb      	str	r3, [r7, #24]
}
 80088e6:	bf00      	nop
 80088e8:	bf00      	nop
 80088ea:	e7fd      	b.n	80088e8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80088ec:	f001 fd86 	bl	800a3fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01f      	beq.n	800893c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80088fc:	68b9      	ldr	r1, [r7, #8]
 80088fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008900:	f000 faae 	bl	8008e60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008906:	1e5a      	subs	r2, r3, #1
 8008908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800890c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00f      	beq.n	8008934 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008916:	3310      	adds	r3, #16
 8008918:	4618      	mov	r0, r3
 800891a:	f001 f851 	bl	80099c0 <xTaskRemoveFromEventList>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d007      	beq.n	8008934 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008924:	4b3c      	ldr	r3, [pc, #240]	@ (8008a18 <xQueueReceive+0x1cc>)
 8008926:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008934:	f001 fd98 	bl	800a468 <vPortExitCritical>
				return pdPASS;
 8008938:	2301      	movs	r3, #1
 800893a:	e069      	b.n	8008a10 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d103      	bne.n	800894a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008942:	f001 fd91 	bl	800a468 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008946:	2300      	movs	r3, #0
 8008948:	e062      	b.n	8008a10 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800894a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800894c:	2b00      	cmp	r3, #0
 800894e:	d106      	bne.n	800895e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008950:	f107 0310 	add.w	r3, r7, #16
 8008954:	4618      	mov	r0, r3
 8008956:	f001 f899 	bl	8009a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800895a:	2301      	movs	r3, #1
 800895c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800895e:	f001 fd83 	bl	800a468 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008962:	f000 fe13 	bl	800958c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008966:	f001 fd49 	bl	800a3fc <vPortEnterCritical>
 800896a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008970:	b25b      	sxtb	r3, r3
 8008972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008976:	d103      	bne.n	8008980 <xQueueReceive+0x134>
 8008978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008982:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008986:	b25b      	sxtb	r3, r3
 8008988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800898c:	d103      	bne.n	8008996 <xQueueReceive+0x14a>
 800898e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008990:	2200      	movs	r2, #0
 8008992:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008996:	f001 fd67 	bl	800a468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800899a:	1d3a      	adds	r2, r7, #4
 800899c:	f107 0310 	add.w	r3, r7, #16
 80089a0:	4611      	mov	r1, r2
 80089a2:	4618      	mov	r0, r3
 80089a4:	f001 f888 	bl	8009ab8 <xTaskCheckForTimeOut>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d123      	bne.n	80089f6 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b0:	f000 face 	bl	8008f50 <prvIsQueueEmpty>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d017      	beq.n	80089ea <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80089ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089bc:	3324      	adds	r3, #36	@ 0x24
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	4611      	mov	r1, r2
 80089c2:	4618      	mov	r0, r3
 80089c4:	f000 ffd4 	bl	8009970 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80089c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ca:	f000 fa6f 	bl	8008eac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80089ce:	f000 fdeb 	bl	80095a8 <xTaskResumeAll>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d189      	bne.n	80088ec <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80089d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008a18 <xQueueReceive+0x1cc>)
 80089da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	e780      	b.n	80088ec <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80089ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ec:	f000 fa5e 	bl	8008eac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089f0:	f000 fdda 	bl	80095a8 <xTaskResumeAll>
 80089f4:	e77a      	b.n	80088ec <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80089f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089f8:	f000 fa58 	bl	8008eac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089fc:	f000 fdd4 	bl	80095a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a02:	f000 faa5 	bl	8008f50 <prvIsQueueEmpty>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f43f af6f 	beq.w	80088ec <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a0e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3730      	adds	r7, #48	@ 0x30
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	e000ed04 	.word	0xe000ed04

08008a1c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b08e      	sub	sp, #56	@ 0x38
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008a26:	2300      	movs	r3, #0
 8008a28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d10d      	bne.n	8008a54 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8008a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3c:	b672      	cpsid	i
 8008a3e:	f383 8811 	msr	BASEPRI, r3
 8008a42:	f3bf 8f6f 	isb	sy
 8008a46:	f3bf 8f4f 	dsb	sy
 8008a4a:	b662      	cpsie	i
 8008a4c:	623b      	str	r3, [r7, #32]
}
 8008a4e:	bf00      	nop
 8008a50:	bf00      	nop
 8008a52:	e7fd      	b.n	8008a50 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d00d      	beq.n	8008a78 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	b672      	cpsid	i
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	b662      	cpsie	i
 8008a70:	61fb      	str	r3, [r7, #28]
}
 8008a72:	bf00      	nop
 8008a74:	bf00      	nop
 8008a76:	e7fd      	b.n	8008a74 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a78:	f001 f970 	bl	8009d5c <xTaskGetSchedulerState>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d102      	bne.n	8008a88 <xQueueSemaphoreTake+0x6c>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d101      	bne.n	8008a8c <xQueueSemaphoreTake+0x70>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e000      	b.n	8008a8e <xQueueSemaphoreTake+0x72>
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10d      	bne.n	8008aae <xQueueSemaphoreTake+0x92>
	__asm volatile
 8008a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a96:	b672      	cpsid	i
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	b662      	cpsie	i
 8008aa6:	61bb      	str	r3, [r7, #24]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008aae:	f001 fca5 	bl	800a3fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d024      	beq.n	8008b08 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac0:	1e5a      	subs	r2, r3, #1
 8008ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d104      	bne.n	8008ad8 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008ace:	f001 fb0f 	bl	800a0f0 <pvTaskIncrementMutexHeldCount>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00f      	beq.n	8008b00 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae2:	3310      	adds	r3, #16
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 ff6b 	bl	80099c0 <xTaskRemoveFromEventList>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d007      	beq.n	8008b00 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008af0:	4b55      	ldr	r3, [pc, #340]	@ (8008c48 <xQueueSemaphoreTake+0x22c>)
 8008af2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008af6:	601a      	str	r2, [r3, #0]
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008b00:	f001 fcb2 	bl	800a468 <vPortExitCritical>
				return pdPASS;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e09a      	b.n	8008c3e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d114      	bne.n	8008b38 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00d      	beq.n	8008b30 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8008b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b18:	b672      	cpsid	i
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	b662      	cpsie	i
 8008b28:	617b      	str	r3, [r7, #20]
}
 8008b2a:	bf00      	nop
 8008b2c:	bf00      	nop
 8008b2e:	e7fd      	b.n	8008b2c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008b30:	f001 fc9a 	bl	800a468 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008b34:	2300      	movs	r3, #0
 8008b36:	e082      	b.n	8008c3e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d106      	bne.n	8008b4c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b3e:	f107 030c 	add.w	r3, r7, #12
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 ffa2 	bl	8009a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b4c:	f001 fc8c 	bl	800a468 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b50:	f000 fd1c 	bl	800958c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b54:	f001 fc52 	bl	800a3fc <vPortEnterCritical>
 8008b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b5e:	b25b      	sxtb	r3, r3
 8008b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b64:	d103      	bne.n	8008b6e <xQueueSemaphoreTake+0x152>
 8008b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b74:	b25b      	sxtb	r3, r3
 8008b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b7a:	d103      	bne.n	8008b84 <xQueueSemaphoreTake+0x168>
 8008b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b84:	f001 fc70 	bl	800a468 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b88:	463a      	mov	r2, r7
 8008b8a:	f107 030c 	add.w	r3, r7, #12
 8008b8e:	4611      	mov	r1, r2
 8008b90:	4618      	mov	r0, r3
 8008b92:	f000 ff91 	bl	8009ab8 <xTaskCheckForTimeOut>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d132      	bne.n	8008c02 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b9e:	f000 f9d7 	bl	8008f50 <prvIsQueueEmpty>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d026      	beq.n	8008bf6 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d109      	bne.n	8008bc4 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8008bb0:	f001 fc24 	bl	800a3fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f001 f8ed 	bl	8009d98 <xTaskPriorityInherit>
 8008bbe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008bc0:	f001 fc52 	bl	800a468 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bc6:	3324      	adds	r3, #36	@ 0x24
 8008bc8:	683a      	ldr	r2, [r7, #0]
 8008bca:	4611      	mov	r1, r2
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f000 fecf 	bl	8009970 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008bd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008bd4:	f000 f96a 	bl	8008eac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008bd8:	f000 fce6 	bl	80095a8 <xTaskResumeAll>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f47f af65 	bne.w	8008aae <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8008be4:	4b18      	ldr	r3, [pc, #96]	@ (8008c48 <xQueueSemaphoreTake+0x22c>)
 8008be6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bea:	601a      	str	r2, [r3, #0]
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	f3bf 8f6f 	isb	sy
 8008bf4:	e75b      	b.n	8008aae <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008bf6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008bf8:	f000 f958 	bl	8008eac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008bfc:	f000 fcd4 	bl	80095a8 <xTaskResumeAll>
 8008c00:	e755      	b.n	8008aae <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008c02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008c04:	f000 f952 	bl	8008eac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c08:	f000 fcce 	bl	80095a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008c0e:	f000 f99f 	bl	8008f50 <prvIsQueueEmpty>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f43f af4a 	beq.w	8008aae <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00d      	beq.n	8008c3c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8008c20:	f001 fbec 	bl	800a3fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008c24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008c26:	f000 f899 	bl	8008d5c <prvGetDisinheritPriorityAfterTimeout>
 8008c2a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c32:	4618      	mov	r0, r3
 8008c34:	f001 f9bc 	bl	8009fb0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008c38:	f001 fc16 	bl	800a468 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008c3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3738      	adds	r7, #56	@ 0x38
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	e000ed04 	.word	0xe000ed04

08008c4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08e      	sub	sp, #56	@ 0x38
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d10d      	bne.n	8008c7e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c66:	b672      	cpsid	i
 8008c68:	f383 8811 	msr	BASEPRI, r3
 8008c6c:	f3bf 8f6f 	isb	sy
 8008c70:	f3bf 8f4f 	dsb	sy
 8008c74:	b662      	cpsie	i
 8008c76:	623b      	str	r3, [r7, #32]
}
 8008c78:	bf00      	nop
 8008c7a:	bf00      	nop
 8008c7c:	e7fd      	b.n	8008c7a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d103      	bne.n	8008c8c <xQueueReceiveFromISR+0x40>
 8008c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d101      	bne.n	8008c90 <xQueueReceiveFromISR+0x44>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e000      	b.n	8008c92 <xQueueReceiveFromISR+0x46>
 8008c90:	2300      	movs	r3, #0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10d      	bne.n	8008cb2 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	b672      	cpsid	i
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	b662      	cpsie	i
 8008caa:	61fb      	str	r3, [r7, #28]
}
 8008cac:	bf00      	nop
 8008cae:	bf00      	nop
 8008cb0:	e7fd      	b.n	8008cae <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008cb2:	f001 fc8b 	bl	800a5cc <vPortValidateInterruptPriority>
	__asm volatile
 8008cb6:	f3ef 8211 	mrs	r2, BASEPRI
 8008cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cbe:	b672      	cpsid	i
 8008cc0:	f383 8811 	msr	BASEPRI, r3
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	f3bf 8f4f 	dsb	sy
 8008ccc:	b662      	cpsie	i
 8008cce:	61ba      	str	r2, [r7, #24]
 8008cd0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008cd2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cda:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d02f      	beq.n	8008d42 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008cec:	68b9      	ldr	r1, [r7, #8]
 8008cee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cf0:	f000 f8b6 	bl	8008e60 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	1e5a      	subs	r2, r3, #1
 8008cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008cfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d04:	d112      	bne.n	8008d2c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d016      	beq.n	8008d3c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d10:	3310      	adds	r3, #16
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 fe54 	bl	80099c0 <xTaskRemoveFromEventList>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00e      	beq.n	8008d3c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00b      	beq.n	8008d3c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	601a      	str	r2, [r3, #0]
 8008d2a:	e007      	b.n	8008d3c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d30:	3301      	adds	r3, #1
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	b25a      	sxtb	r2, r3
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d40:	e001      	b.n	8008d46 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8008d42:	2300      	movs	r3, #0
 8008d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d48:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	f383 8811 	msr	BASEPRI, r3
}
 8008d50:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3738      	adds	r7, #56	@ 0x38
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d006      	beq.n	8008d7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f1c3 0307 	rsb	r3, r3, #7
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	e001      	b.n	8008d7e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
	}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b086      	sub	sp, #24
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d10d      	bne.n	8008dc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d14d      	bne.n	8008e4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	689b      	ldr	r3, [r3, #8]
 8008db6:	4618      	mov	r0, r3
 8008db8:	f001 f86e 	bl	8009e98 <xTaskPriorityDisinherit>
 8008dbc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	609a      	str	r2, [r3, #8]
 8008dc4:	e043      	b.n	8008e4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d119      	bne.n	8008e00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6858      	ldr	r0, [r3, #4]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	68b9      	ldr	r1, [r7, #8]
 8008dd8:	f00e f9ef 	bl	80171ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	685a      	ldr	r2, [r3, #4]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de4:	441a      	add	r2, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685a      	ldr	r2, [r3, #4]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d32b      	bcc.n	8008e4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	605a      	str	r2, [r3, #4]
 8008dfe:	e026      	b.n	8008e4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	68d8      	ldr	r0, [r3, #12]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e08:	461a      	mov	r2, r3
 8008e0a:	68b9      	ldr	r1, [r7, #8]
 8008e0c:	f00e f9d5 	bl	80171ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	68da      	ldr	r2, [r3, #12]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e18:	425b      	negs	r3, r3
 8008e1a:	441a      	add	r2, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	68da      	ldr	r2, [r3, #12]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d207      	bcs.n	8008e3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	689a      	ldr	r2, [r3, #8]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e34:	425b      	negs	r3, r3
 8008e36:	441a      	add	r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d105      	bne.n	8008e4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d002      	beq.n	8008e4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	3b01      	subs	r3, #1
 8008e4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	1c5a      	adds	r2, r3, #1
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008e56:	697b      	ldr	r3, [r7, #20]
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b082      	sub	sp, #8
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d018      	beq.n	8008ea4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	68da      	ldr	r2, [r3, #12]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e7a:	441a      	add	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	68da      	ldr	r2, [r3, #12]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d303      	bcc.n	8008e94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	68d9      	ldr	r1, [r3, #12]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	6838      	ldr	r0, [r7, #0]
 8008ea0:	f00e f98b 	bl	80171ba <memcpy>
	}
}
 8008ea4:	bf00      	nop
 8008ea6:	3708      	adds	r7, #8
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008eb4:	f001 faa2 	bl	800a3fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ebe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ec0:	e011      	b.n	8008ee6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d012      	beq.n	8008ef0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	3324      	adds	r3, #36	@ 0x24
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 fd76 	bl	80099c0 <xTaskRemoveFromEventList>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d001      	beq.n	8008ede <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008eda:	f000 fe55 	bl	8009b88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ede:	7bfb      	ldrb	r3, [r7, #15]
 8008ee0:	3b01      	subs	r3, #1
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	dce9      	bgt.n	8008ec2 <prvUnlockQueue+0x16>
 8008eee:	e000      	b.n	8008ef2 <prvUnlockQueue+0x46>
					break;
 8008ef0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	22ff      	movs	r2, #255	@ 0xff
 8008ef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008efa:	f001 fab5 	bl	800a468 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008efe:	f001 fa7d 	bl	800a3fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f0a:	e011      	b.n	8008f30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d012      	beq.n	8008f3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	3310      	adds	r3, #16
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f000 fd51 	bl	80099c0 <xTaskRemoveFromEventList>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d001      	beq.n	8008f28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f24:	f000 fe30 	bl	8009b88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008f28:	7bbb      	ldrb	r3, [r7, #14]
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dce9      	bgt.n	8008f0c <prvUnlockQueue+0x60>
 8008f38:	e000      	b.n	8008f3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	22ff      	movs	r2, #255	@ 0xff
 8008f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008f44:	f001 fa90 	bl	800a468 <vPortExitCritical>
}
 8008f48:	bf00      	nop
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f58:	f001 fa50 	bl	800a3fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d102      	bne.n	8008f6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008f64:	2301      	movs	r3, #1
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	e001      	b.n	8008f6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f6e:	f001 fa7b 	bl	800a468 <vPortExitCritical>

	return xReturn;
 8008f72:	68fb      	ldr	r3, [r7, #12]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f84:	f001 fa3a 	bl	800a3fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d102      	bne.n	8008f9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008f94:	2301      	movs	r3, #1
 8008f96:	60fb      	str	r3, [r7, #12]
 8008f98:	e001      	b.n	8008f9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f9e:	f001 fa63 	bl	800a468 <vPortExitCritical>

	return xReturn;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08e      	sub	sp, #56	@ 0x38
 8008fb0:	af04      	add	r7, sp, #16
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10d      	bne.n	8008fdc <xTaskCreateStatic+0x30>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	b672      	cpsid	i
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	b662      	cpsie	i
 8008fd4:	623b      	str	r3, [r7, #32]
}
 8008fd6:	bf00      	nop
 8008fd8:	bf00      	nop
 8008fda:	e7fd      	b.n	8008fd8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d10d      	bne.n	8008ffe <xTaskCreateStatic+0x52>
	__asm volatile
 8008fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe6:	b672      	cpsid	i
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	b662      	cpsie	i
 8008ff6:	61fb      	str	r3, [r7, #28]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ffe:	23a0      	movs	r3, #160	@ 0xa0
 8009000:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	2ba0      	cmp	r3, #160	@ 0xa0
 8009006:	d00d      	beq.n	8009024 <xTaskCreateStatic+0x78>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900c:	b672      	cpsid	i
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	b662      	cpsie	i
 800901c:	61bb      	str	r3, [r7, #24]
}
 800901e:	bf00      	nop
 8009020:	bf00      	nop
 8009022:	e7fd      	b.n	8009020 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009024:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009028:	2b00      	cmp	r3, #0
 800902a:	d01e      	beq.n	800906a <xTaskCreateStatic+0xbe>
 800902c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800902e:	2b00      	cmp	r3, #0
 8009030:	d01b      	beq.n	800906a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009034:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009038:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800903a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800903c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903e:	2202      	movs	r2, #2
 8009040:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009044:	2300      	movs	r3, #0
 8009046:	9303      	str	r3, [sp, #12]
 8009048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904a:	9302      	str	r3, [sp, #8]
 800904c:	f107 0314 	add.w	r3, r7, #20
 8009050:	9301      	str	r3, [sp, #4]
 8009052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	68b9      	ldr	r1, [r7, #8]
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	f000 f851 	bl	8009104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009062:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009064:	f000 f8f0 	bl	8009248 <prvAddNewTaskToReadyList>
 8009068:	e001      	b.n	800906e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800906a:	2300      	movs	r3, #0
 800906c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800906e:	697b      	ldr	r3, [r7, #20]
	}
 8009070:	4618      	mov	r0, r3
 8009072:	3728      	adds	r7, #40	@ 0x28
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009078:	b580      	push	{r7, lr}
 800907a:	b08c      	sub	sp, #48	@ 0x30
 800907c:	af04      	add	r7, sp, #16
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	603b      	str	r3, [r7, #0]
 8009084:	4613      	mov	r3, r2
 8009086:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009088:	88fb      	ldrh	r3, [r7, #6]
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4618      	mov	r0, r3
 800908e:	f001 fae3 	bl	800a658 <pvPortMalloc>
 8009092:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00e      	beq.n	80090b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800909a:	20a0      	movs	r0, #160	@ 0xa0
 800909c:	f001 fadc 	bl	800a658 <pvPortMalloc>
 80090a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	697a      	ldr	r2, [r7, #20]
 80090ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80090ae:	e005      	b.n	80090bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80090b0:	6978      	ldr	r0, [r7, #20]
 80090b2:	f001 fb9f 	bl	800a7f4 <vPortFree>
 80090b6:	e001      	b.n	80090bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80090b8:	2300      	movs	r3, #0
 80090ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d017      	beq.n	80090f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80090ca:	88fa      	ldrh	r2, [r7, #6]
 80090cc:	2300      	movs	r3, #0
 80090ce:	9303      	str	r3, [sp, #12]
 80090d0:	69fb      	ldr	r3, [r7, #28]
 80090d2:	9302      	str	r3, [sp, #8]
 80090d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d6:	9301      	str	r3, [sp, #4]
 80090d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	68b9      	ldr	r1, [r7, #8]
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f000 f80f 	bl	8009104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80090e6:	69f8      	ldr	r0, [r7, #28]
 80090e8:	f000 f8ae 	bl	8009248 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80090ec:	2301      	movs	r3, #1
 80090ee:	61bb      	str	r3, [r7, #24]
 80090f0:	e002      	b.n	80090f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80090f2:	f04f 33ff 	mov.w	r3, #4294967295
 80090f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80090f8:	69bb      	ldr	r3, [r7, #24]
	}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3720      	adds	r7, #32
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
	...

08009104 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b088      	sub	sp, #32
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
 8009110:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800911c:	440b      	add	r3, r1
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	4413      	add	r3, r2
 8009122:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	f023 0307 	bic.w	r3, r3, #7
 800912a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	f003 0307 	and.w	r3, r3, #7
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00d      	beq.n	8009152 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8009136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913a:	b672      	cpsid	i
 800913c:	f383 8811 	msr	BASEPRI, r3
 8009140:	f3bf 8f6f 	isb	sy
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	b662      	cpsie	i
 800914a:	617b      	str	r3, [r7, #20]
}
 800914c:	bf00      	nop
 800914e:	bf00      	nop
 8009150:	e7fd      	b.n	800914e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d01f      	beq.n	8009198 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009158:	2300      	movs	r3, #0
 800915a:	61fb      	str	r3, [r7, #28]
 800915c:	e012      	b.n	8009184 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	4413      	add	r3, r2
 8009164:	7819      	ldrb	r1, [r3, #0]
 8009166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	4413      	add	r3, r2
 800916c:	3334      	adds	r3, #52	@ 0x34
 800916e:	460a      	mov	r2, r1
 8009170:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009172:	68ba      	ldr	r2, [r7, #8]
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	4413      	add	r3, r2
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d006      	beq.n	800918c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	3301      	adds	r3, #1
 8009182:	61fb      	str	r3, [r7, #28]
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	2b0f      	cmp	r3, #15
 8009188:	d9e9      	bls.n	800915e <prvInitialiseNewTask+0x5a>
 800918a:	e000      	b.n	800918e <prvInitialiseNewTask+0x8a>
			{
				break;
 800918c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800918e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009190:	2200      	movs	r2, #0
 8009192:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009196:	e003      	b.n	80091a0 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919a:	2200      	movs	r2, #0
 800919c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80091a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a2:	2b06      	cmp	r3, #6
 80091a4:	d901      	bls.n	80091aa <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80091a6:	2306      	movs	r3, #6
 80091a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80091b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091b4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80091b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b8:	2200      	movs	r2, #0
 80091ba:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80091bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091be:	3304      	adds	r3, #4
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7fe fec7 	bl	8007f54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	3318      	adds	r3, #24
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7fe fec2 	bl	8007f54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80091d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d8:	f1c3 0207 	rsb	r2, r3, #7
 80091dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80091e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80091e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e8:	2200      	movs	r2, #0
 80091ea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80091ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f0:	2200      	movs	r2, #0
 80091f2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	334c      	adds	r3, #76	@ 0x4c
 80091fa:	224c      	movs	r2, #76	@ 0x4c
 80091fc:	2100      	movs	r1, #0
 80091fe:	4618      	mov	r0, r3
 8009200:	f00d fe44 	bl	8016e8c <memset>
 8009204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009206:	4a0d      	ldr	r2, [pc, #52]	@ (800923c <prvInitialiseNewTask+0x138>)
 8009208:	651a      	str	r2, [r3, #80]	@ 0x50
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	4a0c      	ldr	r2, [pc, #48]	@ (8009240 <prvInitialiseNewTask+0x13c>)
 800920e:	655a      	str	r2, [r3, #84]	@ 0x54
 8009210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009212:	4a0c      	ldr	r2, [pc, #48]	@ (8009244 <prvInitialiseNewTask+0x140>)
 8009214:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	68f9      	ldr	r1, [r7, #12]
 800921a:	69b8      	ldr	r0, [r7, #24]
 800921c:	f000 ffe2 	bl	800a1e4 <pxPortInitialiseStack>
 8009220:	4602      	mov	r2, r0
 8009222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009224:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009228:	2b00      	cmp	r3, #0
 800922a:	d002      	beq.n	8009232 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800922c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009230:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009232:	bf00      	nop
 8009234:	3720      	adds	r7, #32
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	2000c948 	.word	0x2000c948
 8009240:	2000c9b0 	.word	0x2000c9b0
 8009244:	2000ca18 	.word	0x2000ca18

08009248 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009250:	f001 f8d4 	bl	800a3fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009254:	4b2a      	ldr	r3, [pc, #168]	@ (8009300 <prvAddNewTaskToReadyList+0xb8>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	3301      	adds	r3, #1
 800925a:	4a29      	ldr	r2, [pc, #164]	@ (8009300 <prvAddNewTaskToReadyList+0xb8>)
 800925c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800925e:	4b29      	ldr	r3, [pc, #164]	@ (8009304 <prvAddNewTaskToReadyList+0xbc>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d109      	bne.n	800927a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009266:	4a27      	ldr	r2, [pc, #156]	@ (8009304 <prvAddNewTaskToReadyList+0xbc>)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800926c:	4b24      	ldr	r3, [pc, #144]	@ (8009300 <prvAddNewTaskToReadyList+0xb8>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d110      	bne.n	8009296 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009274:	f000 fcac 	bl	8009bd0 <prvInitialiseTaskLists>
 8009278:	e00d      	b.n	8009296 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800927a:	4b23      	ldr	r3, [pc, #140]	@ (8009308 <prvAddNewTaskToReadyList+0xc0>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d109      	bne.n	8009296 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009282:	4b20      	ldr	r3, [pc, #128]	@ (8009304 <prvAddNewTaskToReadyList+0xbc>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800928c:	429a      	cmp	r2, r3
 800928e:	d802      	bhi.n	8009296 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009290:	4a1c      	ldr	r2, [pc, #112]	@ (8009304 <prvAddNewTaskToReadyList+0xbc>)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009296:	4b1d      	ldr	r3, [pc, #116]	@ (800930c <prvAddNewTaskToReadyList+0xc4>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3301      	adds	r3, #1
 800929c:	4a1b      	ldr	r2, [pc, #108]	@ (800930c <prvAddNewTaskToReadyList+0xc4>)
 800929e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a4:	2201      	movs	r2, #1
 80092a6:	409a      	lsls	r2, r3
 80092a8:	4b19      	ldr	r3, [pc, #100]	@ (8009310 <prvAddNewTaskToReadyList+0xc8>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	4a18      	ldr	r2, [pc, #96]	@ (8009310 <prvAddNewTaskToReadyList+0xc8>)
 80092b0:	6013      	str	r3, [r2, #0]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092b6:	4613      	mov	r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	4413      	add	r3, r2
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	4a15      	ldr	r2, [pc, #84]	@ (8009314 <prvAddNewTaskToReadyList+0xcc>)
 80092c0:	441a      	add	r2, r3
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	3304      	adds	r3, #4
 80092c6:	4619      	mov	r1, r3
 80092c8:	4610      	mov	r0, r2
 80092ca:	f7fe fe50 	bl	8007f6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80092ce:	f001 f8cb 	bl	800a468 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80092d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009308 <prvAddNewTaskToReadyList+0xc0>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00e      	beq.n	80092f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80092da:	4b0a      	ldr	r3, [pc, #40]	@ (8009304 <prvAddNewTaskToReadyList+0xbc>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d207      	bcs.n	80092f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80092e8:	4b0b      	ldr	r3, [pc, #44]	@ (8009318 <prvAddNewTaskToReadyList+0xd0>)
 80092ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092ee:	601a      	str	r2, [r3, #0]
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092f8:	bf00      	nop
 80092fa:	3708      	adds	r7, #8
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}
 8009300:	20005494 	.word	0x20005494
 8009304:	20005394 	.word	0x20005394
 8009308:	200054a0 	.word	0x200054a0
 800930c:	200054b0 	.word	0x200054b0
 8009310:	2000549c 	.word	0x2000549c
 8009314:	20005398 	.word	0x20005398
 8009318:	e000ed04 	.word	0xe000ed04

0800931c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009324:	f001 f86a 	bl	800a3fc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d102      	bne.n	8009334 <vTaskDelete+0x18>
 800932e:	4b3a      	ldr	r3, [pc, #232]	@ (8009418 <vTaskDelete+0xfc>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	e000      	b.n	8009336 <vTaskDelete+0x1a>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	3304      	adds	r3, #4
 800933c:	4618      	mov	r0, r3
 800933e:	f7fe fe73 	bl	8008028 <uxListRemove>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d115      	bne.n	8009374 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800934c:	4933      	ldr	r1, [pc, #204]	@ (800941c <vTaskDelete+0x100>)
 800934e:	4613      	mov	r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	4413      	add	r3, r2
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	440b      	add	r3, r1
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10a      	bne.n	8009374 <vTaskDelete+0x58>
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009362:	2201      	movs	r2, #1
 8009364:	fa02 f303 	lsl.w	r3, r2, r3
 8009368:	43da      	mvns	r2, r3
 800936a:	4b2d      	ldr	r3, [pc, #180]	@ (8009420 <vTaskDelete+0x104>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4013      	ands	r3, r2
 8009370:	4a2b      	ldr	r2, [pc, #172]	@ (8009420 <vTaskDelete+0x104>)
 8009372:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009378:	2b00      	cmp	r3, #0
 800937a:	d004      	beq.n	8009386 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	3318      	adds	r3, #24
 8009380:	4618      	mov	r0, r3
 8009382:	f7fe fe51 	bl	8008028 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009386:	4b27      	ldr	r3, [pc, #156]	@ (8009424 <vTaskDelete+0x108>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3301      	adds	r3, #1
 800938c:	4a25      	ldr	r2, [pc, #148]	@ (8009424 <vTaskDelete+0x108>)
 800938e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009390:	4b21      	ldr	r3, [pc, #132]	@ (8009418 <vTaskDelete+0xfc>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	429a      	cmp	r2, r3
 8009398:	d10b      	bne.n	80093b2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	3304      	adds	r3, #4
 800939e:	4619      	mov	r1, r3
 80093a0:	4821      	ldr	r0, [pc, #132]	@ (8009428 <vTaskDelete+0x10c>)
 80093a2:	f7fe fde4 	bl	8007f6e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80093a6:	4b21      	ldr	r3, [pc, #132]	@ (800942c <vTaskDelete+0x110>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3301      	adds	r3, #1
 80093ac:	4a1f      	ldr	r2, [pc, #124]	@ (800942c <vTaskDelete+0x110>)
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	e009      	b.n	80093c6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80093b2:	4b1f      	ldr	r3, [pc, #124]	@ (8009430 <vTaskDelete+0x114>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	3b01      	subs	r3, #1
 80093b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009430 <vTaskDelete+0x114>)
 80093ba:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 fc75 	bl	8009cac <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80093c2:	f000 fcab 	bl	8009d1c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80093c6:	f001 f84f 	bl	800a468 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80093ca:	4b1a      	ldr	r3, [pc, #104]	@ (8009434 <vTaskDelete+0x118>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d01e      	beq.n	8009410 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 80093d2:	4b11      	ldr	r3, [pc, #68]	@ (8009418 <vTaskDelete+0xfc>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d119      	bne.n	8009410 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80093dc:	4b16      	ldr	r3, [pc, #88]	@ (8009438 <vTaskDelete+0x11c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00d      	beq.n	8009400 <vTaskDelete+0xe4>
	__asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e8:	b672      	cpsid	i
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	b662      	cpsie	i
 80093f8:	60bb      	str	r3, [r7, #8]
}
 80093fa:	bf00      	nop
 80093fc:	bf00      	nop
 80093fe:	e7fd      	b.n	80093fc <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 8009400:	4b0e      	ldr	r3, [pc, #56]	@ (800943c <vTaskDelete+0x120>)
 8009402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009406:	601a      	str	r2, [r3, #0]
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009410:	bf00      	nop
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	20005394 	.word	0x20005394
 800941c:	20005398 	.word	0x20005398
 8009420:	2000549c 	.word	0x2000549c
 8009424:	200054b0 	.word	0x200054b0
 8009428:	20005468 	.word	0x20005468
 800942c:	2000547c 	.word	0x2000547c
 8009430:	20005494 	.word	0x20005494
 8009434:	200054a0 	.word	0x200054a0
 8009438:	200054bc 	.word	0x200054bc
 800943c:	e000ed04 	.word	0xe000ed04

08009440 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009448:	2300      	movs	r3, #0
 800944a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d01a      	beq.n	8009488 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009452:	4b15      	ldr	r3, [pc, #84]	@ (80094a8 <vTaskDelay+0x68>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00d      	beq.n	8009476 <vTaskDelay+0x36>
	__asm volatile
 800945a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945e:	b672      	cpsid	i
 8009460:	f383 8811 	msr	BASEPRI, r3
 8009464:	f3bf 8f6f 	isb	sy
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	b662      	cpsie	i
 800946e:	60bb      	str	r3, [r7, #8]
}
 8009470:	bf00      	nop
 8009472:	bf00      	nop
 8009474:	e7fd      	b.n	8009472 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009476:	f000 f889 	bl	800958c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800947a:	2100      	movs	r1, #0
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fe4b 	bl	800a118 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009482:	f000 f891 	bl	80095a8 <xTaskResumeAll>
 8009486:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d107      	bne.n	800949e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800948e:	4b07      	ldr	r3, [pc, #28]	@ (80094ac <vTaskDelay+0x6c>)
 8009490:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009494:	601a      	str	r2, [r3, #0]
 8009496:	f3bf 8f4f 	dsb	sy
 800949a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800949e:	bf00      	nop
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	200054bc 	.word	0x200054bc
 80094ac:	e000ed04 	.word	0xe000ed04

080094b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08a      	sub	sp, #40	@ 0x28
 80094b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80094b6:	2300      	movs	r3, #0
 80094b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80094ba:	2300      	movs	r3, #0
 80094bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80094be:	463a      	mov	r2, r7
 80094c0:	1d39      	adds	r1, r7, #4
 80094c2:	f107 0308 	add.w	r3, r7, #8
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7f7 f8f8 	bl	80006bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	9202      	str	r2, [sp, #8]
 80094d4:	9301      	str	r3, [sp, #4]
 80094d6:	2300      	movs	r3, #0
 80094d8:	9300      	str	r3, [sp, #0]
 80094da:	2300      	movs	r3, #0
 80094dc:	460a      	mov	r2, r1
 80094de:	4923      	ldr	r1, [pc, #140]	@ (800956c <vTaskStartScheduler+0xbc>)
 80094e0:	4823      	ldr	r0, [pc, #140]	@ (8009570 <vTaskStartScheduler+0xc0>)
 80094e2:	f7ff fd63 	bl	8008fac <xTaskCreateStatic>
 80094e6:	4603      	mov	r3, r0
 80094e8:	4a22      	ldr	r2, [pc, #136]	@ (8009574 <vTaskStartScheduler+0xc4>)
 80094ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80094ec:	4b21      	ldr	r3, [pc, #132]	@ (8009574 <vTaskStartScheduler+0xc4>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80094f4:	2301      	movs	r3, #1
 80094f6:	617b      	str	r3, [r7, #20]
 80094f8:	e001      	b.n	80094fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80094fa:	2300      	movs	r3, #0
 80094fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d11d      	bne.n	8009540 <vTaskStartScheduler+0x90>
	__asm volatile
 8009504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009508:	b672      	cpsid	i
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	b662      	cpsie	i
 8009518:	613b      	str	r3, [r7, #16]
}
 800951a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800951c:	4b16      	ldr	r3, [pc, #88]	@ (8009578 <vTaskStartScheduler+0xc8>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	334c      	adds	r3, #76	@ 0x4c
 8009522:	4a16      	ldr	r2, [pc, #88]	@ (800957c <vTaskStartScheduler+0xcc>)
 8009524:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009526:	4b16      	ldr	r3, [pc, #88]	@ (8009580 <vTaskStartScheduler+0xd0>)
 8009528:	f04f 32ff 	mov.w	r2, #4294967295
 800952c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800952e:	4b15      	ldr	r3, [pc, #84]	@ (8009584 <vTaskStartScheduler+0xd4>)
 8009530:	2201      	movs	r2, #1
 8009532:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009534:	4b14      	ldr	r3, [pc, #80]	@ (8009588 <vTaskStartScheduler+0xd8>)
 8009536:	2200      	movs	r2, #0
 8009538:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800953a:	f000 fee1 	bl	800a300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800953e:	e011      	b.n	8009564 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009540:	697b      	ldr	r3, [r7, #20]
 8009542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009546:	d10d      	bne.n	8009564 <vTaskStartScheduler+0xb4>
	__asm volatile
 8009548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954c:	b672      	cpsid	i
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	b662      	cpsie	i
 800955c:	60fb      	str	r3, [r7, #12]
}
 800955e:	bf00      	nop
 8009560:	bf00      	nop
 8009562:	e7fd      	b.n	8009560 <vTaskStartScheduler+0xb0>
}
 8009564:	bf00      	nop
 8009566:	3718      	adds	r7, #24
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}
 800956c:	080184f8 	.word	0x080184f8
 8009570:	08009ba1 	.word	0x08009ba1
 8009574:	200054b8 	.word	0x200054b8
 8009578:	20005394 	.word	0x20005394
 800957c:	2000003c 	.word	0x2000003c
 8009580:	200054b4 	.word	0x200054b4
 8009584:	200054a0 	.word	0x200054a0
 8009588:	20005498 	.word	0x20005498

0800958c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800958c:	b480      	push	{r7}
 800958e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009590:	4b04      	ldr	r3, [pc, #16]	@ (80095a4 <vTaskSuspendAll+0x18>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3301      	adds	r3, #1
 8009596:	4a03      	ldr	r2, [pc, #12]	@ (80095a4 <vTaskSuspendAll+0x18>)
 8009598:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800959a:	bf00      	nop
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr
 80095a4:	200054bc 	.word	0x200054bc

080095a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80095ae:	2300      	movs	r3, #0
 80095b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80095b2:	2300      	movs	r3, #0
 80095b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80095b6:	4b43      	ldr	r3, [pc, #268]	@ (80096c4 <xTaskResumeAll+0x11c>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d10d      	bne.n	80095da <xTaskResumeAll+0x32>
	__asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c2:	b672      	cpsid	i
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	b662      	cpsie	i
 80095d2:	603b      	str	r3, [r7, #0]
}
 80095d4:	bf00      	nop
 80095d6:	bf00      	nop
 80095d8:	e7fd      	b.n	80095d6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80095da:	f000 ff0f 	bl	800a3fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80095de:	4b39      	ldr	r3, [pc, #228]	@ (80096c4 <xTaskResumeAll+0x11c>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	3b01      	subs	r3, #1
 80095e4:	4a37      	ldr	r2, [pc, #220]	@ (80096c4 <xTaskResumeAll+0x11c>)
 80095e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095e8:	4b36      	ldr	r3, [pc, #216]	@ (80096c4 <xTaskResumeAll+0x11c>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d161      	bne.n	80096b4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095f0:	4b35      	ldr	r3, [pc, #212]	@ (80096c8 <xTaskResumeAll+0x120>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d05d      	beq.n	80096b4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095f8:	e02e      	b.n	8009658 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095fa:	4b34      	ldr	r3, [pc, #208]	@ (80096cc <xTaskResumeAll+0x124>)
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	3318      	adds	r3, #24
 8009606:	4618      	mov	r0, r3
 8009608:	f7fe fd0e 	bl	8008028 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	3304      	adds	r3, #4
 8009610:	4618      	mov	r0, r3
 8009612:	f7fe fd09 	bl	8008028 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800961a:	2201      	movs	r2, #1
 800961c:	409a      	lsls	r2, r3
 800961e:	4b2c      	ldr	r3, [pc, #176]	@ (80096d0 <xTaskResumeAll+0x128>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4313      	orrs	r3, r2
 8009624:	4a2a      	ldr	r2, [pc, #168]	@ (80096d0 <xTaskResumeAll+0x128>)
 8009626:	6013      	str	r3, [r2, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800962c:	4613      	mov	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	4413      	add	r3, r2
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	4a27      	ldr	r2, [pc, #156]	@ (80096d4 <xTaskResumeAll+0x12c>)
 8009636:	441a      	add	r2, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	3304      	adds	r3, #4
 800963c:	4619      	mov	r1, r3
 800963e:	4610      	mov	r0, r2
 8009640:	f7fe fc95 	bl	8007f6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009648:	4b23      	ldr	r3, [pc, #140]	@ (80096d8 <xTaskResumeAll+0x130>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800964e:	429a      	cmp	r2, r3
 8009650:	d302      	bcc.n	8009658 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009652:	4b22      	ldr	r3, [pc, #136]	@ (80096dc <xTaskResumeAll+0x134>)
 8009654:	2201      	movs	r2, #1
 8009656:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009658:	4b1c      	ldr	r3, [pc, #112]	@ (80096cc <xTaskResumeAll+0x124>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1cc      	bne.n	80095fa <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d001      	beq.n	800966a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009666:	f000 fb59 	bl	8009d1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800966a:	4b1d      	ldr	r3, [pc, #116]	@ (80096e0 <xTaskResumeAll+0x138>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d010      	beq.n	8009698 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009676:	f000 f859 	bl	800972c <xTaskIncrementTick>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009680:	4b16      	ldr	r3, [pc, #88]	@ (80096dc <xTaskResumeAll+0x134>)
 8009682:	2201      	movs	r2, #1
 8009684:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	3b01      	subs	r3, #1
 800968a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1f1      	bne.n	8009676 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009692:	4b13      	ldr	r3, [pc, #76]	@ (80096e0 <xTaskResumeAll+0x138>)
 8009694:	2200      	movs	r2, #0
 8009696:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009698:	4b10      	ldr	r3, [pc, #64]	@ (80096dc <xTaskResumeAll+0x134>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d009      	beq.n	80096b4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80096a0:	2301      	movs	r3, #1
 80096a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80096a4:	4b0f      	ldr	r3, [pc, #60]	@ (80096e4 <xTaskResumeAll+0x13c>)
 80096a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096aa:	601a      	str	r2, [r3, #0]
 80096ac:	f3bf 8f4f 	dsb	sy
 80096b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80096b4:	f000 fed8 	bl	800a468 <vPortExitCritical>

	return xAlreadyYielded;
 80096b8:	68bb      	ldr	r3, [r7, #8]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	200054bc 	.word	0x200054bc
 80096c8:	20005494 	.word	0x20005494
 80096cc:	20005454 	.word	0x20005454
 80096d0:	2000549c 	.word	0x2000549c
 80096d4:	20005398 	.word	0x20005398
 80096d8:	20005394 	.word	0x20005394
 80096dc:	200054a8 	.word	0x200054a8
 80096e0:	200054a4 	.word	0x200054a4
 80096e4:	e000ed04 	.word	0xe000ed04

080096e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80096e8:	b480      	push	{r7}
 80096ea:	b083      	sub	sp, #12
 80096ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80096ee:	4b05      	ldr	r3, [pc, #20]	@ (8009704 <xTaskGetTickCount+0x1c>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80096f4:	687b      	ldr	r3, [r7, #4]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	370c      	adds	r7, #12
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	20005498 	.word	0x20005498

08009708 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b082      	sub	sp, #8
 800970c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800970e:	f000 ff5d 	bl	800a5cc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009712:	2300      	movs	r3, #0
 8009714:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009716:	4b04      	ldr	r3, [pc, #16]	@ (8009728 <xTaskGetTickCountFromISR+0x20>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800971c:	683b      	ldr	r3, [r7, #0]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3708      	adds	r7, #8
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	20005498 	.word	0x20005498

0800972c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b086      	sub	sp, #24
 8009730:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009732:	2300      	movs	r3, #0
 8009734:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009736:	4b50      	ldr	r3, [pc, #320]	@ (8009878 <xTaskIncrementTick+0x14c>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	2b00      	cmp	r3, #0
 800973c:	f040 808b 	bne.w	8009856 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009740:	4b4e      	ldr	r3, [pc, #312]	@ (800987c <xTaskIncrementTick+0x150>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3301      	adds	r3, #1
 8009746:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009748:	4a4c      	ldr	r2, [pc, #304]	@ (800987c <xTaskIncrementTick+0x150>)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d123      	bne.n	800979c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009754:	4b4a      	ldr	r3, [pc, #296]	@ (8009880 <xTaskIncrementTick+0x154>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00d      	beq.n	800977a <xTaskIncrementTick+0x4e>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	b672      	cpsid	i
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	b662      	cpsie	i
 8009772:	603b      	str	r3, [r7, #0]
}
 8009774:	bf00      	nop
 8009776:	bf00      	nop
 8009778:	e7fd      	b.n	8009776 <xTaskIncrementTick+0x4a>
 800977a:	4b41      	ldr	r3, [pc, #260]	@ (8009880 <xTaskIncrementTick+0x154>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	60fb      	str	r3, [r7, #12]
 8009780:	4b40      	ldr	r3, [pc, #256]	@ (8009884 <xTaskIncrementTick+0x158>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a3e      	ldr	r2, [pc, #248]	@ (8009880 <xTaskIncrementTick+0x154>)
 8009786:	6013      	str	r3, [r2, #0]
 8009788:	4a3e      	ldr	r2, [pc, #248]	@ (8009884 <xTaskIncrementTick+0x158>)
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6013      	str	r3, [r2, #0]
 800978e:	4b3e      	ldr	r3, [pc, #248]	@ (8009888 <xTaskIncrementTick+0x15c>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	3301      	adds	r3, #1
 8009794:	4a3c      	ldr	r2, [pc, #240]	@ (8009888 <xTaskIncrementTick+0x15c>)
 8009796:	6013      	str	r3, [r2, #0]
 8009798:	f000 fac0 	bl	8009d1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800979c:	4b3b      	ldr	r3, [pc, #236]	@ (800988c <xTaskIncrementTick+0x160>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	693a      	ldr	r2, [r7, #16]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d348      	bcc.n	8009838 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097a6:	4b36      	ldr	r3, [pc, #216]	@ (8009880 <xTaskIncrementTick+0x154>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d104      	bne.n	80097ba <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097b0:	4b36      	ldr	r3, [pc, #216]	@ (800988c <xTaskIncrementTick+0x160>)
 80097b2:	f04f 32ff 	mov.w	r2, #4294967295
 80097b6:	601a      	str	r2, [r3, #0]
					break;
 80097b8:	e03e      	b.n	8009838 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ba:	4b31      	ldr	r3, [pc, #196]	@ (8009880 <xTaskIncrementTick+0x154>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80097ca:	693a      	ldr	r2, [r7, #16]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d203      	bcs.n	80097da <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80097d2:	4a2e      	ldr	r2, [pc, #184]	@ (800988c <xTaskIncrementTick+0x160>)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80097d8:	e02e      	b.n	8009838 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	3304      	adds	r3, #4
 80097de:	4618      	mov	r0, r3
 80097e0:	f7fe fc22 	bl	8008028 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d004      	beq.n	80097f6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	3318      	adds	r3, #24
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fe fc19 	bl	8008028 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097fa:	2201      	movs	r2, #1
 80097fc:	409a      	lsls	r2, r3
 80097fe:	4b24      	ldr	r3, [pc, #144]	@ (8009890 <xTaskIncrementTick+0x164>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4313      	orrs	r3, r2
 8009804:	4a22      	ldr	r2, [pc, #136]	@ (8009890 <xTaskIncrementTick+0x164>)
 8009806:	6013      	str	r3, [r2, #0]
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800980c:	4613      	mov	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4413      	add	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4a1f      	ldr	r2, [pc, #124]	@ (8009894 <xTaskIncrementTick+0x168>)
 8009816:	441a      	add	r2, r3
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	3304      	adds	r3, #4
 800981c:	4619      	mov	r1, r3
 800981e:	4610      	mov	r0, r2
 8009820:	f7fe fba5 	bl	8007f6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009828:	4b1b      	ldr	r3, [pc, #108]	@ (8009898 <xTaskIncrementTick+0x16c>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982e:	429a      	cmp	r2, r3
 8009830:	d3b9      	bcc.n	80097a6 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8009832:	2301      	movs	r3, #1
 8009834:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009836:	e7b6      	b.n	80097a6 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009838:	4b17      	ldr	r3, [pc, #92]	@ (8009898 <xTaskIncrementTick+0x16c>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800983e:	4915      	ldr	r1, [pc, #84]	@ (8009894 <xTaskIncrementTick+0x168>)
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d907      	bls.n	8009860 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009850:	2301      	movs	r3, #1
 8009852:	617b      	str	r3, [r7, #20]
 8009854:	e004      	b.n	8009860 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009856:	4b11      	ldr	r3, [pc, #68]	@ (800989c <xTaskIncrementTick+0x170>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	3301      	adds	r3, #1
 800985c:	4a0f      	ldr	r2, [pc, #60]	@ (800989c <xTaskIncrementTick+0x170>)
 800985e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009860:	4b0f      	ldr	r3, [pc, #60]	@ (80098a0 <xTaskIncrementTick+0x174>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d001      	beq.n	800986c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009868:	2301      	movs	r3, #1
 800986a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800986c:	697b      	ldr	r3, [r7, #20]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200054bc 	.word	0x200054bc
 800987c:	20005498 	.word	0x20005498
 8009880:	2000544c 	.word	0x2000544c
 8009884:	20005450 	.word	0x20005450
 8009888:	200054ac 	.word	0x200054ac
 800988c:	200054b4 	.word	0x200054b4
 8009890:	2000549c 	.word	0x2000549c
 8009894:	20005398 	.word	0x20005398
 8009898:	20005394 	.word	0x20005394
 800989c:	200054a4 	.word	0x200054a4
 80098a0:	200054a8 	.word	0x200054a8

080098a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b087      	sub	sp, #28
 80098a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80098aa:	4b2b      	ldr	r3, [pc, #172]	@ (8009958 <vTaskSwitchContext+0xb4>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d003      	beq.n	80098ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80098b2:	4b2a      	ldr	r3, [pc, #168]	@ (800995c <vTaskSwitchContext+0xb8>)
 80098b4:	2201      	movs	r2, #1
 80098b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80098b8:	e047      	b.n	800994a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80098ba:	4b28      	ldr	r3, [pc, #160]	@ (800995c <vTaskSwitchContext+0xb8>)
 80098bc:	2200      	movs	r2, #0
 80098be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098c0:	4b27      	ldr	r3, [pc, #156]	@ (8009960 <vTaskSwitchContext+0xbc>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	fab3 f383 	clz	r3, r3
 80098cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80098ce:	7afb      	ldrb	r3, [r7, #11]
 80098d0:	f1c3 031f 	rsb	r3, r3, #31
 80098d4:	617b      	str	r3, [r7, #20]
 80098d6:	4923      	ldr	r1, [pc, #140]	@ (8009964 <vTaskSwitchContext+0xc0>)
 80098d8:	697a      	ldr	r2, [r7, #20]
 80098da:	4613      	mov	r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	4413      	add	r3, r2
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	440b      	add	r3, r1
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10d      	bne.n	8009906 <vTaskSwitchContext+0x62>
	__asm volatile
 80098ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ee:	b672      	cpsid	i
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	b662      	cpsie	i
 80098fe:	607b      	str	r3, [r7, #4]
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	e7fd      	b.n	8009902 <vTaskSwitchContext+0x5e>
 8009906:	697a      	ldr	r2, [r7, #20]
 8009908:	4613      	mov	r3, r2
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	4413      	add	r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	4a14      	ldr	r2, [pc, #80]	@ (8009964 <vTaskSwitchContext+0xc0>)
 8009912:	4413      	add	r3, r2
 8009914:	613b      	str	r3, [r7, #16]
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	685a      	ldr	r2, [r3, #4]
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	605a      	str	r2, [r3, #4]
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	685a      	ldr	r2, [r3, #4]
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	3308      	adds	r3, #8
 8009928:	429a      	cmp	r2, r3
 800992a:	d104      	bne.n	8009936 <vTaskSwitchContext+0x92>
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	685a      	ldr	r2, [r3, #4]
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	605a      	str	r2, [r3, #4]
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	4a0a      	ldr	r2, [pc, #40]	@ (8009968 <vTaskSwitchContext+0xc4>)
 800993e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009940:	4b09      	ldr	r3, [pc, #36]	@ (8009968 <vTaskSwitchContext+0xc4>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	334c      	adds	r3, #76	@ 0x4c
 8009946:	4a09      	ldr	r2, [pc, #36]	@ (800996c <vTaskSwitchContext+0xc8>)
 8009948:	6013      	str	r3, [r2, #0]
}
 800994a:	bf00      	nop
 800994c:	371c      	adds	r7, #28
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	200054bc 	.word	0x200054bc
 800995c:	200054a8 	.word	0x200054a8
 8009960:	2000549c 	.word	0x2000549c
 8009964:	20005398 	.word	0x20005398
 8009968:	20005394 	.word	0x20005394
 800996c:	2000003c 	.word	0x2000003c

08009970 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d10d      	bne.n	800999c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8009980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009984:	b672      	cpsid	i
 8009986:	f383 8811 	msr	BASEPRI, r3
 800998a:	f3bf 8f6f 	isb	sy
 800998e:	f3bf 8f4f 	dsb	sy
 8009992:	b662      	cpsie	i
 8009994:	60fb      	str	r3, [r7, #12]
}
 8009996:	bf00      	nop
 8009998:	bf00      	nop
 800999a:	e7fd      	b.n	8009998 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800999c:	4b07      	ldr	r3, [pc, #28]	@ (80099bc <vTaskPlaceOnEventList+0x4c>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	3318      	adds	r3, #24
 80099a2:	4619      	mov	r1, r3
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f7fe fb06 	bl	8007fb6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80099aa:	2101      	movs	r1, #1
 80099ac:	6838      	ldr	r0, [r7, #0]
 80099ae:	f000 fbb3 	bl	800a118 <prvAddCurrentTaskToDelayedList>
}
 80099b2:	bf00      	nop
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20005394 	.word	0x20005394

080099c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	68db      	ldr	r3, [r3, #12]
 80099ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d10d      	bne.n	80099f2 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80099d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099da:	b672      	cpsid	i
 80099dc:	f383 8811 	msr	BASEPRI, r3
 80099e0:	f3bf 8f6f 	isb	sy
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	b662      	cpsie	i
 80099ea:	60fb      	str	r3, [r7, #12]
}
 80099ec:	bf00      	nop
 80099ee:	bf00      	nop
 80099f0:	e7fd      	b.n	80099ee <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	3318      	adds	r3, #24
 80099f6:	4618      	mov	r0, r3
 80099f8:	f7fe fb16 	bl	8008028 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099fc:	4b1d      	ldr	r3, [pc, #116]	@ (8009a74 <xTaskRemoveFromEventList+0xb4>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d11c      	bne.n	8009a3e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	3304      	adds	r3, #4
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f7fe fb0d 	bl	8008028 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a12:	2201      	movs	r2, #1
 8009a14:	409a      	lsls	r2, r3
 8009a16:	4b18      	ldr	r3, [pc, #96]	@ (8009a78 <xTaskRemoveFromEventList+0xb8>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	4a16      	ldr	r2, [pc, #88]	@ (8009a78 <xTaskRemoveFromEventList+0xb8>)
 8009a1e:	6013      	str	r3, [r2, #0]
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a24:	4613      	mov	r3, r2
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	4413      	add	r3, r2
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	4a13      	ldr	r2, [pc, #76]	@ (8009a7c <xTaskRemoveFromEventList+0xbc>)
 8009a2e:	441a      	add	r2, r3
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	3304      	adds	r3, #4
 8009a34:	4619      	mov	r1, r3
 8009a36:	4610      	mov	r0, r2
 8009a38:	f7fe fa99 	bl	8007f6e <vListInsertEnd>
 8009a3c:	e005      	b.n	8009a4a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	3318      	adds	r3, #24
 8009a42:	4619      	mov	r1, r3
 8009a44:	480e      	ldr	r0, [pc, #56]	@ (8009a80 <xTaskRemoveFromEventList+0xc0>)
 8009a46:	f7fe fa92 	bl	8007f6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a84 <xTaskRemoveFromEventList+0xc4>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d905      	bls.n	8009a64 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a88 <xTaskRemoveFromEventList+0xc8>)
 8009a5e:	2201      	movs	r2, #1
 8009a60:	601a      	str	r2, [r3, #0]
 8009a62:	e001      	b.n	8009a68 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009a64:	2300      	movs	r3, #0
 8009a66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009a68:	697b      	ldr	r3, [r7, #20]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3718      	adds	r7, #24
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	200054bc 	.word	0x200054bc
 8009a78:	2000549c 	.word	0x2000549c
 8009a7c:	20005398 	.word	0x20005398
 8009a80:	20005454 	.word	0x20005454
 8009a84:	20005394 	.word	0x20005394
 8009a88:	200054a8 	.word	0x200054a8

08009a8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009a94:	4b06      	ldr	r3, [pc, #24]	@ (8009ab0 <vTaskInternalSetTimeOutState+0x24>)
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009a9c:	4b05      	ldr	r3, [pc, #20]	@ (8009ab4 <vTaskInternalSetTimeOutState+0x28>)
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	605a      	str	r2, [r3, #4]
}
 8009aa4:	bf00      	nop
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr
 8009ab0:	200054ac 	.word	0x200054ac
 8009ab4:	20005498 	.word	0x20005498

08009ab8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b088      	sub	sp, #32
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10d      	bne.n	8009ae4 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009acc:	b672      	cpsid	i
 8009ace:	f383 8811 	msr	BASEPRI, r3
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	f3bf 8f4f 	dsb	sy
 8009ada:	b662      	cpsie	i
 8009adc:	613b      	str	r3, [r7, #16]
}
 8009ade:	bf00      	nop
 8009ae0:	bf00      	nop
 8009ae2:	e7fd      	b.n	8009ae0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10d      	bne.n	8009b06 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aee:	b672      	cpsid	i
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	b662      	cpsie	i
 8009afe:	60fb      	str	r3, [r7, #12]
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	e7fd      	b.n	8009b02 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8009b06:	f000 fc79 	bl	800a3fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8009b80 <xTaskCheckForTimeOut+0xc8>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	69ba      	ldr	r2, [r7, #24]
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b22:	d102      	bne.n	8009b2a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009b24:	2300      	movs	r3, #0
 8009b26:	61fb      	str	r3, [r7, #28]
 8009b28:	e023      	b.n	8009b72 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	4b15      	ldr	r3, [pc, #84]	@ (8009b84 <xTaskCheckForTimeOut+0xcc>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d007      	beq.n	8009b46 <xTaskCheckForTimeOut+0x8e>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	69ba      	ldr	r2, [r7, #24]
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d302      	bcc.n	8009b46 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009b40:	2301      	movs	r3, #1
 8009b42:	61fb      	str	r3, [r7, #28]
 8009b44:	e015      	b.n	8009b72 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	697a      	ldr	r2, [r7, #20]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d20b      	bcs.n	8009b68 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	1ad2      	subs	r2, r2, r3
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f7ff ff95 	bl	8009a8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009b62:	2300      	movs	r3, #0
 8009b64:	61fb      	str	r3, [r7, #28]
 8009b66:	e004      	b.n	8009b72 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009b72:	f000 fc79 	bl	800a468 <vPortExitCritical>

	return xReturn;
 8009b76:	69fb      	ldr	r3, [r7, #28]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3720      	adds	r7, #32
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	20005498 	.word	0x20005498
 8009b84:	200054ac 	.word	0x200054ac

08009b88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009b88:	b480      	push	{r7}
 8009b8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009b8c:	4b03      	ldr	r3, [pc, #12]	@ (8009b9c <vTaskMissedYield+0x14>)
 8009b8e:	2201      	movs	r2, #1
 8009b90:	601a      	str	r2, [r3, #0]
}
 8009b92:	bf00      	nop
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr
 8009b9c:	200054a8 	.word	0x200054a8

08009ba0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ba8:	f000 f852 	bl	8009c50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009bac:	4b06      	ldr	r3, [pc, #24]	@ (8009bc8 <prvIdleTask+0x28>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d9f9      	bls.n	8009ba8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009bb4:	4b05      	ldr	r3, [pc, #20]	@ (8009bcc <prvIdleTask+0x2c>)
 8009bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bba:	601a      	str	r2, [r3, #0]
 8009bbc:	f3bf 8f4f 	dsb	sy
 8009bc0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009bc4:	e7f0      	b.n	8009ba8 <prvIdleTask+0x8>
 8009bc6:	bf00      	nop
 8009bc8:	20005398 	.word	0x20005398
 8009bcc:	e000ed04 	.word	0xe000ed04

08009bd0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	607b      	str	r3, [r7, #4]
 8009bda:	e00c      	b.n	8009bf6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	4613      	mov	r3, r2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	4413      	add	r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	4a12      	ldr	r2, [pc, #72]	@ (8009c30 <prvInitialiseTaskLists+0x60>)
 8009be8:	4413      	add	r3, r2
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fe f992 	bl	8007f14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	607b      	str	r3, [r7, #4]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b06      	cmp	r3, #6
 8009bfa:	d9ef      	bls.n	8009bdc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009bfc:	480d      	ldr	r0, [pc, #52]	@ (8009c34 <prvInitialiseTaskLists+0x64>)
 8009bfe:	f7fe f989 	bl	8007f14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c02:	480d      	ldr	r0, [pc, #52]	@ (8009c38 <prvInitialiseTaskLists+0x68>)
 8009c04:	f7fe f986 	bl	8007f14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c08:	480c      	ldr	r0, [pc, #48]	@ (8009c3c <prvInitialiseTaskLists+0x6c>)
 8009c0a:	f7fe f983 	bl	8007f14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009c0e:	480c      	ldr	r0, [pc, #48]	@ (8009c40 <prvInitialiseTaskLists+0x70>)
 8009c10:	f7fe f980 	bl	8007f14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c14:	480b      	ldr	r0, [pc, #44]	@ (8009c44 <prvInitialiseTaskLists+0x74>)
 8009c16:	f7fe f97d 	bl	8007f14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8009c48 <prvInitialiseTaskLists+0x78>)
 8009c1c:	4a05      	ldr	r2, [pc, #20]	@ (8009c34 <prvInitialiseTaskLists+0x64>)
 8009c1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c20:	4b0a      	ldr	r3, [pc, #40]	@ (8009c4c <prvInitialiseTaskLists+0x7c>)
 8009c22:	4a05      	ldr	r2, [pc, #20]	@ (8009c38 <prvInitialiseTaskLists+0x68>)
 8009c24:	601a      	str	r2, [r3, #0]
}
 8009c26:	bf00      	nop
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	20005398 	.word	0x20005398
 8009c34:	20005424 	.word	0x20005424
 8009c38:	20005438 	.word	0x20005438
 8009c3c:	20005454 	.word	0x20005454
 8009c40:	20005468 	.word	0x20005468
 8009c44:	20005480 	.word	0x20005480
 8009c48:	2000544c 	.word	0x2000544c
 8009c4c:	20005450 	.word	0x20005450

08009c50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c56:	e019      	b.n	8009c8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009c58:	f000 fbd0 	bl	800a3fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c5c:	4b10      	ldr	r3, [pc, #64]	@ (8009ca0 <prvCheckTasksWaitingTermination+0x50>)
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	3304      	adds	r3, #4
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7fe f9dd 	bl	8008028 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ca4 <prvCheckTasksWaitingTermination+0x54>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3b01      	subs	r3, #1
 8009c74:	4a0b      	ldr	r2, [pc, #44]	@ (8009ca4 <prvCheckTasksWaitingTermination+0x54>)
 8009c76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009c78:	4b0b      	ldr	r3, [pc, #44]	@ (8009ca8 <prvCheckTasksWaitingTermination+0x58>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8009ca8 <prvCheckTasksWaitingTermination+0x58>)
 8009c80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009c82:	f000 fbf1 	bl	800a468 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f810 	bl	8009cac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <prvCheckTasksWaitingTermination+0x58>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d1e1      	bne.n	8009c58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009c94:	bf00      	nop
 8009c96:	bf00      	nop
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
 8009c9e:	bf00      	nop
 8009ca0:	20005468 	.word	0x20005468
 8009ca4:	20005494 	.word	0x20005494
 8009ca8:	2000547c 	.word	0x2000547c

08009cac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	334c      	adds	r3, #76	@ 0x4c
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f00d f9c3 	bl	8017044 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d108      	bne.n	8009cda <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 fd91 	bl	800a7f4 <vPortFree>
				vPortFree( pxTCB );
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fd8e 	bl	800a7f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009cd8:	e01b      	b.n	8009d12 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d103      	bne.n	8009cec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 fd85 	bl	800a7f4 <vPortFree>
	}
 8009cea:	e012      	b.n	8009d12 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009cf2:	2b02      	cmp	r3, #2
 8009cf4:	d00d      	beq.n	8009d12 <prvDeleteTCB+0x66>
	__asm volatile
 8009cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfa:	b672      	cpsid	i
 8009cfc:	f383 8811 	msr	BASEPRI, r3
 8009d00:	f3bf 8f6f 	isb	sy
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	b662      	cpsie	i
 8009d0a:	60fb      	str	r3, [r7, #12]
}
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
 8009d10:	e7fd      	b.n	8009d0e <prvDeleteTCB+0x62>
	}
 8009d12:	bf00      	nop
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
	...

08009d1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d22:	4b0c      	ldr	r3, [pc, #48]	@ (8009d54 <prvResetNextTaskUnblockTime+0x38>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d104      	bne.n	8009d36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d58 <prvResetNextTaskUnblockTime+0x3c>)
 8009d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009d34:	e008      	b.n	8009d48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d36:	4b07      	ldr	r3, [pc, #28]	@ (8009d54 <prvResetNextTaskUnblockTime+0x38>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	68db      	ldr	r3, [r3, #12]
 8009d3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	4a04      	ldr	r2, [pc, #16]	@ (8009d58 <prvResetNextTaskUnblockTime+0x3c>)
 8009d46:	6013      	str	r3, [r2, #0]
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr
 8009d54:	2000544c 	.word	0x2000544c
 8009d58:	200054b4 	.word	0x200054b4

08009d5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009d62:	4b0b      	ldr	r3, [pc, #44]	@ (8009d90 <xTaskGetSchedulerState+0x34>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d102      	bne.n	8009d70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	607b      	str	r3, [r7, #4]
 8009d6e:	e008      	b.n	8009d82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d70:	4b08      	ldr	r3, [pc, #32]	@ (8009d94 <xTaskGetSchedulerState+0x38>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d102      	bne.n	8009d7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009d78:	2302      	movs	r3, #2
 8009d7a:	607b      	str	r3, [r7, #4]
 8009d7c:	e001      	b.n	8009d82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009d82:	687b      	ldr	r3, [r7, #4]
	}
 8009d84:	4618      	mov	r0, r3
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr
 8009d90:	200054a0 	.word	0x200054a0
 8009d94:	200054bc 	.word	0x200054bc

08009d98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009da4:	2300      	movs	r3, #0
 8009da6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d069      	beq.n	8009e82 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009db2:	4b36      	ldr	r3, [pc, #216]	@ (8009e8c <xTaskPriorityInherit+0xf4>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d259      	bcs.n	8009e70 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	699b      	ldr	r3, [r3, #24]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	db06      	blt.n	8009dd2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dc4:	4b31      	ldr	r3, [pc, #196]	@ (8009e8c <xTaskPriorityInherit+0xf4>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dca:	f1c3 0207 	rsb	r2, r3, #7
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	6959      	ldr	r1, [r3, #20]
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dda:	4613      	mov	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4413      	add	r3, r2
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	4a2b      	ldr	r2, [pc, #172]	@ (8009e90 <xTaskPriorityInherit+0xf8>)
 8009de4:	4413      	add	r3, r2
 8009de6:	4299      	cmp	r1, r3
 8009de8:	d13a      	bne.n	8009e60 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	3304      	adds	r3, #4
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7fe f91a 	bl	8008028 <uxListRemove>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d115      	bne.n	8009e26 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dfe:	4924      	ldr	r1, [pc, #144]	@ (8009e90 <xTaskPriorityInherit+0xf8>)
 8009e00:	4613      	mov	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4413      	add	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	440b      	add	r3, r1
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10a      	bne.n	8009e26 <xTaskPriorityInherit+0x8e>
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e14:	2201      	movs	r2, #1
 8009e16:	fa02 f303 	lsl.w	r3, r2, r3
 8009e1a:	43da      	mvns	r2, r3
 8009e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8009e94 <xTaskPriorityInherit+0xfc>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4013      	ands	r3, r2
 8009e22:	4a1c      	ldr	r2, [pc, #112]	@ (8009e94 <xTaskPriorityInherit+0xfc>)
 8009e24:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009e26:	4b19      	ldr	r3, [pc, #100]	@ (8009e8c <xTaskPriorityInherit+0xf4>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e34:	2201      	movs	r2, #1
 8009e36:	409a      	lsls	r2, r3
 8009e38:	4b16      	ldr	r3, [pc, #88]	@ (8009e94 <xTaskPriorityInherit+0xfc>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	4a15      	ldr	r2, [pc, #84]	@ (8009e94 <xTaskPriorityInherit+0xfc>)
 8009e40:	6013      	str	r3, [r2, #0]
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e46:	4613      	mov	r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4a10      	ldr	r2, [pc, #64]	@ (8009e90 <xTaskPriorityInherit+0xf8>)
 8009e50:	441a      	add	r2, r3
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	3304      	adds	r3, #4
 8009e56:	4619      	mov	r1, r3
 8009e58:	4610      	mov	r0, r2
 8009e5a:	f7fe f888 	bl	8007f6e <vListInsertEnd>
 8009e5e:	e004      	b.n	8009e6a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009e60:	4b0a      	ldr	r3, [pc, #40]	@ (8009e8c <xTaskPriorityInherit+0xf4>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	60fb      	str	r3, [r7, #12]
 8009e6e:	e008      	b.n	8009e82 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e74:	4b05      	ldr	r3, [pc, #20]	@ (8009e8c <xTaskPriorityInherit+0xf4>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d201      	bcs.n	8009e82 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e82:	68fb      	ldr	r3, [r7, #12]
	}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	20005394 	.word	0x20005394
 8009e90:	20005398 	.word	0x20005398
 8009e94:	2000549c 	.word	0x2000549c

08009e98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b086      	sub	sp, #24
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d074      	beq.n	8009f98 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009eae:	4b3d      	ldr	r3, [pc, #244]	@ (8009fa4 <xTaskPriorityDisinherit+0x10c>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	693a      	ldr	r2, [r7, #16]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d00d      	beq.n	8009ed4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8009eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ebc:	b672      	cpsid	i
 8009ebe:	f383 8811 	msr	BASEPRI, r3
 8009ec2:	f3bf 8f6f 	isb	sy
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	b662      	cpsie	i
 8009ecc:	60fb      	str	r3, [r7, #12]
}
 8009ece:	bf00      	nop
 8009ed0:	bf00      	nop
 8009ed2:	e7fd      	b.n	8009ed0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d10d      	bne.n	8009ef8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8009edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee0:	b672      	cpsid	i
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	b662      	cpsie	i
 8009ef0:	60bb      	str	r3, [r7, #8]
}
 8009ef2:	bf00      	nop
 8009ef4:	bf00      	nop
 8009ef6:	e7fd      	b.n	8009ef4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009efc:	1e5a      	subs	r2, r3, #1
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d044      	beq.n	8009f98 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d140      	bne.n	8009f98 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	3304      	adds	r3, #4
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f7fe f884 	bl	8008028 <uxListRemove>
 8009f20:	4603      	mov	r3, r0
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d115      	bne.n	8009f52 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f2a:	491f      	ldr	r1, [pc, #124]	@ (8009fa8 <xTaskPriorityDisinherit+0x110>)
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	4413      	add	r3, r2
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	440b      	add	r3, r1
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d10a      	bne.n	8009f52 <xTaskPriorityDisinherit+0xba>
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f40:	2201      	movs	r2, #1
 8009f42:	fa02 f303 	lsl.w	r3, r2, r3
 8009f46:	43da      	mvns	r2, r3
 8009f48:	4b18      	ldr	r3, [pc, #96]	@ (8009fac <xTaskPriorityDisinherit+0x114>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4013      	ands	r3, r2
 8009f4e:	4a17      	ldr	r2, [pc, #92]	@ (8009fac <xTaskPriorityDisinherit+0x114>)
 8009f50:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5e:	f1c3 0207 	rsb	r2, r3, #7
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	409a      	lsls	r2, r3
 8009f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8009fac <xTaskPriorityDisinherit+0x114>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4313      	orrs	r3, r2
 8009f74:	4a0d      	ldr	r2, [pc, #52]	@ (8009fac <xTaskPriorityDisinherit+0x114>)
 8009f76:	6013      	str	r3, [r2, #0]
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f7c:	4613      	mov	r3, r2
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	4413      	add	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4a08      	ldr	r2, [pc, #32]	@ (8009fa8 <xTaskPriorityDisinherit+0x110>)
 8009f86:	441a      	add	r2, r3
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	3304      	adds	r3, #4
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	4610      	mov	r0, r2
 8009f90:	f7fd ffed 	bl	8007f6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009f94:	2301      	movs	r3, #1
 8009f96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f98:	697b      	ldr	r3, [r7, #20]
	}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3718      	adds	r7, #24
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	20005394 	.word	0x20005394
 8009fa8:	20005398 	.word	0x20005398
 8009fac:	2000549c 	.word	0x2000549c

08009fb0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b088      	sub	sp, #32
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f000 8089 	beq.w	800a0dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009fca:	69bb      	ldr	r3, [r7, #24]
 8009fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d10d      	bne.n	8009fee <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8009fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd6:	b672      	cpsid	i
 8009fd8:	f383 8811 	msr	BASEPRI, r3
 8009fdc:	f3bf 8f6f 	isb	sy
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	b662      	cpsie	i
 8009fe6:	60fb      	str	r3, [r7, #12]
}
 8009fe8:	bf00      	nop
 8009fea:	bf00      	nop
 8009fec:	e7fd      	b.n	8009fea <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d902      	bls.n	8009ffe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	61fb      	str	r3, [r7, #28]
 8009ffc:	e002      	b.n	800a004 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a002:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a004:	69bb      	ldr	r3, [r7, #24]
 800a006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a008:	69fa      	ldr	r2, [r7, #28]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d066      	beq.n	800a0dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	429a      	cmp	r2, r3
 800a016:	d161      	bne.n	800a0dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a018:	4b32      	ldr	r3, [pc, #200]	@ (800a0e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	69ba      	ldr	r2, [r7, #24]
 800a01e:	429a      	cmp	r2, r3
 800a020:	d10d      	bne.n	800a03e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800a022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a026:	b672      	cpsid	i
 800a028:	f383 8811 	msr	BASEPRI, r3
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	f3bf 8f4f 	dsb	sy
 800a034:	b662      	cpsie	i
 800a036:	60bb      	str	r3, [r7, #8]
}
 800a038:	bf00      	nop
 800a03a:	bf00      	nop
 800a03c:	e7fd      	b.n	800a03a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a042:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a044:	69bb      	ldr	r3, [r7, #24]
 800a046:	69fa      	ldr	r2, [r7, #28]
 800a048:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a04a:	69bb      	ldr	r3, [r7, #24]
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	db04      	blt.n	800a05c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	f1c3 0207 	rsb	r2, r3, #7
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	6959      	ldr	r1, [r3, #20]
 800a060:	693a      	ldr	r2, [r7, #16]
 800a062:	4613      	mov	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4a1f      	ldr	r2, [pc, #124]	@ (800a0e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a06c:	4413      	add	r3, r2
 800a06e:	4299      	cmp	r1, r3
 800a070:	d134      	bne.n	800a0dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	3304      	adds	r3, #4
 800a076:	4618      	mov	r0, r3
 800a078:	f7fd ffd6 	bl	8008028 <uxListRemove>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d115      	bne.n	800a0ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a086:	4918      	ldr	r1, [pc, #96]	@ (800a0e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a088:	4613      	mov	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	4413      	add	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	440b      	add	r3, r1
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d10a      	bne.n	800a0ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09c:	2201      	movs	r2, #1
 800a09e:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a2:	43da      	mvns	r2, r3
 800a0a4:	4b11      	ldr	r3, [pc, #68]	@ (800a0ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	4a10      	ldr	r2, [pc, #64]	@ (800a0ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a0ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	409a      	lsls	r2, r3
 800a0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a0ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	4a0b      	ldr	r2, [pc, #44]	@ (800a0ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a0be:	6013      	str	r3, [r2, #0]
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4413      	add	r3, r2
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	4a06      	ldr	r2, [pc, #24]	@ (800a0e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a0ce:	441a      	add	r2, r3
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	3304      	adds	r3, #4
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	f7fd ff49 	bl	8007f6e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a0dc:	bf00      	nop
 800a0de:	3720      	adds	r7, #32
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	20005394 	.word	0x20005394
 800a0e8:	20005398 	.word	0x20005398
 800a0ec:	2000549c 	.word	0x2000549c

0800a0f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a0f0:	b480      	push	{r7}
 800a0f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a0f4:	4b07      	ldr	r3, [pc, #28]	@ (800a114 <pvTaskIncrementMutexHeldCount+0x24>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d004      	beq.n	800a106 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a0fc:	4b05      	ldr	r3, [pc, #20]	@ (800a114 <pvTaskIncrementMutexHeldCount+0x24>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a102:	3201      	adds	r2, #1
 800a104:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a106:	4b03      	ldr	r3, [pc, #12]	@ (800a114 <pvTaskIncrementMutexHeldCount+0x24>)
 800a108:	681b      	ldr	r3, [r3, #0]
	}
 800a10a:	4618      	mov	r0, r3
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr
 800a114:	20005394 	.word	0x20005394

0800a118 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a122:	4b29      	ldr	r3, [pc, #164]	@ (800a1c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a128:	4b28      	ldr	r3, [pc, #160]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	3304      	adds	r3, #4
 800a12e:	4618      	mov	r0, r3
 800a130:	f7fd ff7a 	bl	8008028 <uxListRemove>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10b      	bne.n	800a152 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a13a:	4b24      	ldr	r3, [pc, #144]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a140:	2201      	movs	r2, #1
 800a142:	fa02 f303 	lsl.w	r3, r2, r3
 800a146:	43da      	mvns	r2, r3
 800a148:	4b21      	ldr	r3, [pc, #132]	@ (800a1d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4013      	ands	r3, r2
 800a14e:	4a20      	ldr	r2, [pc, #128]	@ (800a1d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a150:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a158:	d10a      	bne.n	800a170 <prvAddCurrentTaskToDelayedList+0x58>
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d007      	beq.n	800a170 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a160:	4b1a      	ldr	r3, [pc, #104]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	3304      	adds	r3, #4
 800a166:	4619      	mov	r1, r3
 800a168:	481a      	ldr	r0, [pc, #104]	@ (800a1d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a16a:	f7fd ff00 	bl	8007f6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a16e:	e026      	b.n	800a1be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4413      	add	r3, r2
 800a176:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a178:	4b14      	ldr	r3, [pc, #80]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a180:	68ba      	ldr	r2, [r7, #8]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	429a      	cmp	r2, r3
 800a186:	d209      	bcs.n	800a19c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a188:	4b13      	ldr	r3, [pc, #76]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	4b0f      	ldr	r3, [pc, #60]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	3304      	adds	r3, #4
 800a192:	4619      	mov	r1, r3
 800a194:	4610      	mov	r0, r2
 800a196:	f7fd ff0e 	bl	8007fb6 <vListInsert>
}
 800a19a:	e010      	b.n	800a1be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a19c:	4b0f      	ldr	r3, [pc, #60]	@ (800a1dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800a19e:	681a      	ldr	r2, [r3, #0]
 800a1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	4610      	mov	r0, r2
 800a1aa:	f7fd ff04 	bl	8007fb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a1e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	68ba      	ldr	r2, [r7, #8]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d202      	bcs.n	800a1be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a1b8:	4a09      	ldr	r2, [pc, #36]	@ (800a1e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	6013      	str	r3, [r2, #0]
}
 800a1be:	bf00      	nop
 800a1c0:	3710      	adds	r7, #16
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	20005498 	.word	0x20005498
 800a1cc:	20005394 	.word	0x20005394
 800a1d0:	2000549c 	.word	0x2000549c
 800a1d4:	20005480 	.word	0x20005480
 800a1d8:	20005450 	.word	0x20005450
 800a1dc:	2000544c 	.word	0x2000544c
 800a1e0:	200054b4 	.word	0x200054b4

0800a1e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b085      	sub	sp, #20
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	3b04      	subs	r3, #4
 800a1f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a1fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3b04      	subs	r3, #4
 800a202:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	f023 0201 	bic.w	r2, r3, #1
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3b04      	subs	r3, #4
 800a212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a214:	4a0c      	ldr	r2, [pc, #48]	@ (800a248 <pxPortInitialiseStack+0x64>)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3b14      	subs	r3, #20
 800a21e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3b04      	subs	r3, #4
 800a22a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f06f 0202 	mvn.w	r2, #2
 800a232:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	3b20      	subs	r3, #32
 800a238:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a23a:	68fb      	ldr	r3, [r7, #12]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3714      	adds	r7, #20
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr
 800a248:	0800a24d 	.word	0x0800a24d

0800a24c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a24c:	b480      	push	{r7}
 800a24e:	b085      	sub	sp, #20
 800a250:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a252:	2300      	movs	r3, #0
 800a254:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a256:	4b15      	ldr	r3, [pc, #84]	@ (800a2ac <prvTaskExitError+0x60>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a25e:	d00d      	beq.n	800a27c <prvTaskExitError+0x30>
	__asm volatile
 800a260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a264:	b672      	cpsid	i
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	b662      	cpsie	i
 800a274:	60fb      	str	r3, [r7, #12]
}
 800a276:	bf00      	nop
 800a278:	bf00      	nop
 800a27a:	e7fd      	b.n	800a278 <prvTaskExitError+0x2c>
	__asm volatile
 800a27c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a280:	b672      	cpsid	i
 800a282:	f383 8811 	msr	BASEPRI, r3
 800a286:	f3bf 8f6f 	isb	sy
 800a28a:	f3bf 8f4f 	dsb	sy
 800a28e:	b662      	cpsie	i
 800a290:	60bb      	str	r3, [r7, #8]
}
 800a292:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a294:	bf00      	nop
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d0fc      	beq.n	800a296 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	3714      	adds	r7, #20
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr
 800a2aa:	bf00      	nop
 800a2ac:	20000020 	.word	0x20000020

0800a2b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2b0:	4b07      	ldr	r3, [pc, #28]	@ (800a2d0 <pxCurrentTCBConst2>)
 800a2b2:	6819      	ldr	r1, [r3, #0]
 800a2b4:	6808      	ldr	r0, [r1, #0]
 800a2b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ba:	f380 8809 	msr	PSP, r0
 800a2be:	f3bf 8f6f 	isb	sy
 800a2c2:	f04f 0000 	mov.w	r0, #0
 800a2c6:	f380 8811 	msr	BASEPRI, r0
 800a2ca:	4770      	bx	lr
 800a2cc:	f3af 8000 	nop.w

0800a2d0 <pxCurrentTCBConst2>:
 800a2d0:	20005394 	.word	0x20005394
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2d4:	bf00      	nop
 800a2d6:	bf00      	nop

0800a2d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a2d8:	4808      	ldr	r0, [pc, #32]	@ (800a2fc <prvPortStartFirstTask+0x24>)
 800a2da:	6800      	ldr	r0, [r0, #0]
 800a2dc:	6800      	ldr	r0, [r0, #0]
 800a2de:	f380 8808 	msr	MSP, r0
 800a2e2:	f04f 0000 	mov.w	r0, #0
 800a2e6:	f380 8814 	msr	CONTROL, r0
 800a2ea:	b662      	cpsie	i
 800a2ec:	b661      	cpsie	f
 800a2ee:	f3bf 8f4f 	dsb	sy
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	df00      	svc	0
 800a2f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a2fa:	bf00      	nop
 800a2fc:	e000ed08 	.word	0xe000ed08

0800a300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a306:	4b37      	ldr	r3, [pc, #220]	@ (800a3e4 <xPortStartScheduler+0xe4>)
 800a308:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	22ff      	movs	r2, #255	@ 0xff
 800a316:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a320:	78fb      	ldrb	r3, [r7, #3]
 800a322:	b2db      	uxtb	r3, r3
 800a324:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a328:	b2da      	uxtb	r2, r3
 800a32a:	4b2f      	ldr	r3, [pc, #188]	@ (800a3e8 <xPortStartScheduler+0xe8>)
 800a32c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a32e:	4b2f      	ldr	r3, [pc, #188]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a330:	2207      	movs	r2, #7
 800a332:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a334:	e009      	b.n	800a34a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a336:	4b2d      	ldr	r3, [pc, #180]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	3b01      	subs	r3, #1
 800a33c:	4a2b      	ldr	r2, [pc, #172]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a33e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a340:	78fb      	ldrb	r3, [r7, #3]
 800a342:	b2db      	uxtb	r3, r3
 800a344:	005b      	lsls	r3, r3, #1
 800a346:	b2db      	uxtb	r3, r3
 800a348:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a34a:	78fb      	ldrb	r3, [r7, #3]
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a352:	2b80      	cmp	r3, #128	@ 0x80
 800a354:	d0ef      	beq.n	800a336 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a356:	4b25      	ldr	r3, [pc, #148]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f1c3 0307 	rsb	r3, r3, #7
 800a35e:	2b04      	cmp	r3, #4
 800a360:	d00d      	beq.n	800a37e <xPortStartScheduler+0x7e>
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a366:	b672      	cpsid	i
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	b662      	cpsie	i
 800a376:	60bb      	str	r3, [r7, #8]
}
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a37e:	4b1b      	ldr	r3, [pc, #108]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	021b      	lsls	r3, r3, #8
 800a384:	4a19      	ldr	r2, [pc, #100]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a386:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a388:	4b18      	ldr	r3, [pc, #96]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a390:	4a16      	ldr	r2, [pc, #88]	@ (800a3ec <xPortStartScheduler+0xec>)
 800a392:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	b2da      	uxtb	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a39c:	4b14      	ldr	r3, [pc, #80]	@ (800a3f0 <xPortStartScheduler+0xf0>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a13      	ldr	r2, [pc, #76]	@ (800a3f0 <xPortStartScheduler+0xf0>)
 800a3a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a3a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a3a8:	4b11      	ldr	r3, [pc, #68]	@ (800a3f0 <xPortStartScheduler+0xf0>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a10      	ldr	r2, [pc, #64]	@ (800a3f0 <xPortStartScheduler+0xf0>)
 800a3ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a3b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a3b4:	f000 f8dc 	bl	800a570 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a3b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a3f4 <xPortStartScheduler+0xf4>)
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a3be:	f000 f8fb 	bl	800a5b8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a3c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f8 <xPortStartScheduler+0xf8>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a0c      	ldr	r2, [pc, #48]	@ (800a3f8 <xPortStartScheduler+0xf8>)
 800a3c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a3cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a3ce:	f7ff ff83 	bl	800a2d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a3d2:	f7ff fa67 	bl	80098a4 <vTaskSwitchContext>
	prvTaskExitError();
 800a3d6:	f7ff ff39 	bl	800a24c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}
 800a3e4:	e000e400 	.word	0xe000e400
 800a3e8:	200054c0 	.word	0x200054c0
 800a3ec:	200054c4 	.word	0x200054c4
 800a3f0:	e000ed20 	.word	0xe000ed20
 800a3f4:	20000020 	.word	0x20000020
 800a3f8:	e000ef34 	.word	0xe000ef34

0800a3fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
	__asm volatile
 800a402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a406:	b672      	cpsid	i
 800a408:	f383 8811 	msr	BASEPRI, r3
 800a40c:	f3bf 8f6f 	isb	sy
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	b662      	cpsie	i
 800a416:	607b      	str	r3, [r7, #4]
}
 800a418:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a41a:	4b11      	ldr	r3, [pc, #68]	@ (800a460 <vPortEnterCritical+0x64>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	3301      	adds	r3, #1
 800a420:	4a0f      	ldr	r2, [pc, #60]	@ (800a460 <vPortEnterCritical+0x64>)
 800a422:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a424:	4b0e      	ldr	r3, [pc, #56]	@ (800a460 <vPortEnterCritical+0x64>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d112      	bne.n	800a452 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a42c:	4b0d      	ldr	r3, [pc, #52]	@ (800a464 <vPortEnterCritical+0x68>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d00d      	beq.n	800a452 <vPortEnterCritical+0x56>
	__asm volatile
 800a436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43a:	b672      	cpsid	i
 800a43c:	f383 8811 	msr	BASEPRI, r3
 800a440:	f3bf 8f6f 	isb	sy
 800a444:	f3bf 8f4f 	dsb	sy
 800a448:	b662      	cpsie	i
 800a44a:	603b      	str	r3, [r7, #0]
}
 800a44c:	bf00      	nop
 800a44e:	bf00      	nop
 800a450:	e7fd      	b.n	800a44e <vPortEnterCritical+0x52>
	}
}
 800a452:	bf00      	nop
 800a454:	370c      	adds	r7, #12
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	20000020 	.word	0x20000020
 800a464:	e000ed04 	.word	0xe000ed04

0800a468 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a468:	b480      	push	{r7}
 800a46a:	b083      	sub	sp, #12
 800a46c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a46e:	4b13      	ldr	r3, [pc, #76]	@ (800a4bc <vPortExitCritical+0x54>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10d      	bne.n	800a492 <vPortExitCritical+0x2a>
	__asm volatile
 800a476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a47a:	b672      	cpsid	i
 800a47c:	f383 8811 	msr	BASEPRI, r3
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	b662      	cpsie	i
 800a48a:	607b      	str	r3, [r7, #4]
}
 800a48c:	bf00      	nop
 800a48e:	bf00      	nop
 800a490:	e7fd      	b.n	800a48e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a492:	4b0a      	ldr	r3, [pc, #40]	@ (800a4bc <vPortExitCritical+0x54>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	3b01      	subs	r3, #1
 800a498:	4a08      	ldr	r2, [pc, #32]	@ (800a4bc <vPortExitCritical+0x54>)
 800a49a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a49c:	4b07      	ldr	r3, [pc, #28]	@ (800a4bc <vPortExitCritical+0x54>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d105      	bne.n	800a4b0 <vPortExitCritical+0x48>
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	f383 8811 	msr	BASEPRI, r3
}
 800a4ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a4b0:	bf00      	nop
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	20000020 	.word	0x20000020

0800a4c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a4c0:	f3ef 8009 	mrs	r0, PSP
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	4b15      	ldr	r3, [pc, #84]	@ (800a520 <pxCurrentTCBConst>)
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	f01e 0f10 	tst.w	lr, #16
 800a4d0:	bf08      	it	eq
 800a4d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a4d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4da:	6010      	str	r0, [r2, #0]
 800a4dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a4e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a4e4:	b672      	cpsid	i
 800a4e6:	f380 8811 	msr	BASEPRI, r0
 800a4ea:	f3bf 8f4f 	dsb	sy
 800a4ee:	f3bf 8f6f 	isb	sy
 800a4f2:	b662      	cpsie	i
 800a4f4:	f7ff f9d6 	bl	80098a4 <vTaskSwitchContext>
 800a4f8:	f04f 0000 	mov.w	r0, #0
 800a4fc:	f380 8811 	msr	BASEPRI, r0
 800a500:	bc09      	pop	{r0, r3}
 800a502:	6819      	ldr	r1, [r3, #0]
 800a504:	6808      	ldr	r0, [r1, #0]
 800a506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50a:	f01e 0f10 	tst.w	lr, #16
 800a50e:	bf08      	it	eq
 800a510:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a514:	f380 8809 	msr	PSP, r0
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	4770      	bx	lr
 800a51e:	bf00      	nop

0800a520 <pxCurrentTCBConst>:
 800a520:	20005394 	.word	0x20005394
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a524:	bf00      	nop
 800a526:	bf00      	nop

0800a528 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a532:	b672      	cpsid	i
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	b662      	cpsie	i
 800a542:	607b      	str	r3, [r7, #4]
}
 800a544:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a546:	f7ff f8f1 	bl	800972c <xTaskIncrementTick>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d003      	beq.n	800a558 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a550:	4b06      	ldr	r3, [pc, #24]	@ (800a56c <SysTick_Handler+0x44>)
 800a552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a556:	601a      	str	r2, [r3, #0]
 800a558:	2300      	movs	r3, #0
 800a55a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	f383 8811 	msr	BASEPRI, r3
}
 800a562:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a564:	bf00      	nop
 800a566:	3708      	adds	r7, #8
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}
 800a56c:	e000ed04 	.word	0xe000ed04

0800a570 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a570:	b480      	push	{r7}
 800a572:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a574:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a4 <vPortSetupTimerInterrupt+0x34>)
 800a576:	2200      	movs	r2, #0
 800a578:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a57a:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a8 <vPortSetupTimerInterrupt+0x38>)
 800a57c:	2200      	movs	r2, #0
 800a57e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a580:	4b0a      	ldr	r3, [pc, #40]	@ (800a5ac <vPortSetupTimerInterrupt+0x3c>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a0a      	ldr	r2, [pc, #40]	@ (800a5b0 <vPortSetupTimerInterrupt+0x40>)
 800a586:	fba2 2303 	umull	r2, r3, r2, r3
 800a58a:	099b      	lsrs	r3, r3, #6
 800a58c:	4a09      	ldr	r2, [pc, #36]	@ (800a5b4 <vPortSetupTimerInterrupt+0x44>)
 800a58e:	3b01      	subs	r3, #1
 800a590:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a592:	4b04      	ldr	r3, [pc, #16]	@ (800a5a4 <vPortSetupTimerInterrupt+0x34>)
 800a594:	2207      	movs	r2, #7
 800a596:	601a      	str	r2, [r3, #0]
}
 800a598:	bf00      	nop
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	e000e010 	.word	0xe000e010
 800a5a8:	e000e018 	.word	0xe000e018
 800a5ac:	20000000 	.word	0x20000000
 800a5b0:	10624dd3 	.word	0x10624dd3
 800a5b4:	e000e014 	.word	0xe000e014

0800a5b8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a5b8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a5c8 <vPortEnableVFP+0x10>
 800a5bc:	6801      	ldr	r1, [r0, #0]
 800a5be:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a5c2:	6001      	str	r1, [r0, #0]
 800a5c4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a5c6:	bf00      	nop
 800a5c8:	e000ed88 	.word	0xe000ed88

0800a5cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a5d2:	f3ef 8305 	mrs	r3, IPSR
 800a5d6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	2b0f      	cmp	r3, #15
 800a5dc:	d917      	bls.n	800a60e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a5de:	4a1a      	ldr	r2, [pc, #104]	@ (800a648 <vPortValidateInterruptPriority+0x7c>)
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a5e8:	4b18      	ldr	r3, [pc, #96]	@ (800a64c <vPortValidateInterruptPriority+0x80>)
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	7afa      	ldrb	r2, [r7, #11]
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d20d      	bcs.n	800a60e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	b672      	cpsid	i
 800a5f8:	f383 8811 	msr	BASEPRI, r3
 800a5fc:	f3bf 8f6f 	isb	sy
 800a600:	f3bf 8f4f 	dsb	sy
 800a604:	b662      	cpsie	i
 800a606:	607b      	str	r3, [r7, #4]
}
 800a608:	bf00      	nop
 800a60a:	bf00      	nop
 800a60c:	e7fd      	b.n	800a60a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a60e:	4b10      	ldr	r3, [pc, #64]	@ (800a650 <vPortValidateInterruptPriority+0x84>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a616:	4b0f      	ldr	r3, [pc, #60]	@ (800a654 <vPortValidateInterruptPriority+0x88>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d90d      	bls.n	800a63a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a622:	b672      	cpsid	i
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	b662      	cpsie	i
 800a632:	603b      	str	r3, [r7, #0]
}
 800a634:	bf00      	nop
 800a636:	bf00      	nop
 800a638:	e7fd      	b.n	800a636 <vPortValidateInterruptPriority+0x6a>
	}
 800a63a:	bf00      	nop
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	e000e3f0 	.word	0xe000e3f0
 800a64c:	200054c0 	.word	0x200054c0
 800a650:	e000ed0c 	.word	0xe000ed0c
 800a654:	200054c4 	.word	0x200054c4

0800a658 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b08a      	sub	sp, #40	@ 0x28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a660:	2300      	movs	r3, #0
 800a662:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a664:	f7fe ff92 	bl	800958c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a668:	4b5d      	ldr	r3, [pc, #372]	@ (800a7e0 <pvPortMalloc+0x188>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d101      	bne.n	800a674 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a670:	f000 f920 	bl	800a8b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a674:	4b5b      	ldr	r3, [pc, #364]	@ (800a7e4 <pvPortMalloc+0x18c>)
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4013      	ands	r3, r2
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f040 8094 	bne.w	800a7aa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d020      	beq.n	800a6ca <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800a688:	2208      	movs	r2, #8
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4413      	add	r3, r2
 800a68e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f003 0307 	and.w	r3, r3, #7
 800a696:	2b00      	cmp	r3, #0
 800a698:	d017      	beq.n	800a6ca <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f023 0307 	bic.w	r3, r3, #7
 800a6a0:	3308      	adds	r3, #8
 800a6a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f003 0307 	and.w	r3, r3, #7
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d00d      	beq.n	800a6ca <pvPortMalloc+0x72>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b2:	b672      	cpsid	i
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	b662      	cpsie	i
 800a6c2:	617b      	str	r3, [r7, #20]
}
 800a6c4:	bf00      	nop
 800a6c6:	bf00      	nop
 800a6c8:	e7fd      	b.n	800a6c6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d06c      	beq.n	800a7aa <pvPortMalloc+0x152>
 800a6d0:	4b45      	ldr	r3, [pc, #276]	@ (800a7e8 <pvPortMalloc+0x190>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d867      	bhi.n	800a7aa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a6da:	4b44      	ldr	r3, [pc, #272]	@ (800a7ec <pvPortMalloc+0x194>)
 800a6dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a6de:	4b43      	ldr	r3, [pc, #268]	@ (800a7ec <pvPortMalloc+0x194>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a6e4:	e004      	b.n	800a6f0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800a6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d903      	bls.n	800a702 <pvPortMalloc+0xaa>
 800a6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d1f1      	bne.n	800a6e6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a702:	4b37      	ldr	r3, [pc, #220]	@ (800a7e0 <pvPortMalloc+0x188>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a708:	429a      	cmp	r2, r3
 800a70a:	d04e      	beq.n	800a7aa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a70c:	6a3b      	ldr	r3, [r7, #32]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2208      	movs	r2, #8
 800a712:	4413      	add	r3, r2
 800a714:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	6a3b      	ldr	r3, [r7, #32]
 800a71c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a720:	685a      	ldr	r2, [r3, #4]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	1ad2      	subs	r2, r2, r3
 800a726:	2308      	movs	r3, #8
 800a728:	005b      	lsls	r3, r3, #1
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d922      	bls.n	800a774 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a72e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4413      	add	r3, r2
 800a734:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	f003 0307 	and.w	r3, r3, #7
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d00d      	beq.n	800a75c <pvPortMalloc+0x104>
	__asm volatile
 800a740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a744:	b672      	cpsid	i
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	b662      	cpsie	i
 800a754:	613b      	str	r3, [r7, #16]
}
 800a756:	bf00      	nop
 800a758:	bf00      	nop
 800a75a:	e7fd      	b.n	800a758 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	1ad2      	subs	r2, r2, r3
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a76e:	69b8      	ldr	r0, [r7, #24]
 800a770:	f000 f902 	bl	800a978 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a774:	4b1c      	ldr	r3, [pc, #112]	@ (800a7e8 <pvPortMalloc+0x190>)
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	4a1a      	ldr	r2, [pc, #104]	@ (800a7e8 <pvPortMalloc+0x190>)
 800a780:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a782:	4b19      	ldr	r3, [pc, #100]	@ (800a7e8 <pvPortMalloc+0x190>)
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	4b1a      	ldr	r3, [pc, #104]	@ (800a7f0 <pvPortMalloc+0x198>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d203      	bcs.n	800a796 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a78e:	4b16      	ldr	r3, [pc, #88]	@ (800a7e8 <pvPortMalloc+0x190>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a17      	ldr	r2, [pc, #92]	@ (800a7f0 <pvPortMalloc+0x198>)
 800a794:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a798:	685a      	ldr	r2, [r3, #4]
 800a79a:	4b12      	ldr	r3, [pc, #72]	@ (800a7e4 <pvPortMalloc+0x18c>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	431a      	orrs	r2, r3
 800a7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a7aa:	f7fe fefd 	bl	80095a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7ae:	69fb      	ldr	r3, [r7, #28]
 800a7b0:	f003 0307 	and.w	r3, r3, #7
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00d      	beq.n	800a7d4 <pvPortMalloc+0x17c>
	__asm volatile
 800a7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7bc:	b672      	cpsid	i
 800a7be:	f383 8811 	msr	BASEPRI, r3
 800a7c2:	f3bf 8f6f 	isb	sy
 800a7c6:	f3bf 8f4f 	dsb	sy
 800a7ca:	b662      	cpsie	i
 800a7cc:	60fb      	str	r3, [r7, #12]
}
 800a7ce:	bf00      	nop
 800a7d0:	bf00      	nop
 800a7d2:	e7fd      	b.n	800a7d0 <pvPortMalloc+0x178>
	return pvReturn;
 800a7d4:	69fb      	ldr	r3, [r7, #28]
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3728      	adds	r7, #40	@ 0x28
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
 800a7de:	bf00      	nop
 800a7e0:	200090d0 	.word	0x200090d0
 800a7e4:	200090dc 	.word	0x200090dc
 800a7e8:	200090d4 	.word	0x200090d4
 800a7ec:	200090c8 	.word	0x200090c8
 800a7f0:	200090d8 	.word	0x200090d8

0800a7f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b086      	sub	sp, #24
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d04e      	beq.n	800a8a4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a806:	2308      	movs	r3, #8
 800a808:	425b      	negs	r3, r3
 800a80a:	697a      	ldr	r2, [r7, #20]
 800a80c:	4413      	add	r3, r2
 800a80e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	685a      	ldr	r2, [r3, #4]
 800a818:	4b24      	ldr	r3, [pc, #144]	@ (800a8ac <vPortFree+0xb8>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4013      	ands	r3, r2
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10d      	bne.n	800a83e <vPortFree+0x4a>
	__asm volatile
 800a822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a826:	b672      	cpsid	i
 800a828:	f383 8811 	msr	BASEPRI, r3
 800a82c:	f3bf 8f6f 	isb	sy
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	b662      	cpsie	i
 800a836:	60fb      	str	r3, [r7, #12]
}
 800a838:	bf00      	nop
 800a83a:	bf00      	nop
 800a83c:	e7fd      	b.n	800a83a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d00d      	beq.n	800a862 <vPortFree+0x6e>
	__asm volatile
 800a846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a84a:	b672      	cpsid	i
 800a84c:	f383 8811 	msr	BASEPRI, r3
 800a850:	f3bf 8f6f 	isb	sy
 800a854:	f3bf 8f4f 	dsb	sy
 800a858:	b662      	cpsie	i
 800a85a:	60bb      	str	r3, [r7, #8]
}
 800a85c:	bf00      	nop
 800a85e:	bf00      	nop
 800a860:	e7fd      	b.n	800a85e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	685a      	ldr	r2, [r3, #4]
 800a866:	4b11      	ldr	r3, [pc, #68]	@ (800a8ac <vPortFree+0xb8>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4013      	ands	r3, r2
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d019      	beq.n	800a8a4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d115      	bne.n	800a8a4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	4b0b      	ldr	r3, [pc, #44]	@ (800a8ac <vPortFree+0xb8>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	43db      	mvns	r3, r3
 800a882:	401a      	ands	r2, r3
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a888:	f7fe fe80 	bl	800958c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	685a      	ldr	r2, [r3, #4]
 800a890:	4b07      	ldr	r3, [pc, #28]	@ (800a8b0 <vPortFree+0xbc>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4413      	add	r3, r2
 800a896:	4a06      	ldr	r2, [pc, #24]	@ (800a8b0 <vPortFree+0xbc>)
 800a898:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a89a:	6938      	ldr	r0, [r7, #16]
 800a89c:	f000 f86c 	bl	800a978 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a8a0:	f7fe fe82 	bl	80095a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a8a4:	bf00      	nop
 800a8a6:	3718      	adds	r7, #24
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	200090dc 	.word	0x200090dc
 800a8b0:	200090d4 	.word	0x200090d4

0800a8b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a8ba:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a8be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a8c0:	4b27      	ldr	r3, [pc, #156]	@ (800a960 <prvHeapInit+0xac>)
 800a8c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f003 0307 	and.w	r3, r3, #7
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00c      	beq.n	800a8e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	3307      	adds	r3, #7
 800a8d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f023 0307 	bic.w	r3, r3, #7
 800a8da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	1ad3      	subs	r3, r2, r3
 800a8e2:	4a1f      	ldr	r2, [pc, #124]	@ (800a960 <prvHeapInit+0xac>)
 800a8e4:	4413      	add	r3, r2
 800a8e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a8ec:	4a1d      	ldr	r2, [pc, #116]	@ (800a964 <prvHeapInit+0xb0>)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a8f2:	4b1c      	ldr	r3, [pc, #112]	@ (800a964 <prvHeapInit+0xb0>)
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a900:	2208      	movs	r2, #8
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	1a9b      	subs	r3, r3, r2
 800a906:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f023 0307 	bic.w	r3, r3, #7
 800a90e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	4a15      	ldr	r2, [pc, #84]	@ (800a968 <prvHeapInit+0xb4>)
 800a914:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a916:	4b14      	ldr	r3, [pc, #80]	@ (800a968 <prvHeapInit+0xb4>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2200      	movs	r2, #0
 800a91c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a91e:	4b12      	ldr	r3, [pc, #72]	@ (800a968 <prvHeapInit+0xb4>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	2200      	movs	r2, #0
 800a924:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	1ad2      	subs	r2, r2, r3
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a934:	4b0c      	ldr	r3, [pc, #48]	@ (800a968 <prvHeapInit+0xb4>)
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	4a0a      	ldr	r2, [pc, #40]	@ (800a96c <prvHeapInit+0xb8>)
 800a942:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	4a09      	ldr	r2, [pc, #36]	@ (800a970 <prvHeapInit+0xbc>)
 800a94a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a94c:	4b09      	ldr	r3, [pc, #36]	@ (800a974 <prvHeapInit+0xc0>)
 800a94e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a952:	601a      	str	r2, [r3, #0]
}
 800a954:	bf00      	nop
 800a956:	3714      	adds	r7, #20
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr
 800a960:	200054c8 	.word	0x200054c8
 800a964:	200090c8 	.word	0x200090c8
 800a968:	200090d0 	.word	0x200090d0
 800a96c:	200090d8 	.word	0x200090d8
 800a970:	200090d4 	.word	0x200090d4
 800a974:	200090dc 	.word	0x200090dc

0800a978 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a980:	4b28      	ldr	r3, [pc, #160]	@ (800aa24 <prvInsertBlockIntoFreeList+0xac>)
 800a982:	60fb      	str	r3, [r7, #12]
 800a984:	e002      	b.n	800a98c <prvInsertBlockIntoFreeList+0x14>
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	60fb      	str	r3, [r7, #12]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	429a      	cmp	r2, r3
 800a994:	d8f7      	bhi.n	800a986 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	68ba      	ldr	r2, [r7, #8]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d108      	bne.n	800a9ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	441a      	add	r2, r3
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	68ba      	ldr	r2, [r7, #8]
 800a9c4:	441a      	add	r2, r3
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d118      	bne.n	800aa00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	4b15      	ldr	r3, [pc, #84]	@ (800aa28 <prvInsertBlockIntoFreeList+0xb0>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d00d      	beq.n	800a9f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	441a      	add	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	681a      	ldr	r2, [r3, #0]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	e008      	b.n	800aa08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a9f6:	4b0c      	ldr	r3, [pc, #48]	@ (800aa28 <prvInsertBlockIntoFreeList+0xb0>)
 800a9f8:	681a      	ldr	r2, [r3, #0]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	601a      	str	r2, [r3, #0]
 800a9fe:	e003      	b.n	800aa08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681a      	ldr	r2, [r3, #0]
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d002      	beq.n	800aa16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa16:	bf00      	nop
 800aa18:	3714      	adds	r7, #20
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa20:	4770      	bx	lr
 800aa22:	bf00      	nop
 800aa24:	200090c8 	.word	0x200090c8
 800aa28:	200090d0 	.word	0x200090d0

0800aa2c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b084      	sub	sp, #16
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800aa36:	f008 fc35 	bl	80132a4 <sys_timeouts_sleeptime>
 800aa3a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa42:	d10b      	bne.n	800aa5c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800aa44:	4813      	ldr	r0, [pc, #76]	@ (800aa94 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa46:	f00b ffde 	bl	8016a06 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	6839      	ldr	r1, [r7, #0]
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f00b ff50 	bl	80168f4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800aa54:	480f      	ldr	r0, [pc, #60]	@ (800aa94 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa56:	f00b ffc7 	bl	80169e8 <sys_mutex_lock>
    return;
 800aa5a:	e018      	b.n	800aa8e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d102      	bne.n	800aa68 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800aa62:	f008 fbe5 	bl	8013230 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800aa66:	e7e6      	b.n	800aa36 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800aa68:	480a      	ldr	r0, [pc, #40]	@ (800aa94 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa6a:	f00b ffcc 	bl	8016a06 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f00b ff3e 	bl	80168f4 <sys_arch_mbox_fetch>
 800aa78:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800aa7a:	4806      	ldr	r0, [pc, #24]	@ (800aa94 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa7c:	f00b ffb4 	bl	80169e8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa86:	d102      	bne.n	800aa8e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800aa88:	f008 fbd2 	bl	8013230 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800aa8c:	e7d3      	b.n	800aa36 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	200090ec 	.word	0x200090ec

0800aa98 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800aaa0:	4810      	ldr	r0, [pc, #64]	@ (800aae4 <tcpip_thread+0x4c>)
 800aaa2:	f00b ffa1 	bl	80169e8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800aaa6:	4b10      	ldr	r3, [pc, #64]	@ (800aae8 <tcpip_thread+0x50>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d005      	beq.n	800aaba <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800aaae:	4b0e      	ldr	r3, [pc, #56]	@ (800aae8 <tcpip_thread+0x50>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4a0e      	ldr	r2, [pc, #56]	@ (800aaec <tcpip_thread+0x54>)
 800aab4:	6812      	ldr	r2, [r2, #0]
 800aab6:	4610      	mov	r0, r2
 800aab8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800aaba:	f107 030c 	add.w	r3, r7, #12
 800aabe:	4619      	mov	r1, r3
 800aac0:	480b      	ldr	r0, [pc, #44]	@ (800aaf0 <tcpip_thread+0x58>)
 800aac2:	f7ff ffb3 	bl	800aa2c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d106      	bne.n	800aada <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800aacc:	4b09      	ldr	r3, [pc, #36]	@ (800aaf4 <tcpip_thread+0x5c>)
 800aace:	2291      	movs	r2, #145	@ 0x91
 800aad0:	4909      	ldr	r1, [pc, #36]	@ (800aaf8 <tcpip_thread+0x60>)
 800aad2:	480a      	ldr	r0, [pc, #40]	@ (800aafc <tcpip_thread+0x64>)
 800aad4:	f00c f8e8 	bl	8016ca8 <iprintf>
      continue;
 800aad8:	e003      	b.n	800aae2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 f80f 	bl	800ab00 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800aae2:	e7ea      	b.n	800aaba <tcpip_thread+0x22>
 800aae4:	200090ec 	.word	0x200090ec
 800aae8:	200090e0 	.word	0x200090e0
 800aaec:	200090e4 	.word	0x200090e4
 800aaf0:	200090e8 	.word	0x200090e8
 800aaf4:	08018500 	.word	0x08018500
 800aaf8:	08018530 	.word	0x08018530
 800aafc:	08018550 	.word	0x08018550

0800ab00 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d026      	beq.n	800ab5e <tcpip_thread_handle_msg+0x5e>
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	dc2b      	bgt.n	800ab6c <tcpip_thread_handle_msg+0x6c>
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d002      	beq.n	800ab1e <tcpip_thread_handle_msg+0x1e>
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d015      	beq.n	800ab48 <tcpip_thread_handle_msg+0x48>
 800ab1c:	e026      	b.n	800ab6c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	68db      	ldr	r3, [r3, #12]
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	6850      	ldr	r0, [r2, #4]
 800ab26:	687a      	ldr	r2, [r7, #4]
 800ab28:	6892      	ldr	r2, [r2, #8]
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	4798      	blx	r3
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d004      	beq.n	800ab3e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f002 fcf3 	bl	800d524 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ab3e:	6879      	ldr	r1, [r7, #4]
 800ab40:	2009      	movs	r0, #9
 800ab42:	f001 fe4b 	bl	800c7dc <memp_free>
      break;
 800ab46:	e018      	b.n	800ab7a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	685b      	ldr	r3, [r3, #4]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	6892      	ldr	r2, [r2, #8]
 800ab50:	4610      	mov	r0, r2
 800ab52:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ab54:	6879      	ldr	r1, [r7, #4]
 800ab56:	2008      	movs	r0, #8
 800ab58:	f001 fe40 	bl	800c7dc <memp_free>
      break;
 800ab5c:	e00d      	b.n	800ab7a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	685b      	ldr	r3, [r3, #4]
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	6892      	ldr	r2, [r2, #8]
 800ab66:	4610      	mov	r0, r2
 800ab68:	4798      	blx	r3
      break;
 800ab6a:	e006      	b.n	800ab7a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800ab6c:	4b05      	ldr	r3, [pc, #20]	@ (800ab84 <tcpip_thread_handle_msg+0x84>)
 800ab6e:	22cf      	movs	r2, #207	@ 0xcf
 800ab70:	4905      	ldr	r1, [pc, #20]	@ (800ab88 <tcpip_thread_handle_msg+0x88>)
 800ab72:	4806      	ldr	r0, [pc, #24]	@ (800ab8c <tcpip_thread_handle_msg+0x8c>)
 800ab74:	f00c f898 	bl	8016ca8 <iprintf>
      break;
 800ab78:	bf00      	nop
  }
}
 800ab7a:	bf00      	nop
 800ab7c:	3708      	adds	r7, #8
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
 800ab82:	bf00      	nop
 800ab84:	08018500 	.word	0x08018500
 800ab88:	08018530 	.word	0x08018530
 800ab8c:	08018550 	.word	0x08018550

0800ab90 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60f8      	str	r0, [r7, #12]
 800ab98:	60b9      	str	r1, [r7, #8]
 800ab9a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ab9c:	481a      	ldr	r0, [pc, #104]	@ (800ac08 <tcpip_inpkt+0x78>)
 800ab9e:	f00b fee8 	bl	8016972 <sys_mbox_valid>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d105      	bne.n	800abb4 <tcpip_inpkt+0x24>
 800aba8:	4b18      	ldr	r3, [pc, #96]	@ (800ac0c <tcpip_inpkt+0x7c>)
 800abaa:	22fc      	movs	r2, #252	@ 0xfc
 800abac:	4918      	ldr	r1, [pc, #96]	@ (800ac10 <tcpip_inpkt+0x80>)
 800abae:	4819      	ldr	r0, [pc, #100]	@ (800ac14 <tcpip_inpkt+0x84>)
 800abb0:	f00c f87a 	bl	8016ca8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800abb4:	2009      	movs	r0, #9
 800abb6:	f001 fd9b 	bl	800c6f0 <memp_malloc>
 800abba:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d102      	bne.n	800abc8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800abc2:	f04f 33ff 	mov.w	r3, #4294967295
 800abc6:	e01a      	b.n	800abfe <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	2200      	movs	r2, #0
 800abcc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	68fa      	ldr	r2, [r7, #12]
 800abd2:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	68ba      	ldr	r2, [r7, #8]
 800abd8:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800abe0:	6979      	ldr	r1, [r7, #20]
 800abe2:	4809      	ldr	r0, [pc, #36]	@ (800ac08 <tcpip_inpkt+0x78>)
 800abe4:	f00b fe6c 	bl	80168c0 <sys_mbox_trypost>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d006      	beq.n	800abfc <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800abee:	6979      	ldr	r1, [r7, #20]
 800abf0:	2009      	movs	r0, #9
 800abf2:	f001 fdf3 	bl	800c7dc <memp_free>
    return ERR_MEM;
 800abf6:	f04f 33ff 	mov.w	r3, #4294967295
 800abfa:	e000      	b.n	800abfe <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800abfc:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3718      	adds	r7, #24
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	200090e8 	.word	0x200090e8
 800ac0c:	08018500 	.word	0x08018500
 800ac10:	08018578 	.word	0x08018578
 800ac14:	08018550 	.word	0x08018550

0800ac18 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ac28:	f003 0318 	and.w	r3, r3, #24
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d006      	beq.n	800ac3e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800ac30:	4a08      	ldr	r2, [pc, #32]	@ (800ac54 <tcpip_input+0x3c>)
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f7ff ffab 	bl	800ab90 <tcpip_inpkt>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	e005      	b.n	800ac4a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800ac3e:	4a06      	ldr	r2, [pc, #24]	@ (800ac58 <tcpip_input+0x40>)
 800ac40:	6839      	ldr	r1, [r7, #0]
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f7ff ffa4 	bl	800ab90 <tcpip_inpkt>
 800ac48:	4603      	mov	r3, r0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3708      	adds	r7, #8
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
 800ac52:	bf00      	nop
 800ac54:	080166d1 	.word	0x080166d1
 800ac58:	08015245 	.word	0x08015245

0800ac5c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b084      	sub	sp, #16
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
 800ac64:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ac66:	4819      	ldr	r0, [pc, #100]	@ (800accc <tcpip_try_callback+0x70>)
 800ac68:	f00b fe83 	bl	8016972 <sys_mbox_valid>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d106      	bne.n	800ac80 <tcpip_try_callback+0x24>
 800ac72:	4b17      	ldr	r3, [pc, #92]	@ (800acd0 <tcpip_try_callback+0x74>)
 800ac74:	f240 125d 	movw	r2, #349	@ 0x15d
 800ac78:	4916      	ldr	r1, [pc, #88]	@ (800acd4 <tcpip_try_callback+0x78>)
 800ac7a:	4817      	ldr	r0, [pc, #92]	@ (800acd8 <tcpip_try_callback+0x7c>)
 800ac7c:	f00c f814 	bl	8016ca8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800ac80:	2008      	movs	r0, #8
 800ac82:	f001 fd35 	bl	800c6f0 <memp_malloc>
 800ac86:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d102      	bne.n	800ac94 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800ac8e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac92:	e017      	b.n	800acc4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2201      	movs	r2, #1
 800ac98:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800aca6:	68f9      	ldr	r1, [r7, #12]
 800aca8:	4808      	ldr	r0, [pc, #32]	@ (800accc <tcpip_try_callback+0x70>)
 800acaa:	f00b fe09 	bl	80168c0 <sys_mbox_trypost>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d006      	beq.n	800acc2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800acb4:	68f9      	ldr	r1, [r7, #12]
 800acb6:	2008      	movs	r0, #8
 800acb8:	f001 fd90 	bl	800c7dc <memp_free>
    return ERR_MEM;
 800acbc:	f04f 33ff 	mov.w	r3, #4294967295
 800acc0:	e000      	b.n	800acc4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3710      	adds	r7, #16
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}
 800accc:	200090e8 	.word	0x200090e8
 800acd0:	08018500 	.word	0x08018500
 800acd4:	08018578 	.word	0x08018578
 800acd8:	08018550 	.word	0x08018550

0800acdc <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af02      	add	r7, sp, #8
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  lwip_init();
 800ace6:	f001 f85b 	bl	800bda0 <lwip_init>

  tcpip_init_done = initfunc;
 800acea:	4a17      	ldr	r2, [pc, #92]	@ (800ad48 <tcpip_init+0x6c>)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800acf0:	4a16      	ldr	r2, [pc, #88]	@ (800ad4c <tcpip_init+0x70>)
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800acf6:	2106      	movs	r1, #6
 800acf8:	4815      	ldr	r0, [pc, #84]	@ (800ad50 <tcpip_init+0x74>)
 800acfa:	f00b fdbf 	bl	801687c <sys_mbox_new>
 800acfe:	4603      	mov	r3, r0
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d006      	beq.n	800ad12 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800ad04:	4b13      	ldr	r3, [pc, #76]	@ (800ad54 <tcpip_init+0x78>)
 800ad06:	f240 2261 	movw	r2, #609	@ 0x261
 800ad0a:	4913      	ldr	r1, [pc, #76]	@ (800ad58 <tcpip_init+0x7c>)
 800ad0c:	4813      	ldr	r0, [pc, #76]	@ (800ad5c <tcpip_init+0x80>)
 800ad0e:	f00b ffcb 	bl	8016ca8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800ad12:	4813      	ldr	r0, [pc, #76]	@ (800ad60 <tcpip_init+0x84>)
 800ad14:	f00b fe4c 	bl	80169b0 <sys_mutex_new>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d006      	beq.n	800ad2c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800ad1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad54 <tcpip_init+0x78>)
 800ad20:	f240 2265 	movw	r2, #613	@ 0x265
 800ad24:	490f      	ldr	r1, [pc, #60]	@ (800ad64 <tcpip_init+0x88>)
 800ad26:	480d      	ldr	r0, [pc, #52]	@ (800ad5c <tcpip_init+0x80>)
 800ad28:	f00b ffbe 	bl	8016ca8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad34:	2200      	movs	r2, #0
 800ad36:	490c      	ldr	r1, [pc, #48]	@ (800ad68 <tcpip_init+0x8c>)
 800ad38:	480c      	ldr	r0, [pc, #48]	@ (800ad6c <tcpip_init+0x90>)
 800ad3a:	f00b fe71 	bl	8016a20 <sys_thread_new>
}
 800ad3e:	bf00      	nop
 800ad40:	3708      	adds	r7, #8
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	200090e0 	.word	0x200090e0
 800ad4c:	200090e4 	.word	0x200090e4
 800ad50:	200090e8 	.word	0x200090e8
 800ad54:	08018500 	.word	0x08018500
 800ad58:	08018588 	.word	0x08018588
 800ad5c:	08018550 	.word	0x08018550
 800ad60:	200090ec 	.word	0x200090ec
 800ad64:	080185ac 	.word	0x080185ac
 800ad68:	0800aa99 	.word	0x0800aa99
 800ad6c:	080185d0 	.word	0x080185d0

0800ad70 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	4603      	mov	r3, r0
 800ad78:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ad7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad7e:	021b      	lsls	r3, r3, #8
 800ad80:	b21a      	sxth	r2, r3
 800ad82:	88fb      	ldrh	r3, [r7, #6]
 800ad84:	0a1b      	lsrs	r3, r3, #8
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	b21b      	sxth	r3, r3
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	b21b      	sxth	r3, r3
 800ad8e:	b29b      	uxth	r3, r3
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	370c      	adds	r7, #12
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	061a      	lsls	r2, r3, #24
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	021b      	lsls	r3, r3, #8
 800adac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800adb0:	431a      	orrs	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	0a1b      	lsrs	r3, r3, #8
 800adb6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800adba:	431a      	orrs	r2, r3
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	0e1b      	lsrs	r3, r3, #24
 800adc0:	4313      	orrs	r3, r2
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	370c      	adds	r7, #12
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr

0800adce <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 800adce:	b480      	push	{r7}
 800add0:	b087      	sub	sp, #28
 800add2:	af00      	add	r7, sp, #0
 800add4:	60f8      	str	r0, [r7, #12]
 800add6:	60b9      	str	r1, [r7, #8]
 800add8:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	1c5a      	adds	r2, r3, #1
 800adde:	60fa      	str	r2, [r7, #12]
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	1c5a      	adds	r2, r3, #1
 800ade8:	60ba      	str	r2, [r7, #8]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 800adee:	7dfa      	ldrb	r2, [r7, #23]
 800adf0:	7dbb      	ldrb	r3, [r7, #22]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d016      	beq.n	800ae24 <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 800adf6:	7dfb      	ldrb	r3, [r7, #23]
 800adf8:	f043 0320 	orr.w	r3, r3, #32
 800adfc:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 800adfe:	7d7b      	ldrb	r3, [r7, #21]
 800ae00:	2b60      	cmp	r3, #96	@ 0x60
 800ae02:	d90c      	bls.n	800ae1e <lwip_strnicmp+0x50>
 800ae04:	7d7b      	ldrb	r3, [r7, #21]
 800ae06:	2b7a      	cmp	r3, #122	@ 0x7a
 800ae08:	d809      	bhi.n	800ae1e <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 800ae0a:	7dbb      	ldrb	r3, [r7, #22]
 800ae0c:	f043 0320 	orr.w	r3, r3, #32
 800ae10:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 800ae12:	7d7a      	ldrb	r2, [r7, #21]
 800ae14:	7d3b      	ldrb	r3, [r7, #20]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d003      	beq.n	800ae22 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e00c      	b.n	800ae38 <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e00a      	b.n	800ae38 <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 800ae22:	bf00      	nop
      }
    }
    len--;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	3b01      	subs	r3, #1
 800ae28:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d002      	beq.n	800ae36 <lwip_strnicmp+0x68>
 800ae30:	7dfb      	ldrb	r3, [r7, #23]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d1d1      	bne.n	800adda <lwip_strnicmp+0xc>
  return 0;
 800ae36:	2300      	movs	r3, #0
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	371c      	adds	r7, #28
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 800ae44:	b480      	push	{r7}
 800ae46:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 800ae48:	bf00      	nop
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr
	...

0800ae54 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	6039      	str	r1, [r7, #0]
 800ae5e:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 800ae60:	79fb      	ldrb	r3, [r7, #7]
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d80f      	bhi.n	800ae86 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d006      	beq.n	800ae7a <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 800ae6c:	79fb      	ldrb	r3, [r7, #7]
 800ae6e:	4909      	ldr	r1, [pc, #36]	@ (800ae94 <dns_setserver+0x40>)
 800ae70:	683a      	ldr	r2, [r7, #0]
 800ae72:	6812      	ldr	r2, [r2, #0]
 800ae74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 800ae78:	e005      	b.n	800ae86 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 800ae7a:	79fb      	ldrb	r3, [r7, #7]
 800ae7c:	4905      	ldr	r1, [pc, #20]	@ (800ae94 <dns_setserver+0x40>)
 800ae7e:	4a06      	ldr	r2, [pc, #24]	@ (800ae98 <dns_setserver+0x44>)
 800ae80:	6812      	ldr	r2, [r2, #0]
 800ae82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ae86:	bf00      	nop
 800ae88:	370c      	adds	r7, #12
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	20009574 	.word	0x20009574
 800ae98:	0801b1f8 	.word	0x0801b1f8

0800ae9c <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 800aea0:	f000 fc54 	bl	800b74c <dns_check_entries>
}
 800aea4:	bf00      	nop
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b084      	sub	sp, #16
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	73fb      	strb	r3, [r7, #15]
 800aeb6:	e02e      	b.n	800af16 <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 800aeb8:	7bfa      	ldrb	r2, [r7, #15]
 800aeba:	491b      	ldr	r1, [pc, #108]	@ (800af28 <dns_lookup+0x80>)
 800aebc:	4613      	mov	r3, r2
 800aebe:	011b      	lsls	r3, r3, #4
 800aec0:	4413      	add	r3, r2
 800aec2:	011b      	lsls	r3, r3, #4
 800aec4:	440b      	add	r3, r1
 800aec6:	330a      	adds	r3, #10
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	2b03      	cmp	r3, #3
 800aecc:	d120      	bne.n	800af10 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 800aece:	7bfa      	ldrb	r2, [r7, #15]
 800aed0:	4613      	mov	r3, r2
 800aed2:	011b      	lsls	r3, r3, #4
 800aed4:	4413      	add	r3, r2
 800aed6:	011b      	lsls	r3, r3, #4
 800aed8:	3310      	adds	r3, #16
 800aeda:	4a13      	ldr	r2, [pc, #76]	@ (800af28 <dns_lookup+0x80>)
 800aedc:	4413      	add	r3, r2
 800aede:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aee2:	4619      	mov	r1, r3
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7ff ff72 	bl	800adce <lwip_strnicmp>
 800aeea:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10f      	bne.n	800af10 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d00a      	beq.n	800af0c <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 800aef6:	7bfa      	ldrb	r2, [r7, #15]
 800aef8:	490b      	ldr	r1, [pc, #44]	@ (800af28 <dns_lookup+0x80>)
 800aefa:	4613      	mov	r3, r2
 800aefc:	011b      	lsls	r3, r3, #4
 800aefe:	4413      	add	r3, r2
 800af00:	011b      	lsls	r3, r3, #4
 800af02:	440b      	add	r3, r1
 800af04:	3304      	adds	r3, #4
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 800af0c:	2300      	movs	r3, #0
 800af0e:	e007      	b.n	800af20 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800af10:	7bfb      	ldrb	r3, [r7, #15]
 800af12:	3301      	adds	r3, #1
 800af14:	73fb      	strb	r3, [r7, #15]
 800af16:	7bfb      	ldrb	r3, [r7, #15]
 800af18:	2b03      	cmp	r3, #3
 800af1a:	d9cd      	bls.n	800aeb8 <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 800af1c:	f06f 030f 	mvn.w	r3, #15
}
 800af20:	4618      	mov	r0, r3
 800af22:	3710      	adds	r7, #16
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	20009104 	.word	0x20009104

0800af2c <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b088      	sub	sp, #32
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	4613      	mov	r3, r2
 800af38:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 800af3a:	88fb      	ldrh	r3, [r7, #6]
 800af3c:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 800af3e:	8b7b      	ldrh	r3, [r7, #26]
 800af40:	4619      	mov	r1, r3
 800af42:	68b8      	ldr	r0, [r7, #8]
 800af44:	f002 fed0 	bl	800dce8 <pbuf_try_get_at>
 800af48:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 800af4a:	69fb      	ldr	r3, [r7, #28]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	db04      	blt.n	800af5a <dns_compare_name+0x2e>
 800af50:	8b7b      	ldrh	r3, [r7, #26]
 800af52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800af56:	4293      	cmp	r3, r2
 800af58:	d102      	bne.n	800af60 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 800af5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af5e:	e06c      	b.n	800b03a <dns_compare_name+0x10e>
    }
    response_offset++;
 800af60:	8b7b      	ldrh	r3, [r7, #26]
 800af62:	3301      	adds	r3, #1
 800af64:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800af6c:	2bc0      	cmp	r3, #192	@ 0xc0
 800af6e:	d144      	bne.n	800affa <dns_compare_name+0xce>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 800af70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af74:	e061      	b.n	800b03a <dns_compare_name+0x10e>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 800af76:	8b7b      	ldrh	r3, [r7, #26]
 800af78:	4619      	mov	r1, r3
 800af7a:	68b8      	ldr	r0, [r7, #8]
 800af7c:	f002 feb4 	bl	800dce8 <pbuf_try_get_at>
 800af80:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	2b00      	cmp	r3, #0
 800af86:	da02      	bge.n	800af8e <dns_compare_name+0x62>
          return 0xFFFF;
 800af88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af8c:	e055      	b.n	800b03a <dns_compare_name+0x10e>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	74fb      	strb	r3, [r7, #19]
 800af94:	7cfb      	ldrb	r3, [r7, #19]
 800af96:	3301      	adds	r3, #1
 800af98:	4a2a      	ldr	r2, [pc, #168]	@ (800b044 <dns_compare_name+0x118>)
 800af9a:	4413      	add	r3, r2
 800af9c:	781b      	ldrb	r3, [r3, #0]
 800af9e:	f003 0303 	and.w	r3, r3, #3
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d103      	bne.n	800afae <dns_compare_name+0x82>
 800afa6:	7cfb      	ldrb	r3, [r7, #19]
 800afa8:	f103 0220 	add.w	r2, r3, #32
 800afac:	e000      	b.n	800afb0 <dns_compare_name+0x84>
 800afae:	7cfa      	ldrb	r2, [r7, #19]
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	74bb      	strb	r3, [r7, #18]
 800afb4:	7cbb      	ldrb	r3, [r7, #18]
 800afb6:	3301      	adds	r3, #1
 800afb8:	4922      	ldr	r1, [pc, #136]	@ (800b044 <dns_compare_name+0x118>)
 800afba:	440b      	add	r3, r1
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	f003 0303 	and.w	r3, r3, #3
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d102      	bne.n	800afcc <dns_compare_name+0xa0>
 800afc6:	7cbb      	ldrb	r3, [r7, #18]
 800afc8:	3320      	adds	r3, #32
 800afca:	e000      	b.n	800afce <dns_compare_name+0xa2>
 800afcc:	7cbb      	ldrb	r3, [r7, #18]
 800afce:	429a      	cmp	r2, r3
 800afd0:	d002      	beq.n	800afd8 <dns_compare_name+0xac>
          return 0xFFFF;
 800afd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800afd6:	e030      	b.n	800b03a <dns_compare_name+0x10e>
        }
        if (response_offset == 0xFFFF) {
 800afd8:	8b7b      	ldrh	r3, [r7, #26]
 800afda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800afde:	4293      	cmp	r3, r2
 800afe0:	d102      	bne.n	800afe8 <dns_compare_name+0xbc>
          /* would overflow */
          return 0xFFFF;
 800afe2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800afe6:	e028      	b.n	800b03a <dns_compare_name+0x10e>
        }
        response_offset++;
 800afe8:	8b7b      	ldrh	r3, [r7, #26]
 800afea:	3301      	adds	r3, #1
 800afec:	837b      	strh	r3, [r7, #26]
        ++query;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	3301      	adds	r3, #1
 800aff2:	60fb      	str	r3, [r7, #12]
        --n;
 800aff4:	69fb      	ldr	r3, [r7, #28]
 800aff6:	3b01      	subs	r3, #1
 800aff8:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	2b00      	cmp	r3, #0
 800affe:	dcba      	bgt.n	800af76 <dns_compare_name+0x4a>
      }
      ++query;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	3301      	adds	r3, #1
 800b004:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 800b006:	8b7b      	ldrh	r3, [r7, #26]
 800b008:	4619      	mov	r1, r3
 800b00a:	68b8      	ldr	r0, [r7, #8]
 800b00c:	f002 fe6c 	bl	800dce8 <pbuf_try_get_at>
 800b010:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 800b012:	69fb      	ldr	r3, [r7, #28]
 800b014:	2b00      	cmp	r3, #0
 800b016:	da02      	bge.n	800b01e <dns_compare_name+0xf2>
      return 0xFFFF;
 800b018:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b01c:	e00d      	b.n	800b03a <dns_compare_name+0x10e>
    }
  } while (n != 0);
 800b01e:	69fb      	ldr	r3, [r7, #28]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d18c      	bne.n	800af3e <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 800b024:	8b7b      	ldrh	r3, [r7, #26]
 800b026:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d102      	bne.n	800b034 <dns_compare_name+0x108>
    /* would overflow */
    return 0xFFFF;
 800b02e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b032:	e002      	b.n	800b03a <dns_compare_name+0x10e>
  }
  return (u16_t)(response_offset + 1);
 800b034:	8b7b      	ldrh	r3, [r7, #26]
 800b036:	3301      	adds	r3, #1
 800b038:	b29b      	uxth	r3, r3
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3720      	adds	r7, #32
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	0801b34a 	.word	0x0801b34a

0800b048 <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	460b      	mov	r3, r1
 800b052:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 800b054:	887b      	ldrh	r3, [r7, #2]
 800b056:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 800b058:	89fb      	ldrh	r3, [r7, #14]
 800b05a:	1c5a      	adds	r2, r3, #1
 800b05c:	81fa      	strh	r2, [r7, #14]
 800b05e:	4619      	mov	r1, r3
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f002 fe41 	bl	800dce8 <pbuf_try_get_at>
 800b066:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	db02      	blt.n	800b074 <dns_skip_name+0x2c>
 800b06e:	89fb      	ldrh	r3, [r7, #14]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d102      	bne.n	800b07a <dns_skip_name+0x32>
      return 0xFFFF;
 800b074:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b078:	e02f      	b.n	800b0da <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b080:	2bc0      	cmp	r3, #192	@ 0xc0
 800b082:	d01e      	beq.n	800b0c2 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 800b084:	89fa      	ldrh	r2, [r7, #14]
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	4413      	add	r3, r2
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	8912      	ldrh	r2, [r2, #8]
 800b08e:	4293      	cmp	r3, r2
 800b090:	db02      	blt.n	800b098 <dns_skip_name+0x50>
        return 0xFFFF;
 800b092:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b096:	e020      	b.n	800b0da <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	b29a      	uxth	r2, r3
 800b09c:	89fb      	ldrh	r3, [r7, #14]
 800b09e:	4413      	add	r3, r2
 800b0a0:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 800b0a2:	89fb      	ldrh	r3, [r7, #14]
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f002 fe1e 	bl	800dce8 <pbuf_try_get_at>
 800b0ac:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	da02      	bge.n	800b0ba <dns_skip_name+0x72>
      return 0xFFFF;
 800b0b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0b8:	e00f      	b.n	800b0da <dns_skip_name+0x92>
    }
  } while (n != 0);
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d1cb      	bne.n	800b058 <dns_skip_name+0x10>
 800b0c0:	e000      	b.n	800b0c4 <dns_skip_name+0x7c>
      break;
 800b0c2:	bf00      	nop

  if (offset == 0xFFFF) {
 800b0c4:	89fb      	ldrh	r3, [r7, #14]
 800b0c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d102      	bne.n	800b0d4 <dns_skip_name+0x8c>
    return 0xFFFF;
 800b0ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0d2:	e002      	b.n	800b0da <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 800b0d4:	89fb      	ldrh	r3, [r7, #14]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	b29b      	uxth	r3, r3
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3710      	adds	r7, #16
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b090      	sub	sp, #64	@ 0x40
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 800b0ee:	79fa      	ldrb	r2, [r7, #7]
 800b0f0:	4613      	mov	r3, r2
 800b0f2:	011b      	lsls	r3, r3, #4
 800b0f4:	4413      	add	r3, r2
 800b0f6:	011b      	lsls	r3, r3, #4
 800b0f8:	4a6c      	ldr	r2, [pc, #432]	@ (800b2ac <dns_send+0x1c8>)
 800b0fa:	4413      	add	r3, r2
 800b0fc:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	7adb      	ldrb	r3, [r3, #11]
 800b102:	2b01      	cmp	r3, #1
 800b104:	d906      	bls.n	800b114 <dns_send+0x30>
 800b106:	4b6a      	ldr	r3, [pc, #424]	@ (800b2b0 <dns_send+0x1cc>)
 800b108:	f240 22fa 	movw	r2, #762	@ 0x2fa
 800b10c:	4969      	ldr	r1, [pc, #420]	@ (800b2b4 <dns_send+0x1d0>)
 800b10e:	486a      	ldr	r0, [pc, #424]	@ (800b2b8 <dns_send+0x1d4>)
 800b110:	f00b fdca 	bl	8016ca8 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800b114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b116:	7adb      	ldrb	r3, [r3, #11]
 800b118:	461a      	mov	r2, r3
 800b11a:	4b68      	ldr	r3, [pc, #416]	@ (800b2bc <dns_send+0x1d8>)
 800b11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d109      	bne.n	800b138 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 800b124:	79fb      	ldrb	r3, [r7, #7]
 800b126:	2100      	movs	r1, #0
 800b128:	4618      	mov	r0, r3
 800b12a:	f000 f959 	bl	800b3e0 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 800b12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b130:	2200      	movs	r2, #0
 800b132:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 800b134:	2300      	movs	r3, #0
 800b136:	e0b4      	b.n	800b2a2 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800b138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b13a:	3310      	adds	r3, #16
 800b13c:	4618      	mov	r0, r3
 800b13e:	f7f5 f87f 	bl	8000240 <strlen>
 800b142:	4603      	mov	r3, r0
 800b144:	b29b      	uxth	r3, r3
 800b146:	3312      	adds	r3, #18
 800b148:	b29b      	uxth	r3, r3
 800b14a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800b14e:	4619      	mov	r1, r3
 800b150:	2036      	movs	r0, #54	@ 0x36
 800b152:	f001 ff03 	bl	800cf5c <pbuf_alloc>
 800b156:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 800b158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f000 8095 	beq.w	800b28a <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800b160:	f107 0310 	add.w	r3, r7, #16
 800b164:	220c      	movs	r2, #12
 800b166:	2100      	movs	r1, #0
 800b168:	4618      	mov	r0, r3
 800b16a:	f00b fe8f 	bl	8016e8c <memset>
    hdr.id = lwip_htons(entry->txid);
 800b16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b170:	891b      	ldrh	r3, [r3, #8]
 800b172:	4618      	mov	r0, r3
 800b174:	f7ff fdfc 	bl	800ad70 <lwip_htons>
 800b178:	4603      	mov	r3, r0
 800b17a:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 800b17c:	2301      	movs	r3, #1
 800b17e:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 800b180:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b184:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800b186:	f107 0310 	add.w	r3, r7, #16
 800b18a:	220c      	movs	r2, #12
 800b18c:	4619      	mov	r1, r3
 800b18e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b190:	f002 fc7c 	bl	800da8c <pbuf_take>
    hostname = entry->name;
 800b194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b196:	3310      	adds	r3, #16
 800b198:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 800b19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b19c:	3b01      	subs	r3, #1
 800b19e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 800b1a0:	230c      	movs	r3, #12
 800b1a2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 800b1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 800b1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b1b4:	e007      	b.n	800b1c6 <dns_send+0xe2>
        ++n;
 800b1b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800b1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1cc:	d003      	beq.n	800b1d6 <dns_send+0xf2>
 800b1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1ef      	bne.n	800b1b6 <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 800b1d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1da:	1ad3      	subs	r3, r2, r3
 800b1dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 800b1de:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800b1e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b1e4:	4413      	add	r3, r2
 800b1e6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	dc53      	bgt.n	800b296 <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 800b1ee:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800b1f2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b1f8:	f002 fd98 	bl	800dd2c <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800b1fc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b1fe:	3301      	adds	r3, #1
 800b200:	b29b      	uxth	r3, r3
 800b202:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b204:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b206:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b208:	f002 fcd2 	bl	800dbb0 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 800b20c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b210:	b29a      	uxth	r2, r3
 800b212:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b214:	4413      	add	r3, r2
 800b216:	b29b      	uxth	r3, r3
 800b218:	3301      	adds	r3, #1
 800b21a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 800b21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1bf      	bne.n	800b1a4 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 800b224:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b226:	2200      	movs	r2, #0
 800b228:	4619      	mov	r1, r3
 800b22a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b22c:	f002 fd7e 	bl	800dd2c <pbuf_put_at>
    query_idx++;
 800b230:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b232:	3301      	adds	r3, #1
 800b234:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800b236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b23a:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 800b23c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b240:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800b242:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b244:	f107 010c 	add.w	r1, r7, #12
 800b248:	2204      	movs	r2, #4
 800b24a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b24c:	f002 fcb0 	bl	800dbb0 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 800b250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b252:	7bdb      	ldrb	r3, [r3, #15]
 800b254:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 800b258:	2335      	movs	r3, #53	@ 0x35
 800b25a:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 800b25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b25e:	7adb      	ldrb	r3, [r3, #11]
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	4a16      	ldr	r2, [pc, #88]	@ (800b2bc <dns_send+0x1d8>)
 800b264:	4413      	add	r3, r2
 800b266:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800b268:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b26c:	4a14      	ldr	r2, [pc, #80]	@ (800b2c0 <dns_send+0x1dc>)
 800b26e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b272:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b274:	69fa      	ldr	r2, [r7, #28]
 800b276:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b278:	f008 fa48 	bl	801370c <udp_sendto>
 800b27c:	4603      	mov	r3, r0
 800b27e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 800b282:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b284:	f002 f94e 	bl	800d524 <pbuf_free>
 800b288:	e002      	b.n	800b290 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 800b28a:	23ff      	movs	r3, #255	@ 0xff
 800b28c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 800b290:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b294:	e005      	b.n	800b2a2 <dns_send+0x1be>
        goto overflow_return;
 800b296:	bf00      	nop
overflow_return:
  pbuf_free(p);
 800b298:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b29a:	f002 f943 	bl	800d524 <pbuf_free>
  return ERR_VAL;
 800b29e:	f06f 0305 	mvn.w	r3, #5
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3740      	adds	r7, #64	@ 0x40
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20009104 	.word	0x20009104
 800b2b0:	080185e0 	.word	0x080185e0
 800b2b4:	08018610 	.word	0x08018610
 800b2b8:	08018628 	.word	0x08018628
 800b2bc:	20009574 	.word	0x20009574
 800b2c0:	200090f0 	.word	0x200090f0

0800b2c4 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 800b2ca:	202e      	movs	r0, #46	@ 0x2e
 800b2cc:	f008 fd55 	bl	8013d7a <udp_new_ip_type>
 800b2d0:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d101      	bne.n	800b2dc <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	e026      	b.n	800b32a <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 800b2dc:	f00b fbe4 	bl	8016aa8 <rand>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 800b2e4:	88fb      	ldrh	r3, [r7, #6]
 800b2e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2ea:	d308      	bcc.n	800b2fe <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 800b2ec:	88fb      	ldrh	r3, [r7, #6]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	4910      	ldr	r1, [pc, #64]	@ (800b334 <dns_alloc_random_port+0x70>)
 800b2f2:	68b8      	ldr	r0, [r7, #8]
 800b2f4:	f008 fbd2 	bl	8013a9c <udp_bind>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	73fb      	strb	r3, [r7, #15]
 800b2fc:	e001      	b.n	800b302 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 800b2fe:	23f8      	movs	r3, #248	@ 0xf8
 800b300:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 800b302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b306:	f113 0f08 	cmn.w	r3, #8
 800b30a:	d0e7      	beq.n	800b2dc <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 800b30c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d004      	beq.n	800b31e <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 800b314:	68b8      	ldr	r0, [r7, #8]
 800b316:	f008 fcd7 	bl	8013cc8 <udp_remove>
    return NULL;
 800b31a:	2300      	movs	r3, #0
 800b31c:	e005      	b.n	800b32a <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 800b31e:	2200      	movs	r2, #0
 800b320:	4905      	ldr	r1, [pc, #20]	@ (800b338 <dns_alloc_random_port+0x74>)
 800b322:	68b8      	ldr	r0, [r7, #8]
 800b324:	f008 fcb0 	bl	8013c88 <udp_recv>
  return pcb;
 800b328:	68bb      	ldr	r3, [r7, #8]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	0801b1f8 	.word	0x0801b1f8
 800b338:	0800b7e5 	.word	0x0800b7e5

0800b33c <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 800b33c:	b590      	push	{r4, r7, lr}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 800b342:	2300      	movs	r3, #0
 800b344:	71fb      	strb	r3, [r7, #7]
 800b346:	e008      	b.n	800b35a <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 800b348:	79fb      	ldrb	r3, [r7, #7]
 800b34a:	4a23      	ldr	r2, [pc, #140]	@ (800b3d8 <dns_alloc_pcb+0x9c>)
 800b34c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d006      	beq.n	800b362 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 800b354:	79fb      	ldrb	r3, [r7, #7]
 800b356:	3301      	adds	r3, #1
 800b358:	71fb      	strb	r3, [r7, #7]
 800b35a:	79fb      	ldrb	r3, [r7, #7]
 800b35c:	2b03      	cmp	r3, #3
 800b35e:	d9f3      	bls.n	800b348 <dns_alloc_pcb+0xc>
 800b360:	e000      	b.n	800b364 <dns_alloc_pcb+0x28>
      break;
 800b362:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 800b364:	79fb      	ldrb	r3, [r7, #7]
 800b366:	2b03      	cmp	r3, #3
 800b368:	d811      	bhi.n	800b38e <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 800b36a:	79fc      	ldrb	r4, [r7, #7]
 800b36c:	f7ff ffaa 	bl	800b2c4 <dns_alloc_random_port>
 800b370:	4603      	mov	r3, r0
 800b372:	4a19      	ldr	r2, [pc, #100]	@ (800b3d8 <dns_alloc_pcb+0x9c>)
 800b374:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 800b378:	79fb      	ldrb	r3, [r7, #7]
 800b37a:	4a17      	ldr	r2, [pc, #92]	@ (800b3d8 <dns_alloc_pcb+0x9c>)
 800b37c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d004      	beq.n	800b38e <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 800b384:	4a15      	ldr	r2, [pc, #84]	@ (800b3dc <dns_alloc_pcb+0xa0>)
 800b386:	79fb      	ldrb	r3, [r7, #7]
 800b388:	7013      	strb	r3, [r2, #0]
      return i;
 800b38a:	79fb      	ldrb	r3, [r7, #7]
 800b38c:	e020      	b.n	800b3d0 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 800b38e:	2300      	movs	r3, #0
 800b390:	71fb      	strb	r3, [r7, #7]
 800b392:	4b12      	ldr	r3, [pc, #72]	@ (800b3dc <dns_alloc_pcb+0xa0>)
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	3301      	adds	r3, #1
 800b398:	71bb      	strb	r3, [r7, #6]
 800b39a:	e015      	b.n	800b3c8 <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 800b39c:	79bb      	ldrb	r3, [r7, #6]
 800b39e:	2b03      	cmp	r3, #3
 800b3a0:	d901      	bls.n	800b3a6 <dns_alloc_pcb+0x6a>
      idx = 0;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 800b3a6:	79bb      	ldrb	r3, [r7, #6]
 800b3a8:	4a0b      	ldr	r2, [pc, #44]	@ (800b3d8 <dns_alloc_pcb+0x9c>)
 800b3aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d004      	beq.n	800b3bc <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 800b3b2:	4a0a      	ldr	r2, [pc, #40]	@ (800b3dc <dns_alloc_pcb+0xa0>)
 800b3b4:	79bb      	ldrb	r3, [r7, #6]
 800b3b6:	7013      	strb	r3, [r2, #0]
      return idx;
 800b3b8:	79bb      	ldrb	r3, [r7, #6]
 800b3ba:	e009      	b.n	800b3d0 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 800b3bc:	79fb      	ldrb	r3, [r7, #7]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	71fb      	strb	r3, [r7, #7]
 800b3c2:	79bb      	ldrb	r3, [r7, #6]
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	71bb      	strb	r3, [r7, #6]
 800b3c8:	79fb      	ldrb	r3, [r7, #7]
 800b3ca:	2b03      	cmp	r3, #3
 800b3cc:	d9e6      	bls.n	800b39c <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 800b3ce:	2304      	movs	r3, #4
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	370c      	adds	r7, #12
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd90      	pop	{r4, r7, pc}
 800b3d8:	200090f0 	.word	0x200090f0
 800b3dc:	20009100 	.word	0x20009100

0800b3e0 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800b3e0:	b590      	push	{r4, r7, lr}
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	6039      	str	r1, [r7, #0]
 800b3ea:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	73fb      	strb	r3, [r7, #15]
 800b3f0:	e03d      	b.n	800b46e <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800b3f2:	7bfa      	ldrb	r2, [r7, #15]
 800b3f4:	4957      	ldr	r1, [pc, #348]	@ (800b554 <dns_call_found+0x174>)
 800b3f6:	4613      	mov	r3, r2
 800b3f8:	005b      	lsls	r3, r3, #1
 800b3fa:	4413      	add	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	440b      	add	r3, r1
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d030      	beq.n	800b468 <dns_call_found+0x88>
 800b406:	7bfa      	ldrb	r2, [r7, #15]
 800b408:	4952      	ldr	r1, [pc, #328]	@ (800b554 <dns_call_found+0x174>)
 800b40a:	4613      	mov	r3, r2
 800b40c:	005b      	lsls	r3, r3, #1
 800b40e:	4413      	add	r3, r2
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	440b      	add	r3, r1
 800b414:	3308      	adds	r3, #8
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	79fa      	ldrb	r2, [r7, #7]
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d124      	bne.n	800b468 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800b41e:	7bfa      	ldrb	r2, [r7, #15]
 800b420:	494c      	ldr	r1, [pc, #304]	@ (800b554 <dns_call_found+0x174>)
 800b422:	4613      	mov	r3, r2
 800b424:	005b      	lsls	r3, r3, #1
 800b426:	4413      	add	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	440b      	add	r3, r1
 800b42c:	681c      	ldr	r4, [r3, #0]
 800b42e:	79fa      	ldrb	r2, [r7, #7]
 800b430:	4613      	mov	r3, r2
 800b432:	011b      	lsls	r3, r3, #4
 800b434:	4413      	add	r3, r2
 800b436:	011b      	lsls	r3, r3, #4
 800b438:	3310      	adds	r3, #16
 800b43a:	4a47      	ldr	r2, [pc, #284]	@ (800b558 <dns_call_found+0x178>)
 800b43c:	1898      	adds	r0, r3, r2
 800b43e:	7bfa      	ldrb	r2, [r7, #15]
 800b440:	4944      	ldr	r1, [pc, #272]	@ (800b554 <dns_call_found+0x174>)
 800b442:	4613      	mov	r3, r2
 800b444:	005b      	lsls	r3, r3, #1
 800b446:	4413      	add	r3, r2
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	440b      	add	r3, r1
 800b44c:	3304      	adds	r3, #4
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	461a      	mov	r2, r3
 800b452:	6839      	ldr	r1, [r7, #0]
 800b454:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 800b456:	7bfa      	ldrb	r2, [r7, #15]
 800b458:	493e      	ldr	r1, [pc, #248]	@ (800b554 <dns_call_found+0x174>)
 800b45a:	4613      	mov	r3, r2
 800b45c:	005b      	lsls	r3, r3, #1
 800b45e:	4413      	add	r3, r2
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	440b      	add	r3, r1
 800b464:	2200      	movs	r2, #0
 800b466:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b468:	7bfb      	ldrb	r3, [r7, #15]
 800b46a:	3301      	adds	r3, #1
 800b46c:	73fb      	strb	r3, [r7, #15]
 800b46e:	7bfb      	ldrb	r3, [r7, #15]
 800b470:	2b03      	cmp	r3, #3
 800b472:	d9be      	bls.n	800b3f2 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b474:	2300      	movs	r3, #0
 800b476:	73fb      	strb	r3, [r7, #15]
 800b478:	e031      	b.n	800b4de <dns_call_found+0xfe>
    if (i == idx) {
 800b47a:	7bfa      	ldrb	r2, [r7, #15]
 800b47c:	79fb      	ldrb	r3, [r7, #7]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d029      	beq.n	800b4d6 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800b482:	7bfa      	ldrb	r2, [r7, #15]
 800b484:	4934      	ldr	r1, [pc, #208]	@ (800b558 <dns_call_found+0x178>)
 800b486:	4613      	mov	r3, r2
 800b488:	011b      	lsls	r3, r3, #4
 800b48a:	4413      	add	r3, r2
 800b48c:	011b      	lsls	r3, r3, #4
 800b48e:	440b      	add	r3, r1
 800b490:	330a      	adds	r3, #10
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	2b02      	cmp	r3, #2
 800b496:	d11f      	bne.n	800b4d8 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800b498:	7bfa      	ldrb	r2, [r7, #15]
 800b49a:	492f      	ldr	r1, [pc, #188]	@ (800b558 <dns_call_found+0x178>)
 800b49c:	4613      	mov	r3, r2
 800b49e:	011b      	lsls	r3, r3, #4
 800b4a0:	4413      	add	r3, r2
 800b4a2:	011b      	lsls	r3, r3, #4
 800b4a4:	440b      	add	r3, r1
 800b4a6:	330f      	adds	r3, #15
 800b4a8:	7819      	ldrb	r1, [r3, #0]
 800b4aa:	79fa      	ldrb	r2, [r7, #7]
 800b4ac:	482a      	ldr	r0, [pc, #168]	@ (800b558 <dns_call_found+0x178>)
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	011b      	lsls	r3, r3, #4
 800b4b2:	4413      	add	r3, r2
 800b4b4:	011b      	lsls	r3, r3, #4
 800b4b6:	4403      	add	r3, r0
 800b4b8:	330f      	adds	r3, #15
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	4299      	cmp	r1, r3
 800b4be:	d10b      	bne.n	800b4d8 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800b4c0:	79fa      	ldrb	r2, [r7, #7]
 800b4c2:	4925      	ldr	r1, [pc, #148]	@ (800b558 <dns_call_found+0x178>)
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	011b      	lsls	r3, r3, #4
 800b4c8:	4413      	add	r3, r2
 800b4ca:	011b      	lsls	r3, r3, #4
 800b4cc:	440b      	add	r3, r1
 800b4ce:	330f      	adds	r3, #15
 800b4d0:	2204      	movs	r2, #4
 800b4d2:	701a      	strb	r2, [r3, #0]
        break;
 800b4d4:	e006      	b.n	800b4e4 <dns_call_found+0x104>
      continue; /* only check other requests */
 800b4d6:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
 800b4da:	3301      	adds	r3, #1
 800b4dc:	73fb      	strb	r3, [r7, #15]
 800b4de:	7bfb      	ldrb	r3, [r7, #15]
 800b4e0:	2b03      	cmp	r3, #3
 800b4e2:	d9ca      	bls.n	800b47a <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800b4e4:	79fa      	ldrb	r2, [r7, #7]
 800b4e6:	491c      	ldr	r1, [pc, #112]	@ (800b558 <dns_call_found+0x178>)
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	011b      	lsls	r3, r3, #4
 800b4ec:	4413      	add	r3, r2
 800b4ee:	011b      	lsls	r3, r3, #4
 800b4f0:	440b      	add	r3, r1
 800b4f2:	330f      	adds	r3, #15
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	2b03      	cmp	r3, #3
 800b4f8:	d827      	bhi.n	800b54a <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800b4fa:	79fa      	ldrb	r2, [r7, #7]
 800b4fc:	4916      	ldr	r1, [pc, #88]	@ (800b558 <dns_call_found+0x178>)
 800b4fe:	4613      	mov	r3, r2
 800b500:	011b      	lsls	r3, r3, #4
 800b502:	4413      	add	r3, r2
 800b504:	011b      	lsls	r3, r3, #4
 800b506:	440b      	add	r3, r1
 800b508:	330f      	adds	r3, #15
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	461a      	mov	r2, r3
 800b50e:	4b13      	ldr	r3, [pc, #76]	@ (800b55c <dns_call_found+0x17c>)
 800b510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b514:	4618      	mov	r0, r3
 800b516:	f008 fbd7 	bl	8013cc8 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800b51a:	79fa      	ldrb	r2, [r7, #7]
 800b51c:	490e      	ldr	r1, [pc, #56]	@ (800b558 <dns_call_found+0x178>)
 800b51e:	4613      	mov	r3, r2
 800b520:	011b      	lsls	r3, r3, #4
 800b522:	4413      	add	r3, r2
 800b524:	011b      	lsls	r3, r3, #4
 800b526:	440b      	add	r3, r1
 800b528:	330f      	adds	r3, #15
 800b52a:	781b      	ldrb	r3, [r3, #0]
 800b52c:	4619      	mov	r1, r3
 800b52e:	4b0b      	ldr	r3, [pc, #44]	@ (800b55c <dns_call_found+0x17c>)
 800b530:	2200      	movs	r2, #0
 800b532:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800b536:	79fa      	ldrb	r2, [r7, #7]
 800b538:	4907      	ldr	r1, [pc, #28]	@ (800b558 <dns_call_found+0x178>)
 800b53a:	4613      	mov	r3, r2
 800b53c:	011b      	lsls	r3, r3, #4
 800b53e:	4413      	add	r3, r2
 800b540:	011b      	lsls	r3, r3, #4
 800b542:	440b      	add	r3, r1
 800b544:	330f      	adds	r3, #15
 800b546:	2204      	movs	r2, #4
 800b548:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 800b54a:	bf00      	nop
 800b54c:	3714      	adds	r7, #20
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd90      	pop	{r4, r7, pc}
 800b552:	bf00      	nop
 800b554:	20009544 	.word	0x20009544
 800b558:	20009104 	.word	0x20009104
 800b55c:	200090f0 	.word	0x200090f0

0800b560 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b082      	sub	sp, #8
 800b564:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 800b566:	f00b fa9f 	bl	8016aa8 <rand>
 800b56a:	4603      	mov	r3, r0
 800b56c:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800b56e:	2300      	movs	r3, #0
 800b570:	71fb      	strb	r3, [r7, #7]
 800b572:	e01a      	b.n	800b5aa <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800b574:	79fa      	ldrb	r2, [r7, #7]
 800b576:	4911      	ldr	r1, [pc, #68]	@ (800b5bc <dns_create_txid+0x5c>)
 800b578:	4613      	mov	r3, r2
 800b57a:	011b      	lsls	r3, r3, #4
 800b57c:	4413      	add	r3, r2
 800b57e:	011b      	lsls	r3, r3, #4
 800b580:	440b      	add	r3, r1
 800b582:	330a      	adds	r3, #10
 800b584:	781b      	ldrb	r3, [r3, #0]
 800b586:	2b02      	cmp	r3, #2
 800b588:	d10c      	bne.n	800b5a4 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 800b58a:	79fa      	ldrb	r2, [r7, #7]
 800b58c:	490b      	ldr	r1, [pc, #44]	@ (800b5bc <dns_create_txid+0x5c>)
 800b58e:	4613      	mov	r3, r2
 800b590:	011b      	lsls	r3, r3, #4
 800b592:	4413      	add	r3, r2
 800b594:	011b      	lsls	r3, r3, #4
 800b596:	440b      	add	r3, r1
 800b598:	3308      	adds	r3, #8
 800b59a:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800b59c:	88ba      	ldrh	r2, [r7, #4]
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d100      	bne.n	800b5a4 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 800b5a2:	e7e0      	b.n	800b566 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800b5a4:	79fb      	ldrb	r3, [r7, #7]
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	71fb      	strb	r3, [r7, #7]
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	2b03      	cmp	r3, #3
 800b5ae:	d9e1      	bls.n	800b574 <dns_create_txid+0x14>
    }
  }

  return txid;
 800b5b0:	88bb      	ldrh	r3, [r7, #4]
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3708      	adds	r7, #8
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	20009104 	.word	0x20009104

0800b5c0 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d00d      	beq.n	800b5ee <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	7adb      	ldrb	r3, [r3, #11]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d109      	bne.n	800b5ee <dns_backupserver_available+0x2e>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	7adb      	ldrb	r3, [r3, #11]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	4a06      	ldr	r2, [pc, #24]	@ (800b5fc <dns_backupserver_available+0x3c>)
 800b5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d001      	beq.n	800b5ee <dns_backupserver_available+0x2e>
      ret = 1;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3714      	adds	r7, #20
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr
 800b5fc:	20009574 	.word	0x20009574

0800b600 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	4603      	mov	r3, r0
 800b608:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 800b60a:	79fa      	ldrb	r2, [r7, #7]
 800b60c:	4613      	mov	r3, r2
 800b60e:	011b      	lsls	r3, r3, #4
 800b610:	4413      	add	r3, r2
 800b612:	011b      	lsls	r3, r3, #4
 800b614:	4a48      	ldr	r2, [pc, #288]	@ (800b738 <dns_check_entry+0x138>)
 800b616:	4413      	add	r3, r2
 800b618:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	2b03      	cmp	r3, #3
 800b61e:	d906      	bls.n	800b62e <dns_check_entry+0x2e>
 800b620:	4b46      	ldr	r3, [pc, #280]	@ (800b73c <dns_check_entry+0x13c>)
 800b622:	f240 421c 	movw	r2, #1052	@ 0x41c
 800b626:	4946      	ldr	r1, [pc, #280]	@ (800b740 <dns_check_entry+0x140>)
 800b628:	4846      	ldr	r0, [pc, #280]	@ (800b744 <dns_check_entry+0x144>)
 800b62a:	f00b fb3d 	bl	8016ca8 <iprintf>

  switch (entry->state) {
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	7a9b      	ldrb	r3, [r3, #10]
 800b632:	2b03      	cmp	r3, #3
 800b634:	d86f      	bhi.n	800b716 <dns_check_entry+0x116>
 800b636:	a201      	add	r2, pc, #4	@ (adr r2, 800b63c <dns_check_entry+0x3c>)
 800b638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b63c:	0800b727 	.word	0x0800b727
 800b640:	0800b64d 	.word	0x0800b64d
 800b644:	0800b67f 	.word	0x0800b67f
 800b648:	0800b6f5 	.word	0x0800b6f5
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 800b64c:	f7ff ff88 	bl	800b560 <dns_create_txid>
 800b650:	4603      	mov	r3, r0
 800b652:	461a      	mov	r2, r3
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2202      	movs	r2, #2
 800b65c:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2200      	movs	r2, #0
 800b662:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2201      	movs	r2, #1
 800b668:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 800b670:	79fb      	ldrb	r3, [r7, #7]
 800b672:	4618      	mov	r0, r3
 800b674:	f7ff fd36 	bl	800b0e4 <dns_send>
 800b678:	4603      	mov	r3, r0
 800b67a:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 800b67c:	e058      	b.n	800b730 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	7b1b      	ldrb	r3, [r3, #12]
 800b682:	3b01      	subs	r3, #1
 800b684:	b2da      	uxtb	r2, r3
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	731a      	strb	r2, [r3, #12]
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	7b1b      	ldrb	r3, [r3, #12]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d14b      	bne.n	800b72a <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	7b5b      	ldrb	r3, [r3, #13]
 800b696:	3301      	adds	r3, #1
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	735a      	strb	r2, [r3, #13]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	7b5b      	ldrb	r3, [r3, #13]
 800b6a2:	2b04      	cmp	r3, #4
 800b6a4:	d11b      	bne.n	800b6de <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f7ff ff8a 	bl	800b5c0 <dns_backupserver_available>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d00c      	beq.n	800b6cc <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	7adb      	ldrb	r3, [r3, #11]
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	735a      	strb	r2, [r3, #13]
 800b6ca:	e00c      	b.n	800b6e6 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 800b6cc:	79fb      	ldrb	r3, [r7, #7]
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f7ff fe85 	bl	800b3e0 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	729a      	strb	r2, [r3, #10]
            break;
 800b6dc:	e028      	b.n	800b730 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	7b5a      	ldrb	r2, [r3, #13]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 800b6e6:	79fb      	ldrb	r3, [r7, #7]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7ff fcfb 	bl	800b0e4 <dns_send>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 800b6f2:	e01a      	b.n	800b72a <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d008      	beq.n	800b70e <dns_check_entry+0x10e>
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	1e5a      	subs	r2, r3, #1
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	601a      	str	r2, [r3, #0]
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d10f      	bne.n	800b72e <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	729a      	strb	r2, [r3, #10]
      }
      break;
 800b714:	e00b      	b.n	800b72e <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800b716:	4b09      	ldr	r3, [pc, #36]	@ (800b73c <dns_check_entry+0x13c>)
 800b718:	f240 425b 	movw	r2, #1115	@ 0x45b
 800b71c:	490a      	ldr	r1, [pc, #40]	@ (800b748 <dns_check_entry+0x148>)
 800b71e:	4809      	ldr	r0, [pc, #36]	@ (800b744 <dns_check_entry+0x144>)
 800b720:	f00b fac2 	bl	8016ca8 <iprintf>
      break;
 800b724:	e004      	b.n	800b730 <dns_check_entry+0x130>
      break;
 800b726:	bf00      	nop
 800b728:	e002      	b.n	800b730 <dns_check_entry+0x130>
      break;
 800b72a:	bf00      	nop
 800b72c:	e000      	b.n	800b730 <dns_check_entry+0x130>
      break;
 800b72e:	bf00      	nop
  }
}
 800b730:	bf00      	nop
 800b732:	3710      	adds	r7, #16
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	20009104 	.word	0x20009104
 800b73c:	080185e0 	.word	0x080185e0
 800b740:	08018650 	.word	0x08018650
 800b744:	08018628 	.word	0x08018628
 800b748:	0801866c 	.word	0x0801866c

0800b74c <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800b752:	2300      	movs	r3, #0
 800b754:	71fb      	strb	r3, [r7, #7]
 800b756:	e006      	b.n	800b766 <dns_check_entries+0x1a>
    dns_check_entry(i);
 800b758:	79fb      	ldrb	r3, [r7, #7]
 800b75a:	4618      	mov	r0, r3
 800b75c:	f7ff ff50 	bl	800b600 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800b760:	79fb      	ldrb	r3, [r7, #7]
 800b762:	3301      	adds	r3, #1
 800b764:	71fb      	strb	r3, [r7, #7]
 800b766:	79fb      	ldrb	r3, [r7, #7]
 800b768:	2b03      	cmp	r3, #3
 800b76a:	d9f5      	bls.n	800b758 <dns_check_entries+0xc>
  }
}
 800b76c:	bf00      	nop
 800b76e:	bf00      	nop
 800b770:	3708      	adds	r7, #8
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
	...

0800b778 <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b084      	sub	sp, #16
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	4603      	mov	r3, r0
 800b780:	6039      	str	r1, [r7, #0]
 800b782:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 800b784:	79fa      	ldrb	r2, [r7, #7]
 800b786:	4613      	mov	r3, r2
 800b788:	011b      	lsls	r3, r3, #4
 800b78a:	4413      	add	r3, r2
 800b78c:	011b      	lsls	r3, r3, #4
 800b78e:	4a13      	ldr	r2, [pc, #76]	@ (800b7dc <dns_correct_response+0x64>)
 800b790:	4413      	add	r3, r2
 800b792:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2203      	movs	r2, #3
 800b798:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	683a      	ldr	r2, [r7, #0]
 800b79e:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a0e      	ldr	r2, [pc, #56]	@ (800b7e0 <dns_correct_response+0x68>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d902      	bls.n	800b7b0 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	4a0c      	ldr	r2, [pc, #48]	@ (800b7e0 <dns_correct_response+0x68>)
 800b7ae:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	1d1a      	adds	r2, r3, #4
 800b7b4:	79fb      	ldrb	r3, [r7, #7]
 800b7b6:	4611      	mov	r1, r2
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7ff fe11 	bl	800b3e0 <dns_call_found>

  if (entry->ttl == 0) {
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d106      	bne.n	800b7d4 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	7a9b      	ldrb	r3, [r3, #10]
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	d102      	bne.n	800b7d4 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	729a      	strb	r2, [r3, #10]
    }
  }
}
 800b7d4:	bf00      	nop
 800b7d6:	3710      	adds	r7, #16
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	20009104 	.word	0x20009104
 800b7e0:	00093a80 	.word	0x00093a80

0800b7e4 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800b7e4:	b590      	push	{r4, r7, lr}
 800b7e6:	b091      	sub	sp, #68	@ 0x44
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
 800b7f0:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	891b      	ldrh	r3, [r3, #8]
 800b7f6:	2b0f      	cmp	r3, #15
 800b7f8:	f240 811e 	bls.w	800ba38 <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 800b7fc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800b800:	2300      	movs	r3, #0
 800b802:	220c      	movs	r2, #12
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f002 f893 	bl	800d930 <pbuf_copy_partial>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b0c      	cmp	r3, #12
 800b80e:	f040 8115 	bne.w	800ba3c <dns_recv+0x258>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 800b812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b814:	4618      	mov	r0, r3
 800b816:	f7ff faab 	bl	800ad70 <lwip_htons>
 800b81a:	4603      	mov	r3, r0
 800b81c:	873b      	strh	r3, [r7, #56]	@ 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800b81e:	2300      	movs	r3, #0
 800b820:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b824:	e102      	b.n	800ba2c <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 800b826:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b82a:	4613      	mov	r3, r2
 800b82c:	011b      	lsls	r3, r3, #4
 800b82e:	4413      	add	r3, r2
 800b830:	011b      	lsls	r3, r3, #4
 800b832:	4a92      	ldr	r2, [pc, #584]	@ (800ba7c <dns_recv+0x298>)
 800b834:	4413      	add	r3, r2
 800b836:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 800b838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b83a:	7a9b      	ldrb	r3, [r3, #10]
 800b83c:	2b02      	cmp	r3, #2
 800b83e:	f040 80f0 	bne.w	800ba22 <dns_recv+0x23e>
          (entry->txid == txid)) {
 800b842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b844:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 800b846:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800b848:	429a      	cmp	r2, r3
 800b84a:	f040 80ea 	bne.w	800ba22 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 800b84e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b850:	4618      	mov	r0, r3
 800b852:	f7ff fa8d 	bl	800ad70 <lwip_htons>
 800b856:	4603      	mov	r3, r0
 800b858:	867b      	strh	r3, [r7, #50]	@ 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 800b85a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7ff fa87 	bl	800ad70 <lwip_htons>
 800b862:	4603      	mov	r3, r0
 800b864:	877b      	strh	r3, [r7, #58]	@ 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 800b866:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b86a:	b25b      	sxtb	r3, r3
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	f280 80e7 	bge.w	800ba40 <dns_recv+0x25c>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 800b872:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b874:	2b01      	cmp	r3, #1
 800b876:	f040 80e5 	bne.w	800ba44 <dns_recv+0x260>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b880:	7adb      	ldrb	r3, [r3, #11]
 800b882:	4619      	mov	r1, r3
 800b884:	4b7e      	ldr	r3, [pc, #504]	@ (800ba80 <dns_recv+0x29c>)
 800b886:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b88a:	429a      	cmp	r2, r3
 800b88c:	f040 80dc 	bne.w	800ba48 <dns_recv+0x264>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 800b890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b892:	3310      	adds	r3, #16
 800b894:	220c      	movs	r2, #12
 800b896:	6879      	ldr	r1, [r7, #4]
 800b898:	4618      	mov	r0, r3
 800b89a:	f7ff fb47 	bl	800af2c <dns_compare_name>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        if (res_idx == 0xFFFF) {
 800b8a2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b8a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	f000 80cf 	beq.w	800ba4c <dns_recv+0x268>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 800b8ae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b8b0:	f107 0114 	add.w	r1, r7, #20
 800b8b4:	2204      	movs	r2, #4
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f002 f83a 	bl	800d930 <pbuf_copy_partial>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	2b04      	cmp	r3, #4
 800b8c0:	f040 80c6 	bne.w	800ba50 <dns_recv+0x26c>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 800b8c4:	8afb      	ldrh	r3, [r7, #22]
 800b8c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8ca:	f040 80c3 	bne.w	800ba54 <dns_recv+0x270>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 800b8ce:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 800b8d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8d4:	f040 80be 	bne.w	800ba54 <dns_recv+0x270>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 800b8d8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b8da:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	f200 80ba 	bhi.w	800ba58 <dns_recv+0x274>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 800b8e4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b8e6:	3304      	adds	r3, #4
 800b8e8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 800b8ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8ee:	f003 030f 	and.w	r3, r3, #15
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d078      	beq.n	800b9e8 <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 800b8f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b8f8:	f7ff fe62 	bl	800b5c0 <dns_backupserver_available>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d07a      	beq.n	800b9f8 <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 800b902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b904:	2203      	movs	r2, #3
 800b906:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 800b908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b90a:	2201      	movs	r2, #1
 800b90c:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 800b90e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b912:	4618      	mov	r0, r3
 800b914:	f7ff fe74 	bl	800b600 <dns_check_entry>

            goto ignore_packet;
 800b918:	e0a9      	b.n	800ba6e <dns_recv+0x28a>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 800b91a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b91c:	4619      	mov	r1, r3
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f7ff fb92 	bl	800b048 <dns_skip_name>
 800b924:	4603      	mov	r3, r0
 800b926:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            if (res_idx == 0xFFFF) {
 800b928:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b92a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b92e:	4293      	cmp	r3, r2
 800b930:	f000 8094 	beq.w	800ba5c <dns_recv+0x278>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 800b934:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b936:	f107 0118 	add.w	r1, r7, #24
 800b93a:	220a      	movs	r2, #10
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f001 fff7 	bl	800d930 <pbuf_copy_partial>
 800b942:	4603      	mov	r3, r0
 800b944:	2b0a      	cmp	r3, #10
 800b946:	f040 808b 	bne.w	800ba60 <dns_recv+0x27c>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 800b94a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b94c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b950:	4293      	cmp	r3, r2
 800b952:	f200 8087 	bhi.w	800ba64 <dns_recv+0x280>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 800b956:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b958:	330a      	adds	r3, #10
 800b95a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 800b95c:	8b7b      	ldrh	r3, [r7, #26]
 800b95e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b962:	d12b      	bne.n	800b9bc <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 800b964:	8b3b      	ldrh	r3, [r7, #24]
 800b966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b96a:	d127      	bne.n	800b9bc <dns_recv+0x1d8>
 800b96c:	8c3b      	ldrh	r3, [r7, #32]
 800b96e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b972:	d123      	bne.n	800b9bc <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 800b974:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b976:	f107 0110 	add.w	r1, r7, #16
 800b97a:	2204      	movs	r2, #4
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f001 ffd7 	bl	800d930 <pbuf_copy_partial>
 800b982:	4603      	mov	r3, r0
 800b984:	2b04      	cmp	r3, #4
 800b986:	d16f      	bne.n	800ba68 <dns_recv+0x284>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 800b988:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b98c:	6939      	ldr	r1, [r7, #16]
 800b98e:	483b      	ldr	r0, [pc, #236]	@ (800ba7c <dns_recv+0x298>)
 800b990:	4613      	mov	r3, r2
 800b992:	011b      	lsls	r3, r3, #4
 800b994:	4413      	add	r3, r2
 800b996:	011b      	lsls	r3, r3, #4
 800b998:	4403      	add	r3, r0
 800b99a:	3304      	adds	r3, #4
 800b99c:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f001 fdc0 	bl	800d524 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 800b9a4:	69fb      	ldr	r3, [r7, #28]
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f7ff f9f8 	bl	800ad9c <lwip_htonl>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f7ff fedf 	bl	800b778 <dns_correct_response>
 800b9ba:	e05c      	b.n	800ba76 <dns_recv+0x292>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 800b9bc:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 800b9be:	8c3b      	ldrh	r3, [r7, #32]
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7ff f9d5 	bl	800ad70 <lwip_htons>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	4423      	add	r3, r4
 800b9ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b9ce:	da4d      	bge.n	800ba6c <dns_recv+0x288>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 800b9d0:	8c3b      	ldrh	r3, [r7, #32]
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f7ff f9cc 	bl	800ad70 <lwip_htons>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	461a      	mov	r2, r3
 800b9dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b9de:	4413      	add	r3, r2
 800b9e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            --nanswers;
 800b9e2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	877b      	strh	r3, [r7, #58]	@ 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 800b9e8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d004      	beq.n	800b9f8 <dns_recv+0x214>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	891b      	ldrh	r3, [r3, #8]
 800b9f2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d390      	bcc.n	800b91a <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f001 fd93 	bl	800d524 <pbuf_free>
        dns_call_found(i, NULL);
 800b9fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba02:	2100      	movs	r1, #0
 800ba04:	4618      	mov	r0, r3
 800ba06:	f7ff fceb 	bl	800b3e0 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 800ba0a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ba0e:	491b      	ldr	r1, [pc, #108]	@ (800ba7c <dns_recv+0x298>)
 800ba10:	4613      	mov	r3, r2
 800ba12:	011b      	lsls	r3, r3, #4
 800ba14:	4413      	add	r3, r2
 800ba16:	011b      	lsls	r3, r3, #4
 800ba18:	440b      	add	r3, r1
 800ba1a:	330a      	adds	r3, #10
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	701a      	strb	r2, [r3, #0]
        return;
 800ba20:	e029      	b.n	800ba76 <dns_recv+0x292>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800ba22:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba26:	3301      	adds	r3, #1
 800ba28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ba2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba30:	2b03      	cmp	r3, #3
 800ba32:	f67f aef8 	bls.w	800b826 <dns_recv+0x42>
      }
    }
  }

ignore_packet:
 800ba36:	e001      	b.n	800ba3c <dns_recv+0x258>
    goto ignore_packet;
 800ba38:	bf00      	nop
 800ba3a:	e018      	b.n	800ba6e <dns_recv+0x28a>
ignore_packet:
 800ba3c:	bf00      	nop
 800ba3e:	e016      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 800ba40:	bf00      	nop
 800ba42:	e014      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 800ba44:	bf00      	nop
 800ba46:	e012      	b.n	800ba6e <dns_recv+0x28a>
            goto ignore_packet; /* ignore this packet */
 800ba48:	bf00      	nop
 800ba4a:	e010      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 800ba4c:	bf00      	nop
 800ba4e:	e00e      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 800ba50:	bf00      	nop
 800ba52:	e00c      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 800ba54:	bf00      	nop
 800ba56:	e00a      	b.n	800ba6e <dns_recv+0x28a>
          goto ignore_packet;
 800ba58:	bf00      	nop
 800ba5a:	e008      	b.n	800ba6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 800ba5c:	bf00      	nop
 800ba5e:	e006      	b.n	800ba6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 800ba60:	bf00      	nop
 800ba62:	e004      	b.n	800ba6e <dns_recv+0x28a>
              goto ignore_packet;
 800ba64:	bf00      	nop
 800ba66:	e002      	b.n	800ba6e <dns_recv+0x28a>
                    goto ignore_packet; /* ignore this packet */
 800ba68:	bf00      	nop
 800ba6a:	e000      	b.n	800ba6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 800ba6c:	bf00      	nop
  /* deallocate memory and return */
  pbuf_free(p);
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f001 fd58 	bl	800d524 <pbuf_free>
  return;
 800ba74:	bf00      	nop
}
 800ba76:	3744      	adds	r7, #68	@ 0x44
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd90      	pop	{r4, r7, pc}
 800ba7c:	20009104 	.word	0x20009104
 800ba80:	20009574 	.word	0x20009574

0800ba84 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b08a      	sub	sp, #40	@ 0x28
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	60f8      	str	r0, [r7, #12]
 800ba8c:	60b9      	str	r1, [r7, #8]
 800ba8e:	607a      	str	r2, [r7, #4]
 800ba90:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 800ba92:	2300      	movs	r3, #0
 800ba94:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800ba96:	2300      	movs	r3, #0
 800ba98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ba9c:	e056      	b.n	800bb4c <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800ba9e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800baa2:	4990      	ldr	r1, [pc, #576]	@ (800bce4 <dns_enqueue+0x260>)
 800baa4:	4613      	mov	r3, r2
 800baa6:	011b      	lsls	r3, r3, #4
 800baa8:	4413      	add	r3, r2
 800baaa:	011b      	lsls	r3, r3, #4
 800baac:	440b      	add	r3, r1
 800baae:	330a      	adds	r3, #10
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d145      	bne.n	800bb42 <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 800bab6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800baba:	4613      	mov	r3, r2
 800babc:	011b      	lsls	r3, r3, #4
 800babe:	4413      	add	r3, r2
 800bac0:	011b      	lsls	r3, r3, #4
 800bac2:	3310      	adds	r3, #16
 800bac4:	4a87      	ldr	r2, [pc, #540]	@ (800bce4 <dns_enqueue+0x260>)
 800bac6:	4413      	add	r3, r2
 800bac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bacc:	4619      	mov	r1, r3
 800bace:	68f8      	ldr	r0, [r7, #12]
 800bad0:	f7ff f97d 	bl	800adce <lwip_strnicmp>
 800bad4:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d133      	bne.n	800bb42 <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 800bada:	2300      	movs	r3, #0
 800badc:	76fb      	strb	r3, [r7, #27]
 800bade:	e02d      	b.n	800bb3c <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 800bae0:	7efa      	ldrb	r2, [r7, #27]
 800bae2:	4981      	ldr	r1, [pc, #516]	@ (800bce8 <dns_enqueue+0x264>)
 800bae4:	4613      	mov	r3, r2
 800bae6:	005b      	lsls	r3, r3, #1
 800bae8:	4413      	add	r3, r2
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	440b      	add	r3, r1
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d120      	bne.n	800bb36 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 800baf4:	7efa      	ldrb	r2, [r7, #27]
 800baf6:	497c      	ldr	r1, [pc, #496]	@ (800bce8 <dns_enqueue+0x264>)
 800baf8:	4613      	mov	r3, r2
 800bafa:	005b      	lsls	r3, r3, #1
 800bafc:	4413      	add	r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	440b      	add	r3, r1
 800bb02:	687a      	ldr	r2, [r7, #4]
 800bb04:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 800bb06:	7efa      	ldrb	r2, [r7, #27]
 800bb08:	4977      	ldr	r1, [pc, #476]	@ (800bce8 <dns_enqueue+0x264>)
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	005b      	lsls	r3, r3, #1
 800bb0e:	4413      	add	r3, r2
 800bb10:	009b      	lsls	r3, r3, #2
 800bb12:	440b      	add	r3, r1
 800bb14:	3304      	adds	r3, #4
 800bb16:	683a      	ldr	r2, [r7, #0]
 800bb18:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 800bb1a:	7efa      	ldrb	r2, [r7, #27]
 800bb1c:	4972      	ldr	r1, [pc, #456]	@ (800bce8 <dns_enqueue+0x264>)
 800bb1e:	4613      	mov	r3, r2
 800bb20:	005b      	lsls	r3, r3, #1
 800bb22:	4413      	add	r3, r2
 800bb24:	009b      	lsls	r3, r3, #2
 800bb26:	440b      	add	r3, r1
 800bb28:	3308      	adds	r3, #8
 800bb2a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bb2e:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 800bb30:	f06f 0304 	mvn.w	r3, #4
 800bb34:	e0d1      	b.n	800bcda <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 800bb36:	7efb      	ldrb	r3, [r7, #27]
 800bb38:	3301      	adds	r3, #1
 800bb3a:	76fb      	strb	r3, [r7, #27]
 800bb3c:	7efb      	ldrb	r3, [r7, #27]
 800bb3e:	2b03      	cmp	r3, #3
 800bb40:	d9ce      	bls.n	800bae0 <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800bb42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bb46:	3301      	adds	r3, #1
 800bb48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bb50:	2b03      	cmp	r3, #3
 800bb52:	d9a4      	bls.n	800ba9e <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 800bb54:	2300      	movs	r3, #0
 800bb56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  lseqi = DNS_TABLE_SIZE;
 800bb5a:	2304      	movs	r3, #4
 800bb5c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800bb60:	2300      	movs	r3, #0
 800bb62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb66:	e027      	b.n	800bbb8 <dns_enqueue+0x134>
    entry = &dns_table[i];
 800bb68:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bb6c:	4613      	mov	r3, r2
 800bb6e:	011b      	lsls	r3, r3, #4
 800bb70:	4413      	add	r3, r2
 800bb72:	011b      	lsls	r3, r3, #4
 800bb74:	4a5b      	ldr	r2, [pc, #364]	@ (800bce4 <dns_enqueue+0x260>)
 800bb76:	4413      	add	r3, r2
 800bb78:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 800bb7a:	6a3b      	ldr	r3, [r7, #32]
 800bb7c:	7a9b      	ldrb	r3, [r3, #10]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d01f      	beq.n	800bbc2 <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 800bb82:	6a3b      	ldr	r3, [r7, #32]
 800bb84:	7a9b      	ldrb	r3, [r3, #10]
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d111      	bne.n	800bbae <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 800bb8a:	4b58      	ldr	r3, [pc, #352]	@ (800bcec <dns_enqueue+0x268>)
 800bb8c:	781a      	ldrb	r2, [r3, #0]
 800bb8e:	6a3b      	ldr	r3, [r7, #32]
 800bb90:	7b9b      	ldrb	r3, [r3, #14]
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 800bb96:	7eba      	ldrb	r2, [r7, #26]
 800bb98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d906      	bls.n	800bbae <dns_enqueue+0x12a>
        lseq = age;
 800bba0:	7ebb      	ldrb	r3, [r7, #26]
 800bba2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        lseqi = i;
 800bba6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbaa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800bbae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bbb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbbc:	2b03      	cmp	r3, #3
 800bbbe:	d9d3      	bls.n	800bb68 <dns_enqueue+0xe4>
 800bbc0:	e000      	b.n	800bbc4 <dns_enqueue+0x140>
      break;
 800bbc2:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 800bbc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbc8:	2b04      	cmp	r3, #4
 800bbca:	d11f      	bne.n	800bc0c <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 800bbcc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bbd0:	2b03      	cmp	r3, #3
 800bbd2:	d80b      	bhi.n	800bbec <dns_enqueue+0x168>
 800bbd4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800bbd8:	4942      	ldr	r1, [pc, #264]	@ (800bce4 <dns_enqueue+0x260>)
 800bbda:	4613      	mov	r3, r2
 800bbdc:	011b      	lsls	r3, r3, #4
 800bbde:	4413      	add	r3, r2
 800bbe0:	011b      	lsls	r3, r3, #4
 800bbe2:	440b      	add	r3, r1
 800bbe4:	330a      	adds	r3, #10
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	2b03      	cmp	r3, #3
 800bbea:	d002      	beq.n	800bbf2 <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 800bbec:	f04f 33ff 	mov.w	r3, #4294967295
 800bbf0:	e073      	b.n	800bcda <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 800bbf2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bbf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      entry = &dns_table[i];
 800bbfa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bbfe:	4613      	mov	r3, r2
 800bc00:	011b      	lsls	r3, r3, #4
 800bc02:	4413      	add	r3, r2
 800bc04:	011b      	lsls	r3, r3, #4
 800bc06:	4a37      	ldr	r2, [pc, #220]	@ (800bce4 <dns_enqueue+0x260>)
 800bc08:	4413      	add	r3, r2
 800bc0a:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 800bc10:	2300      	movs	r3, #0
 800bc12:	76fb      	strb	r3, [r7, #27]
 800bc14:	e015      	b.n	800bc42 <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 800bc16:	7efa      	ldrb	r2, [r7, #27]
 800bc18:	4933      	ldr	r1, [pc, #204]	@ (800bce8 <dns_enqueue+0x264>)
 800bc1a:	4613      	mov	r3, r2
 800bc1c:	005b      	lsls	r3, r3, #1
 800bc1e:	4413      	add	r3, r2
 800bc20:	009b      	lsls	r3, r3, #2
 800bc22:	440b      	add	r3, r1
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d108      	bne.n	800bc3c <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 800bc2a:	7efa      	ldrb	r2, [r7, #27]
 800bc2c:	4613      	mov	r3, r2
 800bc2e:	005b      	lsls	r3, r3, #1
 800bc30:	4413      	add	r3, r2
 800bc32:	009b      	lsls	r3, r3, #2
 800bc34:	4a2c      	ldr	r2, [pc, #176]	@ (800bce8 <dns_enqueue+0x264>)
 800bc36:	4413      	add	r3, r2
 800bc38:	61fb      	str	r3, [r7, #28]
      break;
 800bc3a:	e005      	b.n	800bc48 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 800bc3c:	7efb      	ldrb	r3, [r7, #27]
 800bc3e:	3301      	adds	r3, #1
 800bc40:	76fb      	strb	r3, [r7, #27]
 800bc42:	7efb      	ldrb	r3, [r7, #27]
 800bc44:	2b03      	cmp	r3, #3
 800bc46:	d9e6      	bls.n	800bc16 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d102      	bne.n	800bc54 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 800bc4e:	f04f 33ff 	mov.w	r3, #4294967295
 800bc52:	e042      	b.n	800bcda <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 800bc54:	69fb      	ldr	r3, [r7, #28]
 800bc56:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bc5a:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 800bc5c:	6a3b      	ldr	r3, [r7, #32]
 800bc5e:	2201      	movs	r2, #1
 800bc60:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 800bc62:	4b22      	ldr	r3, [pc, #136]	@ (800bcec <dns_enqueue+0x268>)
 800bc64:	781a      	ldrb	r2, [r3, #0]
 800bc66:	6a3b      	ldr	r3, [r7, #32]
 800bc68:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	683a      	ldr	r2, [r7, #0]
 800bc74:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	2bff      	cmp	r3, #255	@ 0xff
 800bc7a:	bf28      	it	cs
 800bc7c:	23ff      	movcs	r3, #255	@ 0xff
 800bc7e:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 800bc80:	6a3b      	ldr	r3, [r7, #32]
 800bc82:	3310      	adds	r3, #16
 800bc84:	697a      	ldr	r2, [r7, #20]
 800bc86:	68f9      	ldr	r1, [r7, #12]
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f00b fa96 	bl	80171ba <memcpy>
  entry->name[namelen] = 0;
 800bc8e:	6a3a      	ldr	r2, [r7, #32]
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	4413      	add	r3, r2
 800bc94:	3310      	adds	r3, #16
 800bc96:	2200      	movs	r2, #0
 800bc98:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 800bc9a:	f7ff fb4f 	bl	800b33c <dns_alloc_pcb>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	461a      	mov	r2, r3
 800bca2:	6a3b      	ldr	r3, [r7, #32]
 800bca4:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 800bca6:	6a3b      	ldr	r3, [r7, #32]
 800bca8:	7bdb      	ldrb	r3, [r3, #15]
 800bcaa:	2b03      	cmp	r3, #3
 800bcac:	d908      	bls.n	800bcc0 <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 800bcae:	6a3b      	ldr	r3, [r7, #32]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 800bcb4:	69fb      	ldr	r3, [r7, #28]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 800bcba:	f04f 33ff 	mov.w	r3, #4294967295
 800bcbe:	e00c      	b.n	800bcda <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 800bcc0:	4b0a      	ldr	r3, [pc, #40]	@ (800bcec <dns_enqueue+0x268>)
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	3301      	adds	r3, #1
 800bcc6:	b2da      	uxtb	r2, r3
 800bcc8:	4b08      	ldr	r3, [pc, #32]	@ (800bcec <dns_enqueue+0x268>)
 800bcca:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 800bccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7ff fc95 	bl	800b600 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 800bcd6:	f06f 0304 	mvn.w	r3, #4
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3728      	adds	r7, #40	@ 0x28
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20009104 	.word	0x20009104
 800bce8:	20009544 	.word	0x20009544
 800bcec:	20009101 	.word	0x20009101

0800bcf0 <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b086      	sub	sp, #24
 800bcf4:	af02      	add	r7, sp, #8
 800bcf6:	60f8      	str	r0, [r7, #12]
 800bcf8:	60b9      	str	r1, [r7, #8]
 800bcfa:	607a      	str	r2, [r7, #4]
 800bcfc:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 800bcfe:	2300      	movs	r3, #0
 800bd00:	9300      	str	r3, [sp, #0]
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	687a      	ldr	r2, [r7, #4]
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	68f8      	ldr	r0, [r7, #12]
 800bd0a:	f000 f805 	bl	800bd18 <dns_gethostbyname_addrtype>
 800bd0e:	4603      	mov	r3, r0
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	3710      	adds	r7, #16
 800bd14:	46bd      	mov	sp, r7
 800bd16:	bd80      	pop	{r7, pc}

0800bd18 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b086      	sub	sp, #24
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	60f8      	str	r0, [r7, #12]
 800bd20:	60b9      	str	r1, [r7, #8]
 800bd22:	607a      	str	r2, [r7, #4]
 800bd24:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d006      	beq.n	800bd3a <dns_gethostbyname_addrtype+0x22>
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d003      	beq.n	800bd3a <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	781b      	ldrb	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d102      	bne.n	800bd40 <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 800bd3a:	f06f 030f 	mvn.w	r3, #15
 800bd3e:	e029      	b.n	800bd94 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 800bd40:	68f8      	ldr	r0, [r7, #12]
 800bd42:	f7f4 fa7d 	bl	8000240 <strlen>
 800bd46:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	2bff      	cmp	r3, #255	@ 0xff
 800bd4c:	d902      	bls.n	800bd54 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 800bd4e:	f06f 030f 	mvn.w	r3, #15
 800bd52:	e01f      	b.n	800bd94 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 800bd54:	68b9      	ldr	r1, [r7, #8]
 800bd56:	68f8      	ldr	r0, [r7, #12]
 800bd58:	f009 fcc2 	bl	80156e0 <ip4addr_aton>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d001      	beq.n	800bd66 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 800bd62:	2300      	movs	r3, #0
 800bd64:	e016      	b.n	800bd94 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 800bd66:	68b9      	ldr	r1, [r7, #8]
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f7ff f89d 	bl	800aea8 <dns_lookup>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d101      	bne.n	800bd78 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 800bd74:	2300      	movs	r3, #0
 800bd76:	e00d      	b.n	800bd94 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 800bd78:	4b08      	ldr	r3, [pc, #32]	@ (800bd9c <dns_gethostbyname_addrtype+0x84>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d102      	bne.n	800bd86 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 800bd80:	f06f 0305 	mvn.w	r3, #5
 800bd84:	e006      	b.n	800bd94 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	6979      	ldr	r1, [r7, #20]
 800bd8c:	68f8      	ldr	r0, [r7, #12]
 800bd8e:	f7ff fe79 	bl	800ba84 <dns_enqueue>
 800bd92:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3718      	adds	r7, #24
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}
 800bd9c:	20009574 	.word	0x20009574

0800bda0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800bda6:	2300      	movs	r3, #0
 800bda8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800bdaa:	f00a fdf3 	bl	8016994 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800bdae:	f000 f8d7 	bl	800bf60 <mem_init>
  memp_init();
 800bdb2:	f000 fc2f 	bl	800c614 <memp_init>
  pbuf_init();
  netif_init();
 800bdb6:	f000 fd3b 	bl	800c830 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800bdba:	f007 faab 	bl	8013314 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800bdbe:	f001 ffd7 	bl	800dd70 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800bdc2:	f7ff f83f 	bl	800ae44 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800bdc6:	f007 f9eb 	bl	80131a0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800bdca:	bf00      	nop
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
	...

0800bdd4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	4603      	mov	r3, r0
 800bddc:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800bdde:	4b05      	ldr	r3, [pc, #20]	@ (800bdf4 <ptr_to_mem+0x20>)
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	88fb      	ldrh	r3, [r7, #6]
 800bde4:	4413      	add	r3, r2
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	370c      	adds	r7, #12
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr
 800bdf2:	bf00      	nop
 800bdf4:	20009594 	.word	0x20009594

0800bdf8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800be00:	4b05      	ldr	r3, [pc, #20]	@ (800be18 <mem_to_ptr+0x20>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	1ad3      	subs	r3, r2, r3
 800be08:	b29b      	uxth	r3, r3
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	370c      	adds	r7, #12
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop
 800be18:	20009594 	.word	0x20009594

0800be1c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800be1c:	b590      	push	{r4, r7, lr}
 800be1e:	b085      	sub	sp, #20
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800be24:	4b45      	ldr	r3, [pc, #276]	@ (800bf3c <plug_holes+0x120>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	687a      	ldr	r2, [r7, #4]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d206      	bcs.n	800be3c <plug_holes+0x20>
 800be2e:	4b44      	ldr	r3, [pc, #272]	@ (800bf40 <plug_holes+0x124>)
 800be30:	f240 12df 	movw	r2, #479	@ 0x1df
 800be34:	4943      	ldr	r1, [pc, #268]	@ (800bf44 <plug_holes+0x128>)
 800be36:	4844      	ldr	r0, [pc, #272]	@ (800bf48 <plug_holes+0x12c>)
 800be38:	f00a ff36 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800be3c:	4b43      	ldr	r3, [pc, #268]	@ (800bf4c <plug_holes+0x130>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	687a      	ldr	r2, [r7, #4]
 800be42:	429a      	cmp	r2, r3
 800be44:	d306      	bcc.n	800be54 <plug_holes+0x38>
 800be46:	4b3e      	ldr	r3, [pc, #248]	@ (800bf40 <plug_holes+0x124>)
 800be48:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800be4c:	4940      	ldr	r1, [pc, #256]	@ (800bf50 <plug_holes+0x134>)
 800be4e:	483e      	ldr	r0, [pc, #248]	@ (800bf48 <plug_holes+0x12c>)
 800be50:	f00a ff2a 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	791b      	ldrb	r3, [r3, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d006      	beq.n	800be6a <plug_holes+0x4e>
 800be5c:	4b38      	ldr	r3, [pc, #224]	@ (800bf40 <plug_holes+0x124>)
 800be5e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800be62:	493c      	ldr	r1, [pc, #240]	@ (800bf54 <plug_holes+0x138>)
 800be64:	4838      	ldr	r0, [pc, #224]	@ (800bf48 <plug_holes+0x12c>)
 800be66:	f00a ff1f 	bl	8016ca8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	881b      	ldrh	r3, [r3, #0]
 800be6e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800be72:	d906      	bls.n	800be82 <plug_holes+0x66>
 800be74:	4b32      	ldr	r3, [pc, #200]	@ (800bf40 <plug_holes+0x124>)
 800be76:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800be7a:	4937      	ldr	r1, [pc, #220]	@ (800bf58 <plug_holes+0x13c>)
 800be7c:	4832      	ldr	r0, [pc, #200]	@ (800bf48 <plug_holes+0x12c>)
 800be7e:	f00a ff13 	bl	8016ca8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	881b      	ldrh	r3, [r3, #0]
 800be86:	4618      	mov	r0, r3
 800be88:	f7ff ffa4 	bl	800bdd4 <ptr_to_mem>
 800be8c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	429a      	cmp	r2, r3
 800be94:	d024      	beq.n	800bee0 <plug_holes+0xc4>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	791b      	ldrb	r3, [r3, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d120      	bne.n	800bee0 <plug_holes+0xc4>
 800be9e:	4b2b      	ldr	r3, [pc, #172]	@ (800bf4c <plug_holes+0x130>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	68fa      	ldr	r2, [r7, #12]
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d01b      	beq.n	800bee0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800bea8:	4b2c      	ldr	r3, [pc, #176]	@ (800bf5c <plug_holes+0x140>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	68fa      	ldr	r2, [r7, #12]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d102      	bne.n	800beb8 <plug_holes+0x9c>
      lfree = mem;
 800beb2:	4a2a      	ldr	r2, [pc, #168]	@ (800bf5c <plug_holes+0x140>)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	881a      	ldrh	r2, [r3, #0]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	881b      	ldrh	r3, [r3, #0]
 800bec4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bec8:	d00a      	beq.n	800bee0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	881b      	ldrh	r3, [r3, #0]
 800bece:	4618      	mov	r0, r3
 800bed0:	f7ff ff80 	bl	800bdd4 <ptr_to_mem>
 800bed4:	4604      	mov	r4, r0
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f7ff ff8e 	bl	800bdf8 <mem_to_ptr>
 800bedc:	4603      	mov	r3, r0
 800bede:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	885b      	ldrh	r3, [r3, #2]
 800bee4:	4618      	mov	r0, r3
 800bee6:	f7ff ff75 	bl	800bdd4 <ptr_to_mem>
 800beea:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800beec:	68ba      	ldr	r2, [r7, #8]
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d01f      	beq.n	800bf34 <plug_holes+0x118>
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	791b      	ldrb	r3, [r3, #4]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d11b      	bne.n	800bf34 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800befc:	4b17      	ldr	r3, [pc, #92]	@ (800bf5c <plug_holes+0x140>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d102      	bne.n	800bf0c <plug_holes+0xf0>
      lfree = pmem;
 800bf06:	4a15      	ldr	r2, [pc, #84]	@ (800bf5c <plug_holes+0x140>)
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	881a      	ldrh	r2, [r3, #0]
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	881b      	ldrh	r3, [r3, #0]
 800bf18:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bf1c:	d00a      	beq.n	800bf34 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	881b      	ldrh	r3, [r3, #0]
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7ff ff56 	bl	800bdd4 <ptr_to_mem>
 800bf28:	4604      	mov	r4, r0
 800bf2a:	68b8      	ldr	r0, [r7, #8]
 800bf2c:	f7ff ff64 	bl	800bdf8 <mem_to_ptr>
 800bf30:	4603      	mov	r3, r0
 800bf32:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800bf34:	bf00      	nop
 800bf36:	3714      	adds	r7, #20
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd90      	pop	{r4, r7, pc}
 800bf3c:	20009594 	.word	0x20009594
 800bf40:	0801868c 	.word	0x0801868c
 800bf44:	080186bc 	.word	0x080186bc
 800bf48:	080186d4 	.word	0x080186d4
 800bf4c:	20009598 	.word	0x20009598
 800bf50:	080186fc 	.word	0x080186fc
 800bf54:	08018718 	.word	0x08018718
 800bf58:	08018734 	.word	0x08018734
 800bf5c:	200095a0 	.word	0x200095a0

0800bf60 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b082      	sub	sp, #8
 800bf64:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800bf66:	4b1d      	ldr	r3, [pc, #116]	@ (800bfdc <mem_init+0x7c>)
 800bf68:	4a1d      	ldr	r2, [pc, #116]	@ (800bfe0 <mem_init+0x80>)
 800bf6a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800bf6c:	4b1b      	ldr	r3, [pc, #108]	@ (800bfdc <mem_init+0x7c>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bf78:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2200      	movs	r2, #0
 800bf84:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800bf86:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800bf8a:	f7ff ff23 	bl	800bdd4 <ptr_to_mem>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	4a14      	ldr	r2, [pc, #80]	@ (800bfe4 <mem_init+0x84>)
 800bf92:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800bf94:	4b13      	ldr	r3, [pc, #76]	@ (800bfe4 <mem_init+0x84>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	2201      	movs	r2, #1
 800bf9a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800bf9c:	4b11      	ldr	r3, [pc, #68]	@ (800bfe4 <mem_init+0x84>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bfa4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800bfa6:	4b0f      	ldr	r3, [pc, #60]	@ (800bfe4 <mem_init+0x84>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bfae:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800bfb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bfdc <mem_init+0x7c>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a0c      	ldr	r2, [pc, #48]	@ (800bfe8 <mem_init+0x88>)
 800bfb6:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800bfb8:	480c      	ldr	r0, [pc, #48]	@ (800bfec <mem_init+0x8c>)
 800bfba:	f00a fcf9 	bl	80169b0 <sys_mutex_new>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d006      	beq.n	800bfd2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800bfc4:	4b0a      	ldr	r3, [pc, #40]	@ (800bff0 <mem_init+0x90>)
 800bfc6:	f240 221f 	movw	r2, #543	@ 0x21f
 800bfca:	490a      	ldr	r1, [pc, #40]	@ (800bff4 <mem_init+0x94>)
 800bfcc:	480a      	ldr	r0, [pc, #40]	@ (800bff8 <mem_init+0x98>)
 800bfce:	f00a fe6b 	bl	8016ca8 <iprintf>
  }
}
 800bfd2:	bf00      	nop
 800bfd4:	3708      	adds	r7, #8
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}
 800bfda:	bf00      	nop
 800bfdc:	20009594 	.word	0x20009594
 800bfe0:	20048000 	.word	0x20048000
 800bfe4:	20009598 	.word	0x20009598
 800bfe8:	200095a0 	.word	0x200095a0
 800bfec:	2000959c 	.word	0x2000959c
 800bff0:	0801868c 	.word	0x0801868c
 800bff4:	08018760 	.word	0x08018760
 800bff8:	080186d4 	.word	0x080186d4

0800bffc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b086      	sub	sp, #24
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f7ff fef7 	bl	800bdf8 <mem_to_ptr>
 800c00a:	4603      	mov	r3, r0
 800c00c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	881b      	ldrh	r3, [r3, #0]
 800c012:	4618      	mov	r0, r3
 800c014:	f7ff fede 	bl	800bdd4 <ptr_to_mem>
 800c018:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	885b      	ldrh	r3, [r3, #2]
 800c01e:	4618      	mov	r0, r3
 800c020:	f7ff fed8 	bl	800bdd4 <ptr_to_mem>
 800c024:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	881b      	ldrh	r3, [r3, #0]
 800c02a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c02e:	d818      	bhi.n	800c062 <mem_link_valid+0x66>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	885b      	ldrh	r3, [r3, #2]
 800c034:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c038:	d813      	bhi.n	800c062 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c03e:	8afa      	ldrh	r2, [r7, #22]
 800c040:	429a      	cmp	r2, r3
 800c042:	d004      	beq.n	800c04e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	881b      	ldrh	r3, [r3, #0]
 800c048:	8afa      	ldrh	r2, [r7, #22]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d109      	bne.n	800c062 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c04e:	4b08      	ldr	r3, [pc, #32]	@ (800c070 <mem_link_valid+0x74>)
 800c050:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c052:	693a      	ldr	r2, [r7, #16]
 800c054:	429a      	cmp	r2, r3
 800c056:	d006      	beq.n	800c066 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	885b      	ldrh	r3, [r3, #2]
 800c05c:	8afa      	ldrh	r2, [r7, #22]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d001      	beq.n	800c066 <mem_link_valid+0x6a>
    return 0;
 800c062:	2300      	movs	r3, #0
 800c064:	e000      	b.n	800c068 <mem_link_valid+0x6c>
  }
  return 1;
 800c066:	2301      	movs	r3, #1
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3718      	adds	r7, #24
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	20009598 	.word	0x20009598

0800c074 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b088      	sub	sp, #32
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d070      	beq.n	800c164 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f003 0303 	and.w	r3, r3, #3
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d00d      	beq.n	800c0a8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c08c:	4b37      	ldr	r3, [pc, #220]	@ (800c16c <mem_free+0xf8>)
 800c08e:	f240 2273 	movw	r2, #627	@ 0x273
 800c092:	4937      	ldr	r1, [pc, #220]	@ (800c170 <mem_free+0xfc>)
 800c094:	4837      	ldr	r0, [pc, #220]	@ (800c174 <mem_free+0x100>)
 800c096:	f00a fe07 	bl	8016ca8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c09a:	f00a fce7 	bl	8016a6c <sys_arch_protect>
 800c09e:	60f8      	str	r0, [r7, #12]
 800c0a0:	68f8      	ldr	r0, [r7, #12]
 800c0a2:	f00a fcf1 	bl	8016a88 <sys_arch_unprotect>
    return;
 800c0a6:	e05e      	b.n	800c166 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	3b08      	subs	r3, #8
 800c0ac:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c0ae:	4b32      	ldr	r3, [pc, #200]	@ (800c178 <mem_free+0x104>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	69fa      	ldr	r2, [r7, #28]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d306      	bcc.n	800c0c6 <mem_free+0x52>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f103 020c 	add.w	r2, r3, #12
 800c0be:	4b2f      	ldr	r3, [pc, #188]	@ (800c17c <mem_free+0x108>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d90d      	bls.n	800c0e2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c0c6:	4b29      	ldr	r3, [pc, #164]	@ (800c16c <mem_free+0xf8>)
 800c0c8:	f240 227f 	movw	r2, #639	@ 0x27f
 800c0cc:	492c      	ldr	r1, [pc, #176]	@ (800c180 <mem_free+0x10c>)
 800c0ce:	4829      	ldr	r0, [pc, #164]	@ (800c174 <mem_free+0x100>)
 800c0d0:	f00a fdea 	bl	8016ca8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c0d4:	f00a fcca 	bl	8016a6c <sys_arch_protect>
 800c0d8:	6138      	str	r0, [r7, #16]
 800c0da:	6938      	ldr	r0, [r7, #16]
 800c0dc:	f00a fcd4 	bl	8016a88 <sys_arch_unprotect>
    return;
 800c0e0:	e041      	b.n	800c166 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c0e2:	4828      	ldr	r0, [pc, #160]	@ (800c184 <mem_free+0x110>)
 800c0e4:	f00a fc80 	bl	80169e8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	791b      	ldrb	r3, [r3, #4]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d110      	bne.n	800c112 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c0f0:	4b1e      	ldr	r3, [pc, #120]	@ (800c16c <mem_free+0xf8>)
 800c0f2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800c0f6:	4924      	ldr	r1, [pc, #144]	@ (800c188 <mem_free+0x114>)
 800c0f8:	481e      	ldr	r0, [pc, #120]	@ (800c174 <mem_free+0x100>)
 800c0fa:	f00a fdd5 	bl	8016ca8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c0fe:	4821      	ldr	r0, [pc, #132]	@ (800c184 <mem_free+0x110>)
 800c100:	f00a fc81 	bl	8016a06 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c104:	f00a fcb2 	bl	8016a6c <sys_arch_protect>
 800c108:	6178      	str	r0, [r7, #20]
 800c10a:	6978      	ldr	r0, [r7, #20]
 800c10c:	f00a fcbc 	bl	8016a88 <sys_arch_unprotect>
    return;
 800c110:	e029      	b.n	800c166 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800c112:	69f8      	ldr	r0, [r7, #28]
 800c114:	f7ff ff72 	bl	800bffc <mem_link_valid>
 800c118:	4603      	mov	r3, r0
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d110      	bne.n	800c140 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c11e:	4b13      	ldr	r3, [pc, #76]	@ (800c16c <mem_free+0xf8>)
 800c120:	f240 2295 	movw	r2, #661	@ 0x295
 800c124:	4919      	ldr	r1, [pc, #100]	@ (800c18c <mem_free+0x118>)
 800c126:	4813      	ldr	r0, [pc, #76]	@ (800c174 <mem_free+0x100>)
 800c128:	f00a fdbe 	bl	8016ca8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c12c:	4815      	ldr	r0, [pc, #84]	@ (800c184 <mem_free+0x110>)
 800c12e:	f00a fc6a 	bl	8016a06 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c132:	f00a fc9b 	bl	8016a6c <sys_arch_protect>
 800c136:	61b8      	str	r0, [r7, #24]
 800c138:	69b8      	ldr	r0, [r7, #24]
 800c13a:	f00a fca5 	bl	8016a88 <sys_arch_unprotect>
    return;
 800c13e:	e012      	b.n	800c166 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c140:	69fb      	ldr	r3, [r7, #28]
 800c142:	2200      	movs	r2, #0
 800c144:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c146:	4b12      	ldr	r3, [pc, #72]	@ (800c190 <mem_free+0x11c>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	69fa      	ldr	r2, [r7, #28]
 800c14c:	429a      	cmp	r2, r3
 800c14e:	d202      	bcs.n	800c156 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c150:	4a0f      	ldr	r2, [pc, #60]	@ (800c190 <mem_free+0x11c>)
 800c152:	69fb      	ldr	r3, [r7, #28]
 800c154:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c156:	69f8      	ldr	r0, [r7, #28]
 800c158:	f7ff fe60 	bl	800be1c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c15c:	4809      	ldr	r0, [pc, #36]	@ (800c184 <mem_free+0x110>)
 800c15e:	f00a fc52 	bl	8016a06 <sys_mutex_unlock>
 800c162:	e000      	b.n	800c166 <mem_free+0xf2>
    return;
 800c164:	bf00      	nop
}
 800c166:	3720      	adds	r7, #32
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}
 800c16c:	0801868c 	.word	0x0801868c
 800c170:	0801877c 	.word	0x0801877c
 800c174:	080186d4 	.word	0x080186d4
 800c178:	20009594 	.word	0x20009594
 800c17c:	20009598 	.word	0x20009598
 800c180:	080187a0 	.word	0x080187a0
 800c184:	2000959c 	.word	0x2000959c
 800c188:	080187bc 	.word	0x080187bc
 800c18c:	080187e4 	.word	0x080187e4
 800c190:	200095a0 	.word	0x200095a0

0800c194 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b088      	sub	sp, #32
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	460b      	mov	r3, r1
 800c19e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c1a0:	887b      	ldrh	r3, [r7, #2]
 800c1a2:	3303      	adds	r3, #3
 800c1a4:	b29b      	uxth	r3, r3
 800c1a6:	f023 0303 	bic.w	r3, r3, #3
 800c1aa:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c1ac:	8bfb      	ldrh	r3, [r7, #30]
 800c1ae:	2b0b      	cmp	r3, #11
 800c1b0:	d801      	bhi.n	800c1b6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c1b2:	230c      	movs	r3, #12
 800c1b4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c1b6:	8bfb      	ldrh	r3, [r7, #30]
 800c1b8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c1bc:	d803      	bhi.n	800c1c6 <mem_trim+0x32>
 800c1be:	8bfa      	ldrh	r2, [r7, #30]
 800c1c0:	887b      	ldrh	r3, [r7, #2]
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d201      	bcs.n	800c1ca <mem_trim+0x36>
    return NULL;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	e0d8      	b.n	800c37c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c1ca:	4b6e      	ldr	r3, [pc, #440]	@ (800c384 <mem_trim+0x1f0>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	d304      	bcc.n	800c1de <mem_trim+0x4a>
 800c1d4:	4b6c      	ldr	r3, [pc, #432]	@ (800c388 <mem_trim+0x1f4>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	687a      	ldr	r2, [r7, #4]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d306      	bcc.n	800c1ec <mem_trim+0x58>
 800c1de:	4b6b      	ldr	r3, [pc, #428]	@ (800c38c <mem_trim+0x1f8>)
 800c1e0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800c1e4:	496a      	ldr	r1, [pc, #424]	@ (800c390 <mem_trim+0x1fc>)
 800c1e6:	486b      	ldr	r0, [pc, #428]	@ (800c394 <mem_trim+0x200>)
 800c1e8:	f00a fd5e 	bl	8016ca8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c1ec:	4b65      	ldr	r3, [pc, #404]	@ (800c384 <mem_trim+0x1f0>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d304      	bcc.n	800c200 <mem_trim+0x6c>
 800c1f6:	4b64      	ldr	r3, [pc, #400]	@ (800c388 <mem_trim+0x1f4>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	687a      	ldr	r2, [r7, #4]
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d307      	bcc.n	800c210 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c200:	f00a fc34 	bl	8016a6c <sys_arch_protect>
 800c204:	60b8      	str	r0, [r7, #8]
 800c206:	68b8      	ldr	r0, [r7, #8]
 800c208:	f00a fc3e 	bl	8016a88 <sys_arch_unprotect>
    return rmem;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	e0b5      	b.n	800c37c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	3b08      	subs	r3, #8
 800c214:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c216:	69b8      	ldr	r0, [r7, #24]
 800c218:	f7ff fdee 	bl	800bdf8 <mem_to_ptr>
 800c21c:	4603      	mov	r3, r0
 800c21e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	881a      	ldrh	r2, [r3, #0]
 800c224:	8afb      	ldrh	r3, [r7, #22]
 800c226:	1ad3      	subs	r3, r2, r3
 800c228:	b29b      	uxth	r3, r3
 800c22a:	3b08      	subs	r3, #8
 800c22c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c22e:	8bfa      	ldrh	r2, [r7, #30]
 800c230:	8abb      	ldrh	r3, [r7, #20]
 800c232:	429a      	cmp	r2, r3
 800c234:	d906      	bls.n	800c244 <mem_trim+0xb0>
 800c236:	4b55      	ldr	r3, [pc, #340]	@ (800c38c <mem_trim+0x1f8>)
 800c238:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800c23c:	4956      	ldr	r1, [pc, #344]	@ (800c398 <mem_trim+0x204>)
 800c23e:	4855      	ldr	r0, [pc, #340]	@ (800c394 <mem_trim+0x200>)
 800c240:	f00a fd32 	bl	8016ca8 <iprintf>
  if (newsize > size) {
 800c244:	8bfa      	ldrh	r2, [r7, #30]
 800c246:	8abb      	ldrh	r3, [r7, #20]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d901      	bls.n	800c250 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800c24c:	2300      	movs	r3, #0
 800c24e:	e095      	b.n	800c37c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800c250:	8bfa      	ldrh	r2, [r7, #30]
 800c252:	8abb      	ldrh	r3, [r7, #20]
 800c254:	429a      	cmp	r2, r3
 800c256:	d101      	bne.n	800c25c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	e08f      	b.n	800c37c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c25c:	484f      	ldr	r0, [pc, #316]	@ (800c39c <mem_trim+0x208>)
 800c25e:	f00a fbc3 	bl	80169e8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800c262:	69bb      	ldr	r3, [r7, #24]
 800c264:	881b      	ldrh	r3, [r3, #0]
 800c266:	4618      	mov	r0, r3
 800c268:	f7ff fdb4 	bl	800bdd4 <ptr_to_mem>
 800c26c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	791b      	ldrb	r3, [r3, #4]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d13f      	bne.n	800c2f6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c276:	69bb      	ldr	r3, [r7, #24]
 800c278:	881b      	ldrh	r3, [r3, #0]
 800c27a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c27e:	d106      	bne.n	800c28e <mem_trim+0xfa>
 800c280:	4b42      	ldr	r3, [pc, #264]	@ (800c38c <mem_trim+0x1f8>)
 800c282:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800c286:	4946      	ldr	r1, [pc, #280]	@ (800c3a0 <mem_trim+0x20c>)
 800c288:	4842      	ldr	r0, [pc, #264]	@ (800c394 <mem_trim+0x200>)
 800c28a:	f00a fd0d 	bl	8016ca8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	881b      	ldrh	r3, [r3, #0]
 800c292:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c294:	8afa      	ldrh	r2, [r7, #22]
 800c296:	8bfb      	ldrh	r3, [r7, #30]
 800c298:	4413      	add	r3, r2
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	3308      	adds	r3, #8
 800c29e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800c2a0:	4b40      	ldr	r3, [pc, #256]	@ (800c3a4 <mem_trim+0x210>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	693a      	ldr	r2, [r7, #16]
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d106      	bne.n	800c2b8 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800c2aa:	89fb      	ldrh	r3, [r7, #14]
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f7ff fd91 	bl	800bdd4 <ptr_to_mem>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	4a3b      	ldr	r2, [pc, #236]	@ (800c3a4 <mem_trim+0x210>)
 800c2b6:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800c2b8:	89fb      	ldrh	r3, [r7, #14]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7ff fd8a 	bl	800bdd4 <ptr_to_mem>
 800c2c0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	89ba      	ldrh	r2, [r7, #12]
 800c2cc:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	8afa      	ldrh	r2, [r7, #22]
 800c2d2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c2d4:	69bb      	ldr	r3, [r7, #24]
 800c2d6:	89fa      	ldrh	r2, [r7, #14]
 800c2d8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	881b      	ldrh	r3, [r3, #0]
 800c2de:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c2e2:	d047      	beq.n	800c374 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	881b      	ldrh	r3, [r3, #0]
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f7ff fd73 	bl	800bdd4 <ptr_to_mem>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	89fb      	ldrh	r3, [r7, #14]
 800c2f2:	8053      	strh	r3, [r2, #2]
 800c2f4:	e03e      	b.n	800c374 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c2f6:	8bfb      	ldrh	r3, [r7, #30]
 800c2f8:	f103 0214 	add.w	r2, r3, #20
 800c2fc:	8abb      	ldrh	r3, [r7, #20]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d838      	bhi.n	800c374 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c302:	8afa      	ldrh	r2, [r7, #22]
 800c304:	8bfb      	ldrh	r3, [r7, #30]
 800c306:	4413      	add	r3, r2
 800c308:	b29b      	uxth	r3, r3
 800c30a:	3308      	adds	r3, #8
 800c30c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	881b      	ldrh	r3, [r3, #0]
 800c312:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c316:	d106      	bne.n	800c326 <mem_trim+0x192>
 800c318:	4b1c      	ldr	r3, [pc, #112]	@ (800c38c <mem_trim+0x1f8>)
 800c31a:	f240 3216 	movw	r2, #790	@ 0x316
 800c31e:	4920      	ldr	r1, [pc, #128]	@ (800c3a0 <mem_trim+0x20c>)
 800c320:	481c      	ldr	r0, [pc, #112]	@ (800c394 <mem_trim+0x200>)
 800c322:	f00a fcc1 	bl	8016ca8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800c326:	89fb      	ldrh	r3, [r7, #14]
 800c328:	4618      	mov	r0, r3
 800c32a:	f7ff fd53 	bl	800bdd4 <ptr_to_mem>
 800c32e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800c330:	4b1c      	ldr	r3, [pc, #112]	@ (800c3a4 <mem_trim+0x210>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	693a      	ldr	r2, [r7, #16]
 800c336:	429a      	cmp	r2, r3
 800c338:	d202      	bcs.n	800c340 <mem_trim+0x1ac>
      lfree = mem2;
 800c33a:	4a1a      	ldr	r2, [pc, #104]	@ (800c3a4 <mem_trim+0x210>)
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	2200      	movs	r2, #0
 800c344:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c346:	69bb      	ldr	r3, [r7, #24]
 800c348:	881a      	ldrh	r2, [r3, #0]
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	8afa      	ldrh	r2, [r7, #22]
 800c352:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c354:	69bb      	ldr	r3, [r7, #24]
 800c356:	89fa      	ldrh	r2, [r7, #14]
 800c358:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	881b      	ldrh	r3, [r3, #0]
 800c35e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c362:	d007      	beq.n	800c374 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	881b      	ldrh	r3, [r3, #0]
 800c368:	4618      	mov	r0, r3
 800c36a:	f7ff fd33 	bl	800bdd4 <ptr_to_mem>
 800c36e:	4602      	mov	r2, r0
 800c370:	89fb      	ldrh	r3, [r7, #14]
 800c372:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c374:	4809      	ldr	r0, [pc, #36]	@ (800c39c <mem_trim+0x208>)
 800c376:	f00a fb46 	bl	8016a06 <sys_mutex_unlock>
  return rmem;
 800c37a:	687b      	ldr	r3, [r7, #4]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3720      	adds	r7, #32
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}
 800c384:	20009594 	.word	0x20009594
 800c388:	20009598 	.word	0x20009598
 800c38c:	0801868c 	.word	0x0801868c
 800c390:	08018818 	.word	0x08018818
 800c394:	080186d4 	.word	0x080186d4
 800c398:	08018830 	.word	0x08018830
 800c39c:	2000959c 	.word	0x2000959c
 800c3a0:	08018850 	.word	0x08018850
 800c3a4:	200095a0 	.word	0x200095a0

0800c3a8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b088      	sub	sp, #32
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c3b2:	88fb      	ldrh	r3, [r7, #6]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d101      	bne.n	800c3bc <mem_malloc+0x14>
    return NULL;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	e0e2      	b.n	800c582 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c3bc:	88fb      	ldrh	r3, [r7, #6]
 800c3be:	3303      	adds	r3, #3
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	f023 0303 	bic.w	r3, r3, #3
 800c3c6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800c3c8:	8bbb      	ldrh	r3, [r7, #28]
 800c3ca:	2b0b      	cmp	r3, #11
 800c3cc:	d801      	bhi.n	800c3d2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c3ce:	230c      	movs	r3, #12
 800c3d0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c3d2:	8bbb      	ldrh	r3, [r7, #28]
 800c3d4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c3d8:	d803      	bhi.n	800c3e2 <mem_malloc+0x3a>
 800c3da:	8bba      	ldrh	r2, [r7, #28]
 800c3dc:	88fb      	ldrh	r3, [r7, #6]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d201      	bcs.n	800c3e6 <mem_malloc+0x3e>
    return NULL;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	e0cd      	b.n	800c582 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800c3e6:	4869      	ldr	r0, [pc, #420]	@ (800c58c <mem_malloc+0x1e4>)
 800c3e8:	f00a fafe 	bl	80169e8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c3ec:	4b68      	ldr	r3, [pc, #416]	@ (800c590 <mem_malloc+0x1e8>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f7ff fd01 	bl	800bdf8 <mem_to_ptr>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	83fb      	strh	r3, [r7, #30]
 800c3fa:	e0b7      	b.n	800c56c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800c3fc:	8bfb      	ldrh	r3, [r7, #30]
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7ff fce8 	bl	800bdd4 <ptr_to_mem>
 800c404:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	791b      	ldrb	r3, [r3, #4]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	f040 80a7 	bne.w	800c55e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	881b      	ldrh	r3, [r3, #0]
 800c414:	461a      	mov	r2, r3
 800c416:	8bfb      	ldrh	r3, [r7, #30]
 800c418:	1ad3      	subs	r3, r2, r3
 800c41a:	f1a3 0208 	sub.w	r2, r3, #8
 800c41e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800c420:	429a      	cmp	r2, r3
 800c422:	f0c0 809c 	bcc.w	800c55e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	881b      	ldrh	r3, [r3, #0]
 800c42a:	461a      	mov	r2, r3
 800c42c:	8bfb      	ldrh	r3, [r7, #30]
 800c42e:	1ad3      	subs	r3, r2, r3
 800c430:	f1a3 0208 	sub.w	r2, r3, #8
 800c434:	8bbb      	ldrh	r3, [r7, #28]
 800c436:	3314      	adds	r3, #20
 800c438:	429a      	cmp	r2, r3
 800c43a:	d333      	bcc.n	800c4a4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c43c:	8bfa      	ldrh	r2, [r7, #30]
 800c43e:	8bbb      	ldrh	r3, [r7, #28]
 800c440:	4413      	add	r3, r2
 800c442:	b29b      	uxth	r3, r3
 800c444:	3308      	adds	r3, #8
 800c446:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c448:	8a7b      	ldrh	r3, [r7, #18]
 800c44a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c44e:	d106      	bne.n	800c45e <mem_malloc+0xb6>
 800c450:	4b50      	ldr	r3, [pc, #320]	@ (800c594 <mem_malloc+0x1ec>)
 800c452:	f240 3287 	movw	r2, #903	@ 0x387
 800c456:	4950      	ldr	r1, [pc, #320]	@ (800c598 <mem_malloc+0x1f0>)
 800c458:	4850      	ldr	r0, [pc, #320]	@ (800c59c <mem_malloc+0x1f4>)
 800c45a:	f00a fc25 	bl	8016ca8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800c45e:	8a7b      	ldrh	r3, [r7, #18]
 800c460:	4618      	mov	r0, r3
 800c462:	f7ff fcb7 	bl	800bdd4 <ptr_to_mem>
 800c466:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	2200      	movs	r2, #0
 800c46c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	881a      	ldrh	r2, [r3, #0]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	8bfa      	ldrh	r2, [r7, #30]
 800c47a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	8a7a      	ldrh	r2, [r7, #18]
 800c480:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	2201      	movs	r2, #1
 800c486:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	881b      	ldrh	r3, [r3, #0]
 800c48c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c490:	d00b      	beq.n	800c4aa <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	881b      	ldrh	r3, [r3, #0]
 800c496:	4618      	mov	r0, r3
 800c498:	f7ff fc9c 	bl	800bdd4 <ptr_to_mem>
 800c49c:	4602      	mov	r2, r0
 800c49e:	8a7b      	ldrh	r3, [r7, #18]
 800c4a0:	8053      	strh	r3, [r2, #2]
 800c4a2:	e002      	b.n	800c4aa <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c4a4:	697b      	ldr	r3, [r7, #20]
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c4aa:	4b39      	ldr	r3, [pc, #228]	@ (800c590 <mem_malloc+0x1e8>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	697a      	ldr	r2, [r7, #20]
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d127      	bne.n	800c504 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800c4b4:	4b36      	ldr	r3, [pc, #216]	@ (800c590 <mem_malloc+0x1e8>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c4ba:	e005      	b.n	800c4c8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c4bc:	69bb      	ldr	r3, [r7, #24]
 800c4be:	881b      	ldrh	r3, [r3, #0]
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7ff fc87 	bl	800bdd4 <ptr_to_mem>
 800c4c6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c4c8:	69bb      	ldr	r3, [r7, #24]
 800c4ca:	791b      	ldrb	r3, [r3, #4]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d004      	beq.n	800c4da <mem_malloc+0x132>
 800c4d0:	4b33      	ldr	r3, [pc, #204]	@ (800c5a0 <mem_malloc+0x1f8>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	69ba      	ldr	r2, [r7, #24]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d1f0      	bne.n	800c4bc <mem_malloc+0x114>
          }
          lfree = cur;
 800c4da:	4a2d      	ldr	r2, [pc, #180]	@ (800c590 <mem_malloc+0x1e8>)
 800c4dc:	69bb      	ldr	r3, [r7, #24]
 800c4de:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c4e0:	4b2b      	ldr	r3, [pc, #172]	@ (800c590 <mem_malloc+0x1e8>)
 800c4e2:	681a      	ldr	r2, [r3, #0]
 800c4e4:	4b2e      	ldr	r3, [pc, #184]	@ (800c5a0 <mem_malloc+0x1f8>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	429a      	cmp	r2, r3
 800c4ea:	d00b      	beq.n	800c504 <mem_malloc+0x15c>
 800c4ec:	4b28      	ldr	r3, [pc, #160]	@ (800c590 <mem_malloc+0x1e8>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	791b      	ldrb	r3, [r3, #4]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d006      	beq.n	800c504 <mem_malloc+0x15c>
 800c4f6:	4b27      	ldr	r3, [pc, #156]	@ (800c594 <mem_malloc+0x1ec>)
 800c4f8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800c4fc:	4929      	ldr	r1, [pc, #164]	@ (800c5a4 <mem_malloc+0x1fc>)
 800c4fe:	4827      	ldr	r0, [pc, #156]	@ (800c59c <mem_malloc+0x1f4>)
 800c500:	f00a fbd2 	bl	8016ca8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800c504:	4821      	ldr	r0, [pc, #132]	@ (800c58c <mem_malloc+0x1e4>)
 800c506:	f00a fa7e 	bl	8016a06 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c50a:	8bba      	ldrh	r2, [r7, #28]
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	4413      	add	r3, r2
 800c510:	3308      	adds	r3, #8
 800c512:	4a23      	ldr	r2, [pc, #140]	@ (800c5a0 <mem_malloc+0x1f8>)
 800c514:	6812      	ldr	r2, [r2, #0]
 800c516:	4293      	cmp	r3, r2
 800c518:	d906      	bls.n	800c528 <mem_malloc+0x180>
 800c51a:	4b1e      	ldr	r3, [pc, #120]	@ (800c594 <mem_malloc+0x1ec>)
 800c51c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800c520:	4921      	ldr	r1, [pc, #132]	@ (800c5a8 <mem_malloc+0x200>)
 800c522:	481e      	ldr	r0, [pc, #120]	@ (800c59c <mem_malloc+0x1f4>)
 800c524:	f00a fbc0 	bl	8016ca8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	f003 0303 	and.w	r3, r3, #3
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d006      	beq.n	800c540 <mem_malloc+0x198>
 800c532:	4b18      	ldr	r3, [pc, #96]	@ (800c594 <mem_malloc+0x1ec>)
 800c534:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800c538:	491c      	ldr	r1, [pc, #112]	@ (800c5ac <mem_malloc+0x204>)
 800c53a:	4818      	ldr	r0, [pc, #96]	@ (800c59c <mem_malloc+0x1f4>)
 800c53c:	f00a fbb4 	bl	8016ca8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	f003 0303 	and.w	r3, r3, #3
 800c546:	2b00      	cmp	r3, #0
 800c548:	d006      	beq.n	800c558 <mem_malloc+0x1b0>
 800c54a:	4b12      	ldr	r3, [pc, #72]	@ (800c594 <mem_malloc+0x1ec>)
 800c54c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800c550:	4917      	ldr	r1, [pc, #92]	@ (800c5b0 <mem_malloc+0x208>)
 800c552:	4812      	ldr	r0, [pc, #72]	@ (800c59c <mem_malloc+0x1f4>)
 800c554:	f00a fba8 	bl	8016ca8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	3308      	adds	r3, #8
 800c55c:	e011      	b.n	800c582 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800c55e:	8bfb      	ldrh	r3, [r7, #30]
 800c560:	4618      	mov	r0, r3
 800c562:	f7ff fc37 	bl	800bdd4 <ptr_to_mem>
 800c566:	4603      	mov	r3, r0
 800c568:	881b      	ldrh	r3, [r3, #0]
 800c56a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c56c:	8bfa      	ldrh	r2, [r7, #30]
 800c56e:	8bbb      	ldrh	r3, [r7, #28]
 800c570:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 800c574:	429a      	cmp	r2, r3
 800c576:	f4ff af41 	bcc.w	800c3fc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c57a:	4804      	ldr	r0, [pc, #16]	@ (800c58c <mem_malloc+0x1e4>)
 800c57c:	f00a fa43 	bl	8016a06 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c580:	2300      	movs	r3, #0
}
 800c582:	4618      	mov	r0, r3
 800c584:	3720      	adds	r7, #32
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop
 800c58c:	2000959c 	.word	0x2000959c
 800c590:	200095a0 	.word	0x200095a0
 800c594:	0801868c 	.word	0x0801868c
 800c598:	08018850 	.word	0x08018850
 800c59c:	080186d4 	.word	0x080186d4
 800c5a0:	20009598 	.word	0x20009598
 800c5a4:	08018864 	.word	0x08018864
 800c5a8:	08018880 	.word	0x08018880
 800c5ac:	080188b0 	.word	0x080188b0
 800c5b0:	080188e0 	.word	0x080188e0

0800c5b4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	685b      	ldr	r3, [r3, #4]
 800c5c8:	3303      	adds	r3, #3
 800c5ca:	f023 0303 	bic.w	r3, r3, #3
 800c5ce:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	60fb      	str	r3, [r7, #12]
 800c5d4:	e011      	b.n	800c5fa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	689b      	ldr	r3, [r3, #8]
 800c5da:	681a      	ldr	r2, [r3, #0]
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	68ba      	ldr	r2, [r7, #8]
 800c5e6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	881b      	ldrh	r3, [r3, #0]
 800c5ec:	461a      	mov	r2, r3
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	4413      	add	r3, r2
 800c5f2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	60fb      	str	r3, [r7, #12]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	885b      	ldrh	r3, [r3, #2]
 800c5fe:	461a      	mov	r2, r3
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	4293      	cmp	r3, r2
 800c604:	dbe7      	blt.n	800c5d6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c606:	bf00      	nop
 800c608:	bf00      	nop
 800c60a:	3714      	adds	r7, #20
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr

0800c614 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b082      	sub	sp, #8
 800c618:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c61a:	2300      	movs	r3, #0
 800c61c:	80fb      	strh	r3, [r7, #6]
 800c61e:	e009      	b.n	800c634 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c620:	88fb      	ldrh	r3, [r7, #6]
 800c622:	4a08      	ldr	r2, [pc, #32]	@ (800c644 <memp_init+0x30>)
 800c624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c628:	4618      	mov	r0, r3
 800c62a:	f7ff ffc3 	bl	800c5b4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c62e:	88fb      	ldrh	r3, [r7, #6]
 800c630:	3301      	adds	r3, #1
 800c632:	80fb      	strh	r3, [r7, #6]
 800c634:	88fb      	ldrh	r3, [r7, #6]
 800c636:	2b0d      	cmp	r3, #13
 800c638:	d9f2      	bls.n	800c620 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c63a:	bf00      	nop
 800c63c:	bf00      	nop
 800c63e:	3708      	adds	r7, #8
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}
 800c644:	0801b178 	.word	0x0801b178

0800c648 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b084      	sub	sp, #16
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c650:	f00a fa0c 	bl	8016a6c <sys_arch_protect>
 800c654:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	689b      	ldr	r3, [r3, #8]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d015      	beq.n	800c690 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	6812      	ldr	r2, [r2, #0]
 800c66c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	f003 0303 	and.w	r3, r3, #3
 800c674:	2b00      	cmp	r3, #0
 800c676:	d006      	beq.n	800c686 <do_memp_malloc_pool+0x3e>
 800c678:	4b09      	ldr	r3, [pc, #36]	@ (800c6a0 <do_memp_malloc_pool+0x58>)
 800c67a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800c67e:	4909      	ldr	r1, [pc, #36]	@ (800c6a4 <do_memp_malloc_pool+0x5c>)
 800c680:	4809      	ldr	r0, [pc, #36]	@ (800c6a8 <do_memp_malloc_pool+0x60>)
 800c682:	f00a fb11 	bl	8016ca8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c686:	68f8      	ldr	r0, [r7, #12]
 800c688:	f00a f9fe 	bl	8016a88 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	e003      	b.n	800c698 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c690:	68f8      	ldr	r0, [r7, #12]
 800c692:	f00a f9f9 	bl	8016a88 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800c696:	2300      	movs	r3, #0
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3710      	adds	r7, #16
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}
 800c6a0:	08018904 	.word	0x08018904
 800c6a4:	08018934 	.word	0x08018934
 800c6a8:	08018958 	.word	0x08018958

0800c6ac <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d106      	bne.n	800c6c8 <memp_malloc_pool+0x1c>
 800c6ba:	4b0a      	ldr	r3, [pc, #40]	@ (800c6e4 <memp_malloc_pool+0x38>)
 800c6bc:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800c6c0:	4909      	ldr	r1, [pc, #36]	@ (800c6e8 <memp_malloc_pool+0x3c>)
 800c6c2:	480a      	ldr	r0, [pc, #40]	@ (800c6ec <memp_malloc_pool+0x40>)
 800c6c4:	f00a faf0 	bl	8016ca8 <iprintf>
  if (desc == NULL) {
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d101      	bne.n	800c6d2 <memp_malloc_pool+0x26>
    return NULL;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	e003      	b.n	800c6da <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f7ff ffb8 	bl	800c648 <do_memp_malloc_pool>
 800c6d8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3708      	adds	r7, #8
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
 800c6e2:	bf00      	nop
 800c6e4:	08018904 	.word	0x08018904
 800c6e8:	08018980 	.word	0x08018980
 800c6ec:	08018958 	.word	0x08018958

0800c6f0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c6fa:	79fb      	ldrb	r3, [r7, #7]
 800c6fc:	2b0d      	cmp	r3, #13
 800c6fe:	d908      	bls.n	800c712 <memp_malloc+0x22>
 800c700:	4b0a      	ldr	r3, [pc, #40]	@ (800c72c <memp_malloc+0x3c>)
 800c702:	f240 1257 	movw	r2, #343	@ 0x157
 800c706:	490a      	ldr	r1, [pc, #40]	@ (800c730 <memp_malloc+0x40>)
 800c708:	480a      	ldr	r0, [pc, #40]	@ (800c734 <memp_malloc+0x44>)
 800c70a:	f00a facd 	bl	8016ca8 <iprintf>
 800c70e:	2300      	movs	r3, #0
 800c710:	e008      	b.n	800c724 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c712:	79fb      	ldrb	r3, [r7, #7]
 800c714:	4a08      	ldr	r2, [pc, #32]	@ (800c738 <memp_malloc+0x48>)
 800c716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7ff ff94 	bl	800c648 <do_memp_malloc_pool>
 800c720:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800c722:	68fb      	ldr	r3, [r7, #12]
}
 800c724:	4618      	mov	r0, r3
 800c726:	3710      	adds	r7, #16
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	08018904 	.word	0x08018904
 800c730:	08018994 	.word	0x08018994
 800c734:	08018958 	.word	0x08018958
 800c738:	0801b178 	.word	0x0801b178

0800c73c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b084      	sub	sp, #16
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	f003 0303 	and.w	r3, r3, #3
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d006      	beq.n	800c75e <do_memp_free_pool+0x22>
 800c750:	4b0d      	ldr	r3, [pc, #52]	@ (800c788 <do_memp_free_pool+0x4c>)
 800c752:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800c756:	490d      	ldr	r1, [pc, #52]	@ (800c78c <do_memp_free_pool+0x50>)
 800c758:	480d      	ldr	r0, [pc, #52]	@ (800c790 <do_memp_free_pool+0x54>)
 800c75a:	f00a faa5 	bl	8016ca8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800c762:	f00a f983 	bl	8016a6c <sys_arch_protect>
 800c766:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	689b      	ldr	r3, [r3, #8]
 800c76c:	681a      	ldr	r2, [r3, #0]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	689b      	ldr	r3, [r3, #8]
 800c776:	68fa      	ldr	r2, [r7, #12]
 800c778:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800c77a:	68b8      	ldr	r0, [r7, #8]
 800c77c:	f00a f984 	bl	8016a88 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800c780:	bf00      	nop
 800c782:	3710      	adds	r7, #16
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	08018904 	.word	0x08018904
 800c78c:	080189b4 	.word	0x080189b4
 800c790:	08018958 	.word	0x08018958

0800c794 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d106      	bne.n	800c7b2 <memp_free_pool+0x1e>
 800c7a4:	4b0a      	ldr	r3, [pc, #40]	@ (800c7d0 <memp_free_pool+0x3c>)
 800c7a6:	f240 1295 	movw	r2, #405	@ 0x195
 800c7aa:	490a      	ldr	r1, [pc, #40]	@ (800c7d4 <memp_free_pool+0x40>)
 800c7ac:	480a      	ldr	r0, [pc, #40]	@ (800c7d8 <memp_free_pool+0x44>)
 800c7ae:	f00a fa7b 	bl	8016ca8 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d007      	beq.n	800c7c8 <memp_free_pool+0x34>
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d004      	beq.n	800c7c8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800c7be:	6839      	ldr	r1, [r7, #0]
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f7ff ffbb 	bl	800c73c <do_memp_free_pool>
 800c7c6:	e000      	b.n	800c7ca <memp_free_pool+0x36>
    return;
 800c7c8:	bf00      	nop
}
 800c7ca:	3708      	adds	r7, #8
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	08018904 	.word	0x08018904
 800c7d4:	08018980 	.word	0x08018980
 800c7d8:	08018958 	.word	0x08018958

0800c7dc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	6039      	str	r1, [r7, #0]
 800c7e6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c7e8:	79fb      	ldrb	r3, [r7, #7]
 800c7ea:	2b0d      	cmp	r3, #13
 800c7ec:	d907      	bls.n	800c7fe <memp_free+0x22>
 800c7ee:	4b0c      	ldr	r3, [pc, #48]	@ (800c820 <memp_free+0x44>)
 800c7f0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800c7f4:	490b      	ldr	r1, [pc, #44]	@ (800c824 <memp_free+0x48>)
 800c7f6:	480c      	ldr	r0, [pc, #48]	@ (800c828 <memp_free+0x4c>)
 800c7f8:	f00a fa56 	bl	8016ca8 <iprintf>
 800c7fc:	e00c      	b.n	800c818 <memp_free+0x3c>

  if (mem == NULL) {
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d008      	beq.n	800c816 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c804:	79fb      	ldrb	r3, [r7, #7]
 800c806:	4a09      	ldr	r2, [pc, #36]	@ (800c82c <memp_free+0x50>)
 800c808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c80c:	6839      	ldr	r1, [r7, #0]
 800c80e:	4618      	mov	r0, r3
 800c810:	f7ff ff94 	bl	800c73c <do_memp_free_pool>
 800c814:	e000      	b.n	800c818 <memp_free+0x3c>
    return;
 800c816:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	08018904 	.word	0x08018904
 800c824:	080189d4 	.word	0x080189d4
 800c828:	08018958 	.word	0x08018958
 800c82c:	0801b178 	.word	0x0801b178

0800c830 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800c830:	b480      	push	{r7}
 800c832:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800c834:	bf00      	nop
 800c836:	46bd      	mov	sp, r7
 800c838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83c:	4770      	bx	lr
	...

0800c840 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b086      	sub	sp, #24
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	60b9      	str	r1, [r7, #8]
 800c84a:	607a      	str	r2, [r7, #4]
 800c84c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d108      	bne.n	800c866 <netif_add+0x26>
 800c854:	4b57      	ldr	r3, [pc, #348]	@ (800c9b4 <netif_add+0x174>)
 800c856:	f240 1227 	movw	r2, #295	@ 0x127
 800c85a:	4957      	ldr	r1, [pc, #348]	@ (800c9b8 <netif_add+0x178>)
 800c85c:	4857      	ldr	r0, [pc, #348]	@ (800c9bc <netif_add+0x17c>)
 800c85e:	f00a fa23 	bl	8016ca8 <iprintf>
 800c862:	2300      	movs	r3, #0
 800c864:	e0a2      	b.n	800c9ac <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d108      	bne.n	800c87e <netif_add+0x3e>
 800c86c:	4b51      	ldr	r3, [pc, #324]	@ (800c9b4 <netif_add+0x174>)
 800c86e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800c872:	4953      	ldr	r1, [pc, #332]	@ (800c9c0 <netif_add+0x180>)
 800c874:	4851      	ldr	r0, [pc, #324]	@ (800c9bc <netif_add+0x17c>)
 800c876:	f00a fa17 	bl	8016ca8 <iprintf>
 800c87a:	2300      	movs	r3, #0
 800c87c:	e096      	b.n	800c9ac <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d101      	bne.n	800c888 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c884:	4b4f      	ldr	r3, [pc, #316]	@ (800c9c4 <netif_add+0x184>)
 800c886:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d101      	bne.n	800c892 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800c88e:	4b4d      	ldr	r3, [pc, #308]	@ (800c9c4 <netif_add+0x184>)
 800c890:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d101      	bne.n	800c89c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800c898:	4b4a      	ldr	r3, [pc, #296]	@ (800c9c4 <netif_add+0x184>)
 800c89a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	4a45      	ldr	r2, [pc, #276]	@ (800c9c8 <netif_add+0x188>)
 800c8b2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	6a3a      	ldr	r2, [r7, #32]
 800c8cc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c8ce:	4b3f      	ldr	r3, [pc, #252]	@ (800c9cc <netif_add+0x18c>)
 800c8d0:	781a      	ldrb	r2, [r3, #0]
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c8dc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	68b9      	ldr	r1, [r7, #8]
 800c8e4:	68f8      	ldr	r0, [r7, #12]
 800c8e6:	f000 f913 	bl	800cb10 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ec:	68f8      	ldr	r0, [r7, #12]
 800c8ee:	4798      	blx	r3
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d001      	beq.n	800c8fa <netif_add+0xba>
    return NULL;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	e058      	b.n	800c9ac <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c900:	2bff      	cmp	r3, #255	@ 0xff
 800c902:	d103      	bne.n	800c90c <netif_add+0xcc>
        netif->num = 0;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2200      	movs	r2, #0
 800c908:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800c90c:	2300      	movs	r3, #0
 800c90e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c910:	4b2f      	ldr	r3, [pc, #188]	@ (800c9d0 <netif_add+0x190>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	617b      	str	r3, [r7, #20]
 800c916:	e02b      	b.n	800c970 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c918:	697a      	ldr	r2, [r7, #20]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d106      	bne.n	800c92e <netif_add+0xee>
 800c920:	4b24      	ldr	r3, [pc, #144]	@ (800c9b4 <netif_add+0x174>)
 800c922:	f240 128b 	movw	r2, #395	@ 0x18b
 800c926:	492b      	ldr	r1, [pc, #172]	@ (800c9d4 <netif_add+0x194>)
 800c928:	4824      	ldr	r0, [pc, #144]	@ (800c9bc <netif_add+0x17c>)
 800c92a:	f00a f9bd 	bl	8016ca8 <iprintf>
        num_netifs++;
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	3301      	adds	r3, #1
 800c932:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	2bff      	cmp	r3, #255	@ 0xff
 800c938:	dd06      	ble.n	800c948 <netif_add+0x108>
 800c93a:	4b1e      	ldr	r3, [pc, #120]	@ (800c9b4 <netif_add+0x174>)
 800c93c:	f240 128d 	movw	r2, #397	@ 0x18d
 800c940:	4925      	ldr	r1, [pc, #148]	@ (800c9d8 <netif_add+0x198>)
 800c942:	481e      	ldr	r0, [pc, #120]	@ (800c9bc <netif_add+0x17c>)
 800c944:	f00a f9b0 	bl	8016ca8 <iprintf>
        if (netif2->num == netif->num) {
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c954:	429a      	cmp	r2, r3
 800c956:	d108      	bne.n	800c96a <netif_add+0x12a>
          netif->num++;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c95e:	3301      	adds	r3, #1
 800c960:	b2da      	uxtb	r2, r3
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800c968:	e005      	b.n	800c976 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	617b      	str	r3, [r7, #20]
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d1d0      	bne.n	800c918 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d1be      	bne.n	800c8fa <netif_add+0xba>
  }
  if (netif->num == 254) {
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c982:	2bfe      	cmp	r3, #254	@ 0xfe
 800c984:	d103      	bne.n	800c98e <netif_add+0x14e>
    netif_num = 0;
 800c986:	4b11      	ldr	r3, [pc, #68]	@ (800c9cc <netif_add+0x18c>)
 800c988:	2200      	movs	r2, #0
 800c98a:	701a      	strb	r2, [r3, #0]
 800c98c:	e006      	b.n	800c99c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c994:	3301      	adds	r3, #1
 800c996:	b2da      	uxtb	r2, r3
 800c998:	4b0c      	ldr	r3, [pc, #48]	@ (800c9cc <netif_add+0x18c>)
 800c99a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800c99c:	4b0c      	ldr	r3, [pc, #48]	@ (800c9d0 <netif_add+0x190>)
 800c99e:	681a      	ldr	r2, [r3, #0]
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800c9a4:	4a0a      	ldr	r2, [pc, #40]	@ (800c9d0 <netif_add+0x190>)
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}
 800c9b4:	080189f0 	.word	0x080189f0
 800c9b8:	08018a84 	.word	0x08018a84
 800c9bc:	08018a40 	.word	0x08018a40
 800c9c0:	08018aa0 	.word	0x08018aa0
 800c9c4:	0801b1f8 	.word	0x0801b1f8
 800c9c8:	0800cdeb 	.word	0x0800cdeb
 800c9cc:	2000c7d4 	.word	0x2000c7d4
 800c9d0:	2000c7cc 	.word	0x2000c7cc
 800c9d4:	08018ac4 	.word	0x08018ac4
 800c9d8:	08018ad8 	.word	0x08018ad8

0800c9dc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b082      	sub	sp, #8
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c9e6:	6839      	ldr	r1, [r7, #0]
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f002 fd0b 	bl	800f404 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c9ee:	6839      	ldr	r1, [r7, #0]
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f007 f9cf 	bl	8013d94 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800c9f6:	bf00      	nop
 800c9f8:	3708      	adds	r7, #8
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}
	...

0800ca00 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d106      	bne.n	800ca20 <netif_do_set_ipaddr+0x20>
 800ca12:	4b1d      	ldr	r3, [pc, #116]	@ (800ca88 <netif_do_set_ipaddr+0x88>)
 800ca14:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800ca18:	491c      	ldr	r1, [pc, #112]	@ (800ca8c <netif_do_set_ipaddr+0x8c>)
 800ca1a:	481d      	ldr	r0, [pc, #116]	@ (800ca90 <netif_do_set_ipaddr+0x90>)
 800ca1c:	f00a f944 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d106      	bne.n	800ca34 <netif_do_set_ipaddr+0x34>
 800ca26:	4b18      	ldr	r3, [pc, #96]	@ (800ca88 <netif_do_set_ipaddr+0x88>)
 800ca28:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800ca2c:	4917      	ldr	r1, [pc, #92]	@ (800ca8c <netif_do_set_ipaddr+0x8c>)
 800ca2e:	4818      	ldr	r0, [pc, #96]	@ (800ca90 <netif_do_set_ipaddr+0x90>)
 800ca30:	f00a f93a 	bl	8016ca8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	681a      	ldr	r2, [r3, #0]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	3304      	adds	r3, #4
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	d01c      	beq.n	800ca7c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	3304      	adds	r3, #4
 800ca4c:	681a      	ldr	r2, [r3, #0]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800ca52:	f107 0314 	add.w	r3, r7, #20
 800ca56:	4619      	mov	r1, r3
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f7ff ffbf 	bl	800c9dc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d002      	beq.n	800ca6a <netif_do_set_ipaddr+0x6a>
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	e000      	b.n	800ca6c <netif_do_set_ipaddr+0x6c>
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	68fa      	ldr	r2, [r7, #12]
 800ca6e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ca70:	2101      	movs	r1, #1
 800ca72:	68f8      	ldr	r0, [r7, #12]
 800ca74:	f000 f8d2 	bl	800cc1c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ca78:	2301      	movs	r3, #1
 800ca7a:	e000      	b.n	800ca7e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800ca7c:	2300      	movs	r3, #0
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	3718      	adds	r7, #24
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd80      	pop	{r7, pc}
 800ca86:	bf00      	nop
 800ca88:	080189f0 	.word	0x080189f0
 800ca8c:	08018b08 	.word	0x08018b08
 800ca90:	08018a40 	.word	0x08018a40

0800ca94 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800ca94:	b480      	push	{r7}
 800ca96:	b085      	sub	sp, #20
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	681a      	ldr	r2, [r3, #0]
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	3308      	adds	r3, #8
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d00a      	beq.n	800cac4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d002      	beq.n	800caba <netif_do_set_netmask+0x26>
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	e000      	b.n	800cabc <netif_do_set_netmask+0x28>
 800caba:	2300      	movs	r3, #0
 800cabc:	68fa      	ldr	r2, [r7, #12]
 800cabe:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800cac0:	2301      	movs	r3, #1
 800cac2:	e000      	b.n	800cac6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800cac4:	2300      	movs	r3, #0
}
 800cac6:	4618      	mov	r0, r3
 800cac8:	3714      	adds	r7, #20
 800caca:	46bd      	mov	sp, r7
 800cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad0:	4770      	bx	lr

0800cad2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800cad2:	b480      	push	{r7}
 800cad4:	b085      	sub	sp, #20
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	60f8      	str	r0, [r7, #12]
 800cada:	60b9      	str	r1, [r7, #8]
 800cadc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	681a      	ldr	r2, [r3, #0]
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	330c      	adds	r3, #12
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	429a      	cmp	r2, r3
 800caea:	d00a      	beq.n	800cb02 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d002      	beq.n	800caf8 <netif_do_set_gw+0x26>
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	e000      	b.n	800cafa <netif_do_set_gw+0x28>
 800caf8:	2300      	movs	r3, #0
 800cafa:	68fa      	ldr	r2, [r7, #12]
 800cafc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800cafe:	2301      	movs	r3, #1
 800cb00:	e000      	b.n	800cb04 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800cb02:	2300      	movs	r3, #0
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3714      	adds	r7, #20
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr

0800cb10 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b088      	sub	sp, #32
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
 800cb1c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800cb22:	2300      	movs	r3, #0
 800cb24:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cb26:	68bb      	ldr	r3, [r7, #8]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d101      	bne.n	800cb30 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800cb2c:	4b1c      	ldr	r3, [pc, #112]	@ (800cba0 <netif_set_addr+0x90>)
 800cb2e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d101      	bne.n	800cb3a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800cb36:	4b1a      	ldr	r3, [pc, #104]	@ (800cba0 <netif_set_addr+0x90>)
 800cb38:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d101      	bne.n	800cb44 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800cb40:	4b17      	ldr	r3, [pc, #92]	@ (800cba0 <netif_set_addr+0x90>)
 800cb42:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d003      	beq.n	800cb52 <netif_set_addr+0x42>
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d101      	bne.n	800cb56 <netif_set_addr+0x46>
 800cb52:	2301      	movs	r3, #1
 800cb54:	e000      	b.n	800cb58 <netif_set_addr+0x48>
 800cb56:	2300      	movs	r3, #0
 800cb58:	617b      	str	r3, [r7, #20]
  if (remove) {
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d006      	beq.n	800cb6e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cb60:	f107 0310 	add.w	r3, r7, #16
 800cb64:	461a      	mov	r2, r3
 800cb66:	68b9      	ldr	r1, [r7, #8]
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	f7ff ff49 	bl	800ca00 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800cb6e:	69fa      	ldr	r2, [r7, #28]
 800cb70:	6879      	ldr	r1, [r7, #4]
 800cb72:	68f8      	ldr	r0, [r7, #12]
 800cb74:	f7ff ff8e 	bl	800ca94 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800cb78:	69ba      	ldr	r2, [r7, #24]
 800cb7a:	6839      	ldr	r1, [r7, #0]
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	f7ff ffa8 	bl	800cad2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d106      	bne.n	800cb96 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cb88:	f107 0310 	add.w	r3, r7, #16
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	68b9      	ldr	r1, [r7, #8]
 800cb90:	68f8      	ldr	r0, [r7, #12]
 800cb92:	f7ff ff35 	bl	800ca00 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800cb96:	bf00      	nop
 800cb98:	3720      	adds	r7, #32
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	0801b1f8 	.word	0x0801b1f8

0800cba4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cba4:	b480      	push	{r7}
 800cba6:	b083      	sub	sp, #12
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cbac:	4a04      	ldr	r2, [pc, #16]	@ (800cbc0 <netif_set_default+0x1c>)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800cbb2:	bf00      	nop
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr
 800cbbe:	bf00      	nop
 800cbc0:	2000c7d0 	.word	0x2000c7d0

0800cbc4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b082      	sub	sp, #8
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d107      	bne.n	800cbe2 <netif_set_up+0x1e>
 800cbd2:	4b0f      	ldr	r3, [pc, #60]	@ (800cc10 <netif_set_up+0x4c>)
 800cbd4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800cbd8:	490e      	ldr	r1, [pc, #56]	@ (800cc14 <netif_set_up+0x50>)
 800cbda:	480f      	ldr	r0, [pc, #60]	@ (800cc18 <netif_set_up+0x54>)
 800cbdc:	f00a f864 	bl	8016ca8 <iprintf>
 800cbe0:	e013      	b.n	800cc0a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cbe8:	f003 0301 	and.w	r3, r3, #1
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10c      	bne.n	800cc0a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cbf6:	f043 0301 	orr.w	r3, r3, #1
 800cbfa:	b2da      	uxtb	r2, r3
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800cc02:	2103      	movs	r1, #3
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 f809 	bl	800cc1c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}
 800cc10:	080189f0 	.word	0x080189f0
 800cc14:	08018b78 	.word	0x08018b78
 800cc18:	08018a40 	.word	0x08018a40

0800cc1c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b082      	sub	sp, #8
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	460b      	mov	r3, r1
 800cc26:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d106      	bne.n	800cc3c <netif_issue_reports+0x20>
 800cc2e:	4b18      	ldr	r3, [pc, #96]	@ (800cc90 <netif_issue_reports+0x74>)
 800cc30:	f240 326d 	movw	r2, #877	@ 0x36d
 800cc34:	4917      	ldr	r1, [pc, #92]	@ (800cc94 <netif_issue_reports+0x78>)
 800cc36:	4818      	ldr	r0, [pc, #96]	@ (800cc98 <netif_issue_reports+0x7c>)
 800cc38:	f00a f836 	bl	8016ca8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cc42:	f003 0304 	and.w	r3, r3, #4
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d01e      	beq.n	800cc88 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cc50:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d017      	beq.n	800cc88 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cc58:	78fb      	ldrb	r3, [r7, #3]
 800cc5a:	f003 0301 	and.w	r3, r3, #1
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d013      	beq.n	800cc8a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	3304      	adds	r3, #4
 800cc66:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00e      	beq.n	800cc8a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cc72:	f003 0308 	and.w	r3, r3, #8
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d007      	beq.n	800cc8a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	3304      	adds	r3, #4
 800cc7e:	4619      	mov	r1, r3
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f007 fff1 	bl	8014c68 <etharp_request>
 800cc86:	e000      	b.n	800cc8a <netif_issue_reports+0x6e>
    return;
 800cc88:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800cc8a:	3708      	adds	r7, #8
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	bd80      	pop	{r7, pc}
 800cc90:	080189f0 	.word	0x080189f0
 800cc94:	08018b94 	.word	0x08018b94
 800cc98:	08018a40 	.word	0x08018a40

0800cc9c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b082      	sub	sp, #8
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d107      	bne.n	800ccba <netif_set_down+0x1e>
 800ccaa:	4b12      	ldr	r3, [pc, #72]	@ (800ccf4 <netif_set_down+0x58>)
 800ccac:	f240 329b 	movw	r2, #923	@ 0x39b
 800ccb0:	4911      	ldr	r1, [pc, #68]	@ (800ccf8 <netif_set_down+0x5c>)
 800ccb2:	4812      	ldr	r0, [pc, #72]	@ (800ccfc <netif_set_down+0x60>)
 800ccb4:	f009 fff8 	bl	8016ca8 <iprintf>
 800ccb8:	e019      	b.n	800ccee <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ccc0:	f003 0301 	and.w	r3, r3, #1
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d012      	beq.n	800ccee <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ccce:	f023 0301 	bic.w	r3, r3, #1
 800ccd2:	b2da      	uxtb	r2, r3
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cce0:	f003 0308 	and.w	r3, r3, #8
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d002      	beq.n	800ccee <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f007 fb7b 	bl	80143e4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800ccee:	3708      	adds	r7, #8
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	080189f0 	.word	0x080189f0
 800ccf8:	08018bb8 	.word	0x08018bb8
 800ccfc:	08018a40 	.word	0x08018a40

0800cd00 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b082      	sub	sp, #8
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d107      	bne.n	800cd1e <netif_set_link_up+0x1e>
 800cd0e:	4b13      	ldr	r3, [pc, #76]	@ (800cd5c <netif_set_link_up+0x5c>)
 800cd10:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800cd14:	4912      	ldr	r1, [pc, #72]	@ (800cd60 <netif_set_link_up+0x60>)
 800cd16:	4813      	ldr	r0, [pc, #76]	@ (800cd64 <netif_set_link_up+0x64>)
 800cd18:	f009 ffc6 	bl	8016ca8 <iprintf>
 800cd1c:	e01b      	b.n	800cd56 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd24:	f003 0304 	and.w	r3, r3, #4
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d114      	bne.n	800cd56 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd32:	f043 0304 	orr.w	r3, r3, #4
 800cd36:	b2da      	uxtb	r2, r3
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800cd3e:	2103      	movs	r1, #3
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f7ff ff6b 	bl	800cc1c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	69db      	ldr	r3, [r3, #28]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d003      	beq.n	800cd56 <netif_set_link_up+0x56>
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	69db      	ldr	r3, [r3, #28]
 800cd52:	6878      	ldr	r0, [r7, #4]
 800cd54:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800cd56:	3708      	adds	r7, #8
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}
 800cd5c:	080189f0 	.word	0x080189f0
 800cd60:	08018bd8 	.word	0x08018bd8
 800cd64:	08018a40 	.word	0x08018a40

0800cd68 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b082      	sub	sp, #8
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d107      	bne.n	800cd86 <netif_set_link_down+0x1e>
 800cd76:	4b11      	ldr	r3, [pc, #68]	@ (800cdbc <netif_set_link_down+0x54>)
 800cd78:	f240 4206 	movw	r2, #1030	@ 0x406
 800cd7c:	4910      	ldr	r1, [pc, #64]	@ (800cdc0 <netif_set_link_down+0x58>)
 800cd7e:	4811      	ldr	r0, [pc, #68]	@ (800cdc4 <netif_set_link_down+0x5c>)
 800cd80:	f009 ff92 	bl	8016ca8 <iprintf>
 800cd84:	e017      	b.n	800cdb6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd8c:	f003 0304 	and.w	r3, r3, #4
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d010      	beq.n	800cdb6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd9a:	f023 0304 	bic.w	r3, r3, #4
 800cd9e:	b2da      	uxtb	r2, r3
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	69db      	ldr	r3, [r3, #28]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d003      	beq.n	800cdb6 <netif_set_link_down+0x4e>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	69db      	ldr	r3, [r3, #28]
 800cdb2:	6878      	ldr	r0, [r7, #4]
 800cdb4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800cdb6:	3708      	adds	r7, #8
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}
 800cdbc:	080189f0 	.word	0x080189f0
 800cdc0:	08018bfc 	.word	0x08018bfc
 800cdc4:	08018a40 	.word	0x08018a40

0800cdc8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b083      	sub	sp, #12
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
 800cdd0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d002      	beq.n	800cdde <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	683a      	ldr	r2, [r7, #0]
 800cddc:	61da      	str	r2, [r3, #28]
  }
}
 800cdde:	bf00      	nop
 800cde0:	370c      	adds	r7, #12
 800cde2:	46bd      	mov	sp, r7
 800cde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde8:	4770      	bx	lr

0800cdea <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800cdea:	b480      	push	{r7}
 800cdec:	b085      	sub	sp, #20
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	60f8      	str	r0, [r7, #12]
 800cdf2:	60b9      	str	r1, [r7, #8]
 800cdf4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800cdf6:	f06f 030b 	mvn.w	r3, #11
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3714      	adds	r7, #20
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
	...

0800ce08 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800ce08:	b480      	push	{r7}
 800ce0a:	b085      	sub	sp, #20
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	4603      	mov	r3, r0
 800ce10:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800ce12:	79fb      	ldrb	r3, [r7, #7]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d013      	beq.n	800ce40 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800ce18:	4b0d      	ldr	r3, [pc, #52]	@ (800ce50 <netif_get_by_index+0x48>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	60fb      	str	r3, [r7, #12]
 800ce1e:	e00c      	b.n	800ce3a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce26:	3301      	adds	r3, #1
 800ce28:	b2db      	uxtb	r3, r3
 800ce2a:	79fa      	ldrb	r2, [r7, #7]
 800ce2c:	429a      	cmp	r2, r3
 800ce2e:	d101      	bne.n	800ce34 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	e006      	b.n	800ce42 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	60fb      	str	r3, [r7, #12]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d1ef      	bne.n	800ce20 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800ce40:	2300      	movs	r3, #0
}
 800ce42:	4618      	mov	r0, r3
 800ce44:	3714      	adds	r7, #20
 800ce46:	46bd      	mov	sp, r7
 800ce48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4c:	4770      	bx	lr
 800ce4e:	bf00      	nop
 800ce50:	2000c7cc 	.word	0x2000c7cc

0800ce54 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800ce5a:	f009 fe07 	bl	8016a6c <sys_arch_protect>
 800ce5e:	6038      	str	r0, [r7, #0]
 800ce60:	4b0d      	ldr	r3, [pc, #52]	@ (800ce98 <pbuf_free_ooseq+0x44>)
 800ce62:	2200      	movs	r2, #0
 800ce64:	701a      	strb	r2, [r3, #0]
 800ce66:	6838      	ldr	r0, [r7, #0]
 800ce68:	f009 fe0e 	bl	8016a88 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ce6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ce9c <pbuf_free_ooseq+0x48>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	607b      	str	r3, [r7, #4]
 800ce72:	e00a      	b.n	800ce8a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d003      	beq.n	800ce84 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f002 faff 	bl	800f480 <tcp_free_ooseq>
      return;
 800ce82:	e005      	b.n	800ce90 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	68db      	ldr	r3, [r3, #12]
 800ce88:	607b      	str	r3, [r7, #4]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d1f1      	bne.n	800ce74 <pbuf_free_ooseq+0x20>
    }
  }
}
 800ce90:	3708      	adds	r7, #8
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
 800ce96:	bf00      	nop
 800ce98:	2000c7d5 	.word	0x2000c7d5
 800ce9c:	2000c7e4 	.word	0x2000c7e4

0800cea0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b082      	sub	sp, #8
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800cea8:	f7ff ffd4 	bl	800ce54 <pbuf_free_ooseq>
}
 800ceac:	bf00      	nop
 800ceae:	3708      	adds	r7, #8
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800ceba:	f009 fdd7 	bl	8016a6c <sys_arch_protect>
 800cebe:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800cec0:	4b0f      	ldr	r3, [pc, #60]	@ (800cf00 <pbuf_pool_is_empty+0x4c>)
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800cec6:	4b0e      	ldr	r3, [pc, #56]	@ (800cf00 <pbuf_pool_is_empty+0x4c>)
 800cec8:	2201      	movs	r2, #1
 800ceca:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f009 fddb 	bl	8016a88 <sys_arch_unprotect>

  if (!queued) {
 800ced2:	78fb      	ldrb	r3, [r7, #3]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d10f      	bne.n	800cef8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ced8:	2100      	movs	r1, #0
 800ceda:	480a      	ldr	r0, [pc, #40]	@ (800cf04 <pbuf_pool_is_empty+0x50>)
 800cedc:	f7fd febe 	bl	800ac5c <tcpip_try_callback>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d008      	beq.n	800cef8 <pbuf_pool_is_empty+0x44>
 800cee6:	f009 fdc1 	bl	8016a6c <sys_arch_protect>
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	4b04      	ldr	r3, [pc, #16]	@ (800cf00 <pbuf_pool_is_empty+0x4c>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	701a      	strb	r2, [r3, #0]
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f009 fdc8 	bl	8016a88 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800cef8:	bf00      	nop
 800cefa:	3708      	adds	r7, #8
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}
 800cf00:	2000c7d5 	.word	0x2000c7d5
 800cf04:	0800cea1 	.word	0x0800cea1

0800cf08 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b085      	sub	sp, #20
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	60f8      	str	r0, [r7, #12]
 800cf10:	60b9      	str	r1, [r7, #8]
 800cf12:	4611      	mov	r1, r2
 800cf14:	461a      	mov	r2, r3
 800cf16:	460b      	mov	r3, r1
 800cf18:	80fb      	strh	r3, [r7, #6]
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2200      	movs	r2, #0
 800cf22:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	68ba      	ldr	r2, [r7, #8]
 800cf28:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	88fa      	ldrh	r2, [r7, #6]
 800cf2e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	88ba      	ldrh	r2, [r7, #4]
 800cf34:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800cf36:	8b3b      	ldrh	r3, [r7, #24]
 800cf38:	b2da      	uxtb	r2, r3
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	7f3a      	ldrb	r2, [r7, #28]
 800cf42:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2201      	movs	r2, #1
 800cf48:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	73da      	strb	r2, [r3, #15]
}
 800cf50:	bf00      	nop
 800cf52:	3714      	adds	r7, #20
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr

0800cf5c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b08c      	sub	sp, #48	@ 0x30
 800cf60:	af02      	add	r7, sp, #8
 800cf62:	4603      	mov	r3, r0
 800cf64:	71fb      	strb	r3, [r7, #7]
 800cf66:	460b      	mov	r3, r1
 800cf68:	80bb      	strh	r3, [r7, #4]
 800cf6a:	4613      	mov	r3, r2
 800cf6c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800cf6e:	79fb      	ldrb	r3, [r7, #7]
 800cf70:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800cf72:	887b      	ldrh	r3, [r7, #2]
 800cf74:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800cf78:	d07f      	beq.n	800d07a <pbuf_alloc+0x11e>
 800cf7a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800cf7e:	f300 80c8 	bgt.w	800d112 <pbuf_alloc+0x1b6>
 800cf82:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800cf86:	d010      	beq.n	800cfaa <pbuf_alloc+0x4e>
 800cf88:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800cf8c:	f300 80c1 	bgt.w	800d112 <pbuf_alloc+0x1b6>
 800cf90:	2b01      	cmp	r3, #1
 800cf92:	d002      	beq.n	800cf9a <pbuf_alloc+0x3e>
 800cf94:	2b41      	cmp	r3, #65	@ 0x41
 800cf96:	f040 80bc 	bne.w	800d112 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800cf9a:	887a      	ldrh	r2, [r7, #2]
 800cf9c:	88bb      	ldrh	r3, [r7, #4]
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	2000      	movs	r0, #0
 800cfa2:	f000 f8d1 	bl	800d148 <pbuf_alloc_reference>
 800cfa6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800cfa8:	e0bd      	b.n	800d126 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800cfb2:	88bb      	ldrh	r3, [r7, #4]
 800cfb4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800cfb6:	200d      	movs	r0, #13
 800cfb8:	f7ff fb9a 	bl	800c6f0 <memp_malloc>
 800cfbc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d109      	bne.n	800cfd8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800cfc4:	f7ff ff76 	bl	800ceb4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800cfc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d002      	beq.n	800cfd4 <pbuf_alloc+0x78>
            pbuf_free(p);
 800cfce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cfd0:	f000 faa8 	bl	800d524 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	e0a7      	b.n	800d128 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cfd8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cfda:	3303      	adds	r3, #3
 800cfdc:	b29b      	uxth	r3, r3
 800cfde:	f023 0303 	bic.w	r3, r3, #3
 800cfe2:	b29b      	uxth	r3, r3
 800cfe4:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800cfe8:	b29b      	uxth	r3, r3
 800cfea:	8b7a      	ldrh	r2, [r7, #26]
 800cfec:	4293      	cmp	r3, r2
 800cfee:	bf28      	it	cs
 800cff0:	4613      	movcs	r3, r2
 800cff2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cff4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cff6:	3310      	adds	r3, #16
 800cff8:	693a      	ldr	r2, [r7, #16]
 800cffa:	4413      	add	r3, r2
 800cffc:	3303      	adds	r3, #3
 800cffe:	f023 0303 	bic.w	r3, r3, #3
 800d002:	4618      	mov	r0, r3
 800d004:	89f9      	ldrh	r1, [r7, #14]
 800d006:	8b7a      	ldrh	r2, [r7, #26]
 800d008:	2300      	movs	r3, #0
 800d00a:	9301      	str	r3, [sp, #4]
 800d00c:	887b      	ldrh	r3, [r7, #2]
 800d00e:	9300      	str	r3, [sp, #0]
 800d010:	460b      	mov	r3, r1
 800d012:	4601      	mov	r1, r0
 800d014:	6938      	ldr	r0, [r7, #16]
 800d016:	f7ff ff77 	bl	800cf08 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	f003 0303 	and.w	r3, r3, #3
 800d022:	2b00      	cmp	r3, #0
 800d024:	d006      	beq.n	800d034 <pbuf_alloc+0xd8>
 800d026:	4b42      	ldr	r3, [pc, #264]	@ (800d130 <pbuf_alloc+0x1d4>)
 800d028:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d02c:	4941      	ldr	r1, [pc, #260]	@ (800d134 <pbuf_alloc+0x1d8>)
 800d02e:	4842      	ldr	r0, [pc, #264]	@ (800d138 <pbuf_alloc+0x1dc>)
 800d030:	f009 fe3a 	bl	8016ca8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d034:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d036:	3303      	adds	r3, #3
 800d038:	f023 0303 	bic.w	r3, r3, #3
 800d03c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800d040:	d106      	bne.n	800d050 <pbuf_alloc+0xf4>
 800d042:	4b3b      	ldr	r3, [pc, #236]	@ (800d130 <pbuf_alloc+0x1d4>)
 800d044:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800d048:	493c      	ldr	r1, [pc, #240]	@ (800d13c <pbuf_alloc+0x1e0>)
 800d04a:	483b      	ldr	r0, [pc, #236]	@ (800d138 <pbuf_alloc+0x1dc>)
 800d04c:	f009 fe2c 	bl	8016ca8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800d050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d052:	2b00      	cmp	r3, #0
 800d054:	d102      	bne.n	800d05c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800d056:	693b      	ldr	r3, [r7, #16]
 800d058:	627b      	str	r3, [r7, #36]	@ 0x24
 800d05a:	e002      	b.n	800d062 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800d05c:	69fb      	ldr	r3, [r7, #28]
 800d05e:	693a      	ldr	r2, [r7, #16]
 800d060:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800d066:	8b7a      	ldrh	r2, [r7, #26]
 800d068:	89fb      	ldrh	r3, [r7, #14]
 800d06a:	1ad3      	subs	r3, r2, r3
 800d06c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d06e:	2300      	movs	r3, #0
 800d070:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800d072:	8b7b      	ldrh	r3, [r7, #26]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d19e      	bne.n	800cfb6 <pbuf_alloc+0x5a>
      break;
 800d078:	e055      	b.n	800d126 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d07a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d07c:	3303      	adds	r3, #3
 800d07e:	b29b      	uxth	r3, r3
 800d080:	f023 0303 	bic.w	r3, r3, #3
 800d084:	b29a      	uxth	r2, r3
 800d086:	88bb      	ldrh	r3, [r7, #4]
 800d088:	3303      	adds	r3, #3
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	f023 0303 	bic.w	r3, r3, #3
 800d090:	b29b      	uxth	r3, r3
 800d092:	4413      	add	r3, r2
 800d094:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d096:	8b3b      	ldrh	r3, [r7, #24]
 800d098:	3310      	adds	r3, #16
 800d09a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d09c:	8b3a      	ldrh	r2, [r7, #24]
 800d09e:	88bb      	ldrh	r3, [r7, #4]
 800d0a0:	3303      	adds	r3, #3
 800d0a2:	f023 0303 	bic.w	r3, r3, #3
 800d0a6:	429a      	cmp	r2, r3
 800d0a8:	d306      	bcc.n	800d0b8 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d0aa:	8afa      	ldrh	r2, [r7, #22]
 800d0ac:	88bb      	ldrh	r3, [r7, #4]
 800d0ae:	3303      	adds	r3, #3
 800d0b0:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d201      	bcs.n	800d0bc <pbuf_alloc+0x160>
        return NULL;
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	e035      	b.n	800d128 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d0bc:	8afb      	ldrh	r3, [r7, #22]
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7ff f972 	bl	800c3a8 <mem_malloc>
 800d0c4:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800d0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d101      	bne.n	800d0d0 <pbuf_alloc+0x174>
        return NULL;
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	e02b      	b.n	800d128 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d0d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0d2:	3310      	adds	r3, #16
 800d0d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0d6:	4413      	add	r3, r2
 800d0d8:	3303      	adds	r3, #3
 800d0da:	f023 0303 	bic.w	r3, r3, #3
 800d0de:	4618      	mov	r0, r3
 800d0e0:	88b9      	ldrh	r1, [r7, #4]
 800d0e2:	88ba      	ldrh	r2, [r7, #4]
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	9301      	str	r3, [sp, #4]
 800d0e8:	887b      	ldrh	r3, [r7, #2]
 800d0ea:	9300      	str	r3, [sp, #0]
 800d0ec:	460b      	mov	r3, r1
 800d0ee:	4601      	mov	r1, r0
 800d0f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d0f2:	f7ff ff09 	bl	800cf08 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f8:	685b      	ldr	r3, [r3, #4]
 800d0fa:	f003 0303 	and.w	r3, r3, #3
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d010      	beq.n	800d124 <pbuf_alloc+0x1c8>
 800d102:	4b0b      	ldr	r3, [pc, #44]	@ (800d130 <pbuf_alloc+0x1d4>)
 800d104:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800d108:	490d      	ldr	r1, [pc, #52]	@ (800d140 <pbuf_alloc+0x1e4>)
 800d10a:	480b      	ldr	r0, [pc, #44]	@ (800d138 <pbuf_alloc+0x1dc>)
 800d10c:	f009 fdcc 	bl	8016ca8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d110:	e008      	b.n	800d124 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d112:	4b07      	ldr	r3, [pc, #28]	@ (800d130 <pbuf_alloc+0x1d4>)
 800d114:	f240 1227 	movw	r2, #295	@ 0x127
 800d118:	490a      	ldr	r1, [pc, #40]	@ (800d144 <pbuf_alloc+0x1e8>)
 800d11a:	4807      	ldr	r0, [pc, #28]	@ (800d138 <pbuf_alloc+0x1dc>)
 800d11c:	f009 fdc4 	bl	8016ca8 <iprintf>
      return NULL;
 800d120:	2300      	movs	r3, #0
 800d122:	e001      	b.n	800d128 <pbuf_alloc+0x1cc>
      break;
 800d124:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3728      	adds	r7, #40	@ 0x28
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	08018c20 	.word	0x08018c20
 800d134:	08018c50 	.word	0x08018c50
 800d138:	08018c80 	.word	0x08018c80
 800d13c:	08018ca8 	.word	0x08018ca8
 800d140:	08018cdc 	.word	0x08018cdc
 800d144:	08018d08 	.word	0x08018d08

0800d148 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af02      	add	r7, sp, #8
 800d14e:	6078      	str	r0, [r7, #4]
 800d150:	460b      	mov	r3, r1
 800d152:	807b      	strh	r3, [r7, #2]
 800d154:	4613      	mov	r3, r2
 800d156:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d158:	883b      	ldrh	r3, [r7, #0]
 800d15a:	2b41      	cmp	r3, #65	@ 0x41
 800d15c:	d009      	beq.n	800d172 <pbuf_alloc_reference+0x2a>
 800d15e:	883b      	ldrh	r3, [r7, #0]
 800d160:	2b01      	cmp	r3, #1
 800d162:	d006      	beq.n	800d172 <pbuf_alloc_reference+0x2a>
 800d164:	4b0f      	ldr	r3, [pc, #60]	@ (800d1a4 <pbuf_alloc_reference+0x5c>)
 800d166:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800d16a:	490f      	ldr	r1, [pc, #60]	@ (800d1a8 <pbuf_alloc_reference+0x60>)
 800d16c:	480f      	ldr	r0, [pc, #60]	@ (800d1ac <pbuf_alloc_reference+0x64>)
 800d16e:	f009 fd9b 	bl	8016ca8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d172:	200c      	movs	r0, #12
 800d174:	f7ff fabc 	bl	800c6f0 <memp_malloc>
 800d178:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d101      	bne.n	800d184 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d180:	2300      	movs	r3, #0
 800d182:	e00b      	b.n	800d19c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d184:	8879      	ldrh	r1, [r7, #2]
 800d186:	887a      	ldrh	r2, [r7, #2]
 800d188:	2300      	movs	r3, #0
 800d18a:	9301      	str	r3, [sp, #4]
 800d18c:	883b      	ldrh	r3, [r7, #0]
 800d18e:	9300      	str	r3, [sp, #0]
 800d190:	460b      	mov	r3, r1
 800d192:	6879      	ldr	r1, [r7, #4]
 800d194:	68f8      	ldr	r0, [r7, #12]
 800d196:	f7ff feb7 	bl	800cf08 <pbuf_init_alloced_pbuf>
  return p;
 800d19a:	68fb      	ldr	r3, [r7, #12]
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	3710      	adds	r7, #16
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}
 800d1a4:	08018c20 	.word	0x08018c20
 800d1a8:	08018d24 	.word	0x08018d24
 800d1ac:	08018c80 	.word	0x08018c80

0800d1b0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b088      	sub	sp, #32
 800d1b4:	af02      	add	r7, sp, #8
 800d1b6:	607b      	str	r3, [r7, #4]
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	73fb      	strb	r3, [r7, #15]
 800d1bc:	460b      	mov	r3, r1
 800d1be:	81bb      	strh	r3, [r7, #12]
 800d1c0:	4613      	mov	r3, r2
 800d1c2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d1c4:	7bfb      	ldrb	r3, [r7, #15]
 800d1c6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d1c8:	8a7b      	ldrh	r3, [r7, #18]
 800d1ca:	3303      	adds	r3, #3
 800d1cc:	f023 0203 	bic.w	r2, r3, #3
 800d1d0:	89bb      	ldrh	r3, [r7, #12]
 800d1d2:	441a      	add	r2, r3
 800d1d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d901      	bls.n	800d1de <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	e018      	b.n	800d210 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d1de:	6a3b      	ldr	r3, [r7, #32]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d007      	beq.n	800d1f4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d1e4:	8a7b      	ldrh	r3, [r7, #18]
 800d1e6:	3303      	adds	r3, #3
 800d1e8:	f023 0303 	bic.w	r3, r3, #3
 800d1ec:	6a3a      	ldr	r2, [r7, #32]
 800d1ee:	4413      	add	r3, r2
 800d1f0:	617b      	str	r3, [r7, #20]
 800d1f2:	e001      	b.n	800d1f8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	89b9      	ldrh	r1, [r7, #12]
 800d1fc:	89ba      	ldrh	r2, [r7, #12]
 800d1fe:	2302      	movs	r3, #2
 800d200:	9301      	str	r3, [sp, #4]
 800d202:	897b      	ldrh	r3, [r7, #10]
 800d204:	9300      	str	r3, [sp, #0]
 800d206:	460b      	mov	r3, r1
 800d208:	6979      	ldr	r1, [r7, #20]
 800d20a:	f7ff fe7d 	bl	800cf08 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d20e:	687b      	ldr	r3, [r7, #4]
}
 800d210:	4618      	mov	r0, r3
 800d212:	3718      	adds	r7, #24
 800d214:	46bd      	mov	sp, r7
 800d216:	bd80      	pop	{r7, pc}

0800d218 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b084      	sub	sp, #16
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	460b      	mov	r3, r1
 800d222:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d106      	bne.n	800d238 <pbuf_realloc+0x20>
 800d22a:	4b3a      	ldr	r3, [pc, #232]	@ (800d314 <pbuf_realloc+0xfc>)
 800d22c:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800d230:	4939      	ldr	r1, [pc, #228]	@ (800d318 <pbuf_realloc+0x100>)
 800d232:	483a      	ldr	r0, [pc, #232]	@ (800d31c <pbuf_realloc+0x104>)
 800d234:	f009 fd38 	bl	8016ca8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	891b      	ldrh	r3, [r3, #8]
 800d23c:	887a      	ldrh	r2, [r7, #2]
 800d23e:	429a      	cmp	r2, r3
 800d240:	d263      	bcs.n	800d30a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	891a      	ldrh	r2, [r3, #8]
 800d246:	887b      	ldrh	r3, [r7, #2]
 800d248:	1ad3      	subs	r3, r2, r3
 800d24a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d24c:	887b      	ldrh	r3, [r7, #2]
 800d24e:	817b      	strh	r3, [r7, #10]
  q = p;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d254:	e018      	b.n	800d288 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	895b      	ldrh	r3, [r3, #10]
 800d25a:	897a      	ldrh	r2, [r7, #10]
 800d25c:	1ad3      	subs	r3, r2, r3
 800d25e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	891a      	ldrh	r2, [r3, #8]
 800d264:	893b      	ldrh	r3, [r7, #8]
 800d266:	1ad3      	subs	r3, r2, r3
 800d268:	b29a      	uxth	r2, r3
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d106      	bne.n	800d288 <pbuf_realloc+0x70>
 800d27a:	4b26      	ldr	r3, [pc, #152]	@ (800d314 <pbuf_realloc+0xfc>)
 800d27c:	f240 12af 	movw	r2, #431	@ 0x1af
 800d280:	4927      	ldr	r1, [pc, #156]	@ (800d320 <pbuf_realloc+0x108>)
 800d282:	4826      	ldr	r0, [pc, #152]	@ (800d31c <pbuf_realloc+0x104>)
 800d284:	f009 fd10 	bl	8016ca8 <iprintf>
  while (rem_len > q->len) {
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	895b      	ldrh	r3, [r3, #10]
 800d28c:	897a      	ldrh	r2, [r7, #10]
 800d28e:	429a      	cmp	r2, r3
 800d290:	d8e1      	bhi.n	800d256 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	7b1b      	ldrb	r3, [r3, #12]
 800d296:	f003 030f 	and.w	r3, r3, #15
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d121      	bne.n	800d2e2 <pbuf_realloc+0xca>
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	895b      	ldrh	r3, [r3, #10]
 800d2a2:	897a      	ldrh	r2, [r7, #10]
 800d2a4:	429a      	cmp	r2, r3
 800d2a6:	d01c      	beq.n	800d2e2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	7b5b      	ldrb	r3, [r3, #13]
 800d2ac:	f003 0302 	and.w	r3, r3, #2
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d116      	bne.n	800d2e2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	685a      	ldr	r2, [r3, #4]
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	1ad3      	subs	r3, r2, r3
 800d2bc:	b29a      	uxth	r2, r3
 800d2be:	897b      	ldrh	r3, [r7, #10]
 800d2c0:	4413      	add	r3, r2
 800d2c2:	b29b      	uxth	r3, r3
 800d2c4:	4619      	mov	r1, r3
 800d2c6:	68f8      	ldr	r0, [r7, #12]
 800d2c8:	f7fe ff64 	bl	800c194 <mem_trim>
 800d2cc:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d106      	bne.n	800d2e2 <pbuf_realloc+0xca>
 800d2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800d314 <pbuf_realloc+0xfc>)
 800d2d6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800d2da:	4912      	ldr	r1, [pc, #72]	@ (800d324 <pbuf_realloc+0x10c>)
 800d2dc:	480f      	ldr	r0, [pc, #60]	@ (800d31c <pbuf_realloc+0x104>)
 800d2de:	f009 fce3 	bl	8016ca8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	897a      	ldrh	r2, [r7, #10]
 800d2e6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	895a      	ldrh	r2, [r3, #10]
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d004      	beq.n	800d302 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f000 f911 	bl	800d524 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2200      	movs	r2, #0
 800d306:	601a      	str	r2, [r3, #0]
 800d308:	e000      	b.n	800d30c <pbuf_realloc+0xf4>
    return;
 800d30a:	bf00      	nop

}
 800d30c:	3710      	adds	r7, #16
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}
 800d312:	bf00      	nop
 800d314:	08018c20 	.word	0x08018c20
 800d318:	08018d38 	.word	0x08018d38
 800d31c:	08018c80 	.word	0x08018c80
 800d320:	08018d50 	.word	0x08018d50
 800d324:	08018d68 	.word	0x08018d68

0800d328 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b086      	sub	sp, #24
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	60f8      	str	r0, [r7, #12]
 800d330:	60b9      	str	r1, [r7, #8]
 800d332:	4613      	mov	r3, r2
 800d334:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d106      	bne.n	800d34a <pbuf_add_header_impl+0x22>
 800d33c:	4b2b      	ldr	r3, [pc, #172]	@ (800d3ec <pbuf_add_header_impl+0xc4>)
 800d33e:	f240 12df 	movw	r2, #479	@ 0x1df
 800d342:	492b      	ldr	r1, [pc, #172]	@ (800d3f0 <pbuf_add_header_impl+0xc8>)
 800d344:	482b      	ldr	r0, [pc, #172]	@ (800d3f4 <pbuf_add_header_impl+0xcc>)
 800d346:	f009 fcaf 	bl	8016ca8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d003      	beq.n	800d358 <pbuf_add_header_impl+0x30>
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d356:	d301      	bcc.n	800d35c <pbuf_add_header_impl+0x34>
    return 1;
 800d358:	2301      	movs	r3, #1
 800d35a:	e043      	b.n	800d3e4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d101      	bne.n	800d366 <pbuf_add_header_impl+0x3e>
    return 0;
 800d362:	2300      	movs	r3, #0
 800d364:	e03e      	b.n	800d3e4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	891a      	ldrh	r2, [r3, #8]
 800d36e:	8a7b      	ldrh	r3, [r7, #18]
 800d370:	4413      	add	r3, r2
 800d372:	b29b      	uxth	r3, r3
 800d374:	8a7a      	ldrh	r2, [r7, #18]
 800d376:	429a      	cmp	r2, r3
 800d378:	d901      	bls.n	800d37e <pbuf_add_header_impl+0x56>
    return 1;
 800d37a:	2301      	movs	r3, #1
 800d37c:	e032      	b.n	800d3e4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	7b1b      	ldrb	r3, [r3, #12]
 800d382:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800d384:	8a3b      	ldrh	r3, [r7, #16]
 800d386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00c      	beq.n	800d3a8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	685a      	ldr	r2, [r3, #4]
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	425b      	negs	r3, r3
 800d396:	4413      	add	r3, r2
 800d398:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	3310      	adds	r3, #16
 800d39e:	697a      	ldr	r2, [r7, #20]
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d20d      	bcs.n	800d3c0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	e01d      	b.n	800d3e4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800d3a8:	79fb      	ldrb	r3, [r7, #7]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d006      	beq.n	800d3bc <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	685a      	ldr	r2, [r3, #4]
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	425b      	negs	r3, r3
 800d3b6:	4413      	add	r3, r2
 800d3b8:	617b      	str	r3, [r7, #20]
 800d3ba:	e001      	b.n	800d3c0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d3bc:	2301      	movs	r3, #1
 800d3be:	e011      	b.n	800d3e4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	697a      	ldr	r2, [r7, #20]
 800d3c4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	895a      	ldrh	r2, [r3, #10]
 800d3ca:	8a7b      	ldrh	r3, [r7, #18]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	b29a      	uxth	r2, r3
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	891a      	ldrh	r2, [r3, #8]
 800d3d8:	8a7b      	ldrh	r3, [r7, #18]
 800d3da:	4413      	add	r3, r2
 800d3dc:	b29a      	uxth	r2, r3
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	811a      	strh	r2, [r3, #8]


  return 0;
 800d3e2:	2300      	movs	r3, #0
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3718      	adds	r7, #24
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}
 800d3ec:	08018c20 	.word	0x08018c20
 800d3f0:	08018d84 	.word	0x08018d84
 800d3f4:	08018c80 	.word	0x08018c80

0800d3f8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b082      	sub	sp, #8
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800d402:	2200      	movs	r2, #0
 800d404:	6839      	ldr	r1, [r7, #0]
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f7ff ff8e 	bl	800d328 <pbuf_add_header_impl>
 800d40c:	4603      	mov	r3, r0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3708      	adds	r7, #8
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
	...

0800d418 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b084      	sub	sp, #16
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d106      	bne.n	800d436 <pbuf_remove_header+0x1e>
 800d428:	4b20      	ldr	r3, [pc, #128]	@ (800d4ac <pbuf_remove_header+0x94>)
 800d42a:	f240 224b 	movw	r2, #587	@ 0x24b
 800d42e:	4920      	ldr	r1, [pc, #128]	@ (800d4b0 <pbuf_remove_header+0x98>)
 800d430:	4820      	ldr	r0, [pc, #128]	@ (800d4b4 <pbuf_remove_header+0x9c>)
 800d432:	f009 fc39 	bl	8016ca8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d003      	beq.n	800d444 <pbuf_remove_header+0x2c>
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d442:	d301      	bcc.n	800d448 <pbuf_remove_header+0x30>
    return 1;
 800d444:	2301      	movs	r3, #1
 800d446:	e02c      	b.n	800d4a2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800d448:	683b      	ldr	r3, [r7, #0]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d101      	bne.n	800d452 <pbuf_remove_header+0x3a>
    return 0;
 800d44e:	2300      	movs	r3, #0
 800d450:	e027      	b.n	800d4a2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	895b      	ldrh	r3, [r3, #10]
 800d45a:	89fa      	ldrh	r2, [r7, #14]
 800d45c:	429a      	cmp	r2, r3
 800d45e:	d908      	bls.n	800d472 <pbuf_remove_header+0x5a>
 800d460:	4b12      	ldr	r3, [pc, #72]	@ (800d4ac <pbuf_remove_header+0x94>)
 800d462:	f240 2255 	movw	r2, #597	@ 0x255
 800d466:	4914      	ldr	r1, [pc, #80]	@ (800d4b8 <pbuf_remove_header+0xa0>)
 800d468:	4812      	ldr	r0, [pc, #72]	@ (800d4b4 <pbuf_remove_header+0x9c>)
 800d46a:	f009 fc1d 	bl	8016ca8 <iprintf>
 800d46e:	2301      	movs	r3, #1
 800d470:	e017      	b.n	800d4a2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	685a      	ldr	r2, [r3, #4]
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	441a      	add	r2, r3
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	895a      	ldrh	r2, [r3, #10]
 800d488:	89fb      	ldrh	r3, [r7, #14]
 800d48a:	1ad3      	subs	r3, r2, r3
 800d48c:	b29a      	uxth	r2, r3
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	891a      	ldrh	r2, [r3, #8]
 800d496:	89fb      	ldrh	r3, [r7, #14]
 800d498:	1ad3      	subs	r3, r2, r3
 800d49a:	b29a      	uxth	r2, r3
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d4a0:	2300      	movs	r3, #0
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	3710      	adds	r7, #16
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}
 800d4aa:	bf00      	nop
 800d4ac:	08018c20 	.word	0x08018c20
 800d4b0:	08018d84 	.word	0x08018d84
 800d4b4:	08018c80 	.word	0x08018c80
 800d4b8:	08018d90 	.word	0x08018d90

0800d4bc <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b082      	sub	sp, #8
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	807b      	strh	r3, [r7, #2]
 800d4c8:	4613      	mov	r3, r2
 800d4ca:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d4cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	da08      	bge.n	800d4e6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d4d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d4d8:	425b      	negs	r3, r3
 800d4da:	4619      	mov	r1, r3
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	f7ff ff9b 	bl	800d418 <pbuf_remove_header>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	e007      	b.n	800d4f6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d4e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d4ea:	787a      	ldrb	r2, [r7, #1]
 800d4ec:	4619      	mov	r1, r3
 800d4ee:	6878      	ldr	r0, [r7, #4]
 800d4f0:	f7ff ff1a 	bl	800d328 <pbuf_add_header_impl>
 800d4f4:	4603      	mov	r3, r0
  }
}
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	3708      	adds	r7, #8
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bd80      	pop	{r7, pc}

0800d4fe <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d4fe:	b580      	push	{r7, lr}
 800d500:	b082      	sub	sp, #8
 800d502:	af00      	add	r7, sp, #0
 800d504:	6078      	str	r0, [r7, #4]
 800d506:	460b      	mov	r3, r1
 800d508:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d50a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d50e:	2201      	movs	r2, #1
 800d510:	4619      	mov	r1, r3
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f7ff ffd2 	bl	800d4bc <pbuf_header_impl>
 800d518:	4603      	mov	r3, r0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3708      	adds	r7, #8
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
	...

0800d524 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b088      	sub	sp, #32
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d10b      	bne.n	800d54a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d106      	bne.n	800d546 <pbuf_free+0x22>
 800d538:	4b3b      	ldr	r3, [pc, #236]	@ (800d628 <pbuf_free+0x104>)
 800d53a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800d53e:	493b      	ldr	r1, [pc, #236]	@ (800d62c <pbuf_free+0x108>)
 800d540:	483b      	ldr	r0, [pc, #236]	@ (800d630 <pbuf_free+0x10c>)
 800d542:	f009 fbb1 	bl	8016ca8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d546:	2300      	movs	r3, #0
 800d548:	e069      	b.n	800d61e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d54a:	2300      	movs	r3, #0
 800d54c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d54e:	e062      	b.n	800d616 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d550:	f009 fa8c 	bl	8016a6c <sys_arch_protect>
 800d554:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	7b9b      	ldrb	r3, [r3, #14]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d106      	bne.n	800d56c <pbuf_free+0x48>
 800d55e:	4b32      	ldr	r3, [pc, #200]	@ (800d628 <pbuf_free+0x104>)
 800d560:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800d564:	4933      	ldr	r1, [pc, #204]	@ (800d634 <pbuf_free+0x110>)
 800d566:	4832      	ldr	r0, [pc, #200]	@ (800d630 <pbuf_free+0x10c>)
 800d568:	f009 fb9e 	bl	8016ca8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	7b9b      	ldrb	r3, [r3, #14]
 800d570:	3b01      	subs	r3, #1
 800d572:	b2da      	uxtb	r2, r3
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	739a      	strb	r2, [r3, #14]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	7b9b      	ldrb	r3, [r3, #14]
 800d57c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d57e:	69b8      	ldr	r0, [r7, #24]
 800d580:	f009 fa82 	bl	8016a88 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d584:	7dfb      	ldrb	r3, [r7, #23]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d143      	bne.n	800d612 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	7b1b      	ldrb	r3, [r3, #12]
 800d594:	f003 030f 	and.w	r3, r3, #15
 800d598:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	7b5b      	ldrb	r3, [r3, #13]
 800d59e:	f003 0302 	and.w	r3, r3, #2
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d011      	beq.n	800d5ca <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	691b      	ldr	r3, [r3, #16]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d106      	bne.n	800d5c0 <pbuf_free+0x9c>
 800d5b2:	4b1d      	ldr	r3, [pc, #116]	@ (800d628 <pbuf_free+0x104>)
 800d5b4:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800d5b8:	491f      	ldr	r1, [pc, #124]	@ (800d638 <pbuf_free+0x114>)
 800d5ba:	481d      	ldr	r0, [pc, #116]	@ (800d630 <pbuf_free+0x10c>)
 800d5bc:	f009 fb74 	bl	8016ca8 <iprintf>
        pc->custom_free_function(p);
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	691b      	ldr	r3, [r3, #16]
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	4798      	blx	r3
 800d5c8:	e01d      	b.n	800d606 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d5ca:	7bfb      	ldrb	r3, [r7, #15]
 800d5cc:	2b02      	cmp	r3, #2
 800d5ce:	d104      	bne.n	800d5da <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d5d0:	6879      	ldr	r1, [r7, #4]
 800d5d2:	200d      	movs	r0, #13
 800d5d4:	f7ff f902 	bl	800c7dc <memp_free>
 800d5d8:	e015      	b.n	800d606 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d5da:	7bfb      	ldrb	r3, [r7, #15]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d104      	bne.n	800d5ea <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	200c      	movs	r0, #12
 800d5e4:	f7ff f8fa 	bl	800c7dc <memp_free>
 800d5e8:	e00d      	b.n	800d606 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d5ea:	7bfb      	ldrb	r3, [r7, #15]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d103      	bne.n	800d5f8 <pbuf_free+0xd4>
          mem_free(p);
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f7fe fd3f 	bl	800c074 <mem_free>
 800d5f6:	e006      	b.n	800d606 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d5f8:	4b0b      	ldr	r3, [pc, #44]	@ (800d628 <pbuf_free+0x104>)
 800d5fa:	f240 320f 	movw	r2, #783	@ 0x30f
 800d5fe:	490f      	ldr	r1, [pc, #60]	@ (800d63c <pbuf_free+0x118>)
 800d600:	480b      	ldr	r0, [pc, #44]	@ (800d630 <pbuf_free+0x10c>)
 800d602:	f009 fb51 	bl	8016ca8 <iprintf>
        }
      }
      count++;
 800d606:	7ffb      	ldrb	r3, [r7, #31]
 800d608:	3301      	adds	r3, #1
 800d60a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	607b      	str	r3, [r7, #4]
 800d610:	e001      	b.n	800d616 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d612:	2300      	movs	r3, #0
 800d614:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d199      	bne.n	800d550 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d61c:	7ffb      	ldrb	r3, [r7, #31]
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3720      	adds	r7, #32
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	08018c20 	.word	0x08018c20
 800d62c:	08018d84 	.word	0x08018d84
 800d630:	08018c80 	.word	0x08018c80
 800d634:	08018db0 	.word	0x08018db0
 800d638:	08018dc8 	.word	0x08018dc8
 800d63c:	08018dec 	.word	0x08018dec

0800d640 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d640:	b480      	push	{r7}
 800d642:	b085      	sub	sp, #20
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d648:	2300      	movs	r3, #0
 800d64a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d64c:	e005      	b.n	800d65a <pbuf_clen+0x1a>
    ++len;
 800d64e:	89fb      	ldrh	r3, [r7, #14]
 800d650:	3301      	adds	r3, #1
 800d652:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d1f6      	bne.n	800d64e <pbuf_clen+0xe>
  }
  return len;
 800d660:	89fb      	ldrh	r3, [r7, #14]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3714      	adds	r7, #20
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr
	...

0800d670 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d016      	beq.n	800d6ac <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d67e:	f009 f9f5 	bl	8016a6c <sys_arch_protect>
 800d682:	60f8      	str	r0, [r7, #12]
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	7b9b      	ldrb	r3, [r3, #14]
 800d688:	3301      	adds	r3, #1
 800d68a:	b2da      	uxtb	r2, r3
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	739a      	strb	r2, [r3, #14]
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f009 f9f9 	bl	8016a88 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	7b9b      	ldrb	r3, [r3, #14]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d106      	bne.n	800d6ac <pbuf_ref+0x3c>
 800d69e:	4b05      	ldr	r3, [pc, #20]	@ (800d6b4 <pbuf_ref+0x44>)
 800d6a0:	f240 3242 	movw	r2, #834	@ 0x342
 800d6a4:	4904      	ldr	r1, [pc, #16]	@ (800d6b8 <pbuf_ref+0x48>)
 800d6a6:	4805      	ldr	r0, [pc, #20]	@ (800d6bc <pbuf_ref+0x4c>)
 800d6a8:	f009 fafe 	bl	8016ca8 <iprintf>
  }
}
 800d6ac:	bf00      	nop
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	08018c20 	.word	0x08018c20
 800d6b8:	08018e00 	.word	0x08018e00
 800d6bc:	08018c80 	.word	0x08018c80

0800d6c0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b084      	sub	sp, #16
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d002      	beq.n	800d6d6 <pbuf_cat+0x16>
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d107      	bne.n	800d6e6 <pbuf_cat+0x26>
 800d6d6:	4b20      	ldr	r3, [pc, #128]	@ (800d758 <pbuf_cat+0x98>)
 800d6d8:	f240 3259 	movw	r2, #857	@ 0x359
 800d6dc:	491f      	ldr	r1, [pc, #124]	@ (800d75c <pbuf_cat+0x9c>)
 800d6de:	4820      	ldr	r0, [pc, #128]	@ (800d760 <pbuf_cat+0xa0>)
 800d6e0:	f009 fae2 	bl	8016ca8 <iprintf>
 800d6e4:	e034      	b.n	800d750 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	60fb      	str	r3, [r7, #12]
 800d6ea:	e00a      	b.n	800d702 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	891a      	ldrh	r2, [r3, #8]
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	891b      	ldrh	r3, [r3, #8]
 800d6f4:	4413      	add	r3, r2
 800d6f6:	b29a      	uxth	r2, r3
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	60fb      	str	r3, [r7, #12]
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d1f0      	bne.n	800d6ec <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	891a      	ldrh	r2, [r3, #8]
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	895b      	ldrh	r3, [r3, #10]
 800d712:	429a      	cmp	r2, r3
 800d714:	d006      	beq.n	800d724 <pbuf_cat+0x64>
 800d716:	4b10      	ldr	r3, [pc, #64]	@ (800d758 <pbuf_cat+0x98>)
 800d718:	f240 3262 	movw	r2, #866	@ 0x362
 800d71c:	4911      	ldr	r1, [pc, #68]	@ (800d764 <pbuf_cat+0xa4>)
 800d71e:	4810      	ldr	r0, [pc, #64]	@ (800d760 <pbuf_cat+0xa0>)
 800d720:	f009 fac2 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d006      	beq.n	800d73a <pbuf_cat+0x7a>
 800d72c:	4b0a      	ldr	r3, [pc, #40]	@ (800d758 <pbuf_cat+0x98>)
 800d72e:	f240 3263 	movw	r2, #867	@ 0x363
 800d732:	490d      	ldr	r1, [pc, #52]	@ (800d768 <pbuf_cat+0xa8>)
 800d734:	480a      	ldr	r0, [pc, #40]	@ (800d760 <pbuf_cat+0xa0>)
 800d736:	f009 fab7 	bl	8016ca8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	891a      	ldrh	r2, [r3, #8]
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	891b      	ldrh	r3, [r3, #8]
 800d742:	4413      	add	r3, r2
 800d744:	b29a      	uxth	r2, r3
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	683a      	ldr	r2, [r7, #0]
 800d74e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
 800d756:	bf00      	nop
 800d758:	08018c20 	.word	0x08018c20
 800d75c:	08018e14 	.word	0x08018e14
 800d760:	08018c80 	.word	0x08018c80
 800d764:	08018e4c 	.word	0x08018e4c
 800d768:	08018e7c 	.word	0x08018e7c

0800d76c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b082      	sub	sp, #8
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
 800d774:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800d776:	6839      	ldr	r1, [r7, #0]
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f7ff ffa1 	bl	800d6c0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d77e:	6838      	ldr	r0, [r7, #0]
 800d780:	f7ff ff76 	bl	800d670 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d784:	bf00      	nop
 800d786:	3708      	adds	r7, #8
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b086      	sub	sp, #24
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800d796:	2300      	movs	r3, #0
 800d798:	617b      	str	r3, [r7, #20]
 800d79a:	2300      	movs	r3, #0
 800d79c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d008      	beq.n	800d7b6 <pbuf_copy+0x2a>
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d005      	beq.n	800d7b6 <pbuf_copy+0x2a>
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	891a      	ldrh	r2, [r3, #8]
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	891b      	ldrh	r3, [r3, #8]
 800d7b2:	429a      	cmp	r2, r3
 800d7b4:	d209      	bcs.n	800d7ca <pbuf_copy+0x3e>
 800d7b6:	4b57      	ldr	r3, [pc, #348]	@ (800d914 <pbuf_copy+0x188>)
 800d7b8:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800d7bc:	4956      	ldr	r1, [pc, #344]	@ (800d918 <pbuf_copy+0x18c>)
 800d7be:	4857      	ldr	r0, [pc, #348]	@ (800d91c <pbuf_copy+0x190>)
 800d7c0:	f009 fa72 	bl	8016ca8 <iprintf>
 800d7c4:	f06f 030f 	mvn.w	r3, #15
 800d7c8:	e09f      	b.n	800d90a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	895b      	ldrh	r3, [r3, #10]
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	1ad2      	subs	r2, r2, r3
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	895b      	ldrh	r3, [r3, #10]
 800d7d8:	4619      	mov	r1, r3
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	1acb      	subs	r3, r1, r3
 800d7de:	429a      	cmp	r2, r3
 800d7e0:	d306      	bcc.n	800d7f0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	895b      	ldrh	r3, [r3, #10]
 800d7e6:	461a      	mov	r2, r3
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	1ad3      	subs	r3, r2, r3
 800d7ec:	60fb      	str	r3, [r7, #12]
 800d7ee:	e005      	b.n	800d7fc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	895b      	ldrh	r3, [r3, #10]
 800d7f4:	461a      	mov	r2, r3
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	1ad3      	subs	r3, r2, r3
 800d7fa:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	685a      	ldr	r2, [r3, #4]
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	18d0      	adds	r0, r2, r3
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	685a      	ldr	r2, [r3, #4]
 800d808:	693b      	ldr	r3, [r7, #16]
 800d80a:	4413      	add	r3, r2
 800d80c:	68fa      	ldr	r2, [r7, #12]
 800d80e:	4619      	mov	r1, r3
 800d810:	f009 fcd3 	bl	80171ba <memcpy>
    offset_to += len;
 800d814:	697a      	ldr	r2, [r7, #20]
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	4413      	add	r3, r2
 800d81a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800d81c:	693a      	ldr	r2, [r7, #16]
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	4413      	add	r3, r2
 800d822:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	895b      	ldrh	r3, [r3, #10]
 800d828:	461a      	mov	r2, r3
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d906      	bls.n	800d83e <pbuf_copy+0xb2>
 800d830:	4b38      	ldr	r3, [pc, #224]	@ (800d914 <pbuf_copy+0x188>)
 800d832:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800d836:	493a      	ldr	r1, [pc, #232]	@ (800d920 <pbuf_copy+0x194>)
 800d838:	4838      	ldr	r0, [pc, #224]	@ (800d91c <pbuf_copy+0x190>)
 800d83a:	f009 fa35 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	895b      	ldrh	r3, [r3, #10]
 800d842:	461a      	mov	r2, r3
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	4293      	cmp	r3, r2
 800d848:	d906      	bls.n	800d858 <pbuf_copy+0xcc>
 800d84a:	4b32      	ldr	r3, [pc, #200]	@ (800d914 <pbuf_copy+0x188>)
 800d84c:	f240 32da 	movw	r2, #986	@ 0x3da
 800d850:	4934      	ldr	r1, [pc, #208]	@ (800d924 <pbuf_copy+0x198>)
 800d852:	4832      	ldr	r0, [pc, #200]	@ (800d91c <pbuf_copy+0x190>)
 800d854:	f009 fa28 	bl	8016ca8 <iprintf>
    if (offset_from >= p_from->len) {
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	895b      	ldrh	r3, [r3, #10]
 800d85c:	461a      	mov	r2, r3
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	4293      	cmp	r3, r2
 800d862:	d304      	bcc.n	800d86e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d864:	2300      	movs	r3, #0
 800d866:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	895b      	ldrh	r3, [r3, #10]
 800d872:	461a      	mov	r2, r3
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	4293      	cmp	r3, r2
 800d878:	d114      	bne.n	800d8a4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d87a:	2300      	movs	r3, #0
 800d87c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d10c      	bne.n	800d8a4 <pbuf_copy+0x118>
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d009      	beq.n	800d8a4 <pbuf_copy+0x118>
 800d890:	4b20      	ldr	r3, [pc, #128]	@ (800d914 <pbuf_copy+0x188>)
 800d892:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800d896:	4924      	ldr	r1, [pc, #144]	@ (800d928 <pbuf_copy+0x19c>)
 800d898:	4820      	ldr	r0, [pc, #128]	@ (800d91c <pbuf_copy+0x190>)
 800d89a:	f009 fa05 	bl	8016ca8 <iprintf>
 800d89e:	f06f 030f 	mvn.w	r3, #15
 800d8a2:	e032      	b.n	800d90a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d013      	beq.n	800d8d2 <pbuf_copy+0x146>
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	895a      	ldrh	r2, [r3, #10]
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	891b      	ldrh	r3, [r3, #8]
 800d8b2:	429a      	cmp	r2, r3
 800d8b4:	d10d      	bne.n	800d8d2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d009      	beq.n	800d8d2 <pbuf_copy+0x146>
 800d8be:	4b15      	ldr	r3, [pc, #84]	@ (800d914 <pbuf_copy+0x188>)
 800d8c0:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d8c4:	4919      	ldr	r1, [pc, #100]	@ (800d92c <pbuf_copy+0x1a0>)
 800d8c6:	4815      	ldr	r0, [pc, #84]	@ (800d91c <pbuf_copy+0x190>)
 800d8c8:	f009 f9ee 	bl	8016ca8 <iprintf>
 800d8cc:	f06f 0305 	mvn.w	r3, #5
 800d8d0:	e01b      	b.n	800d90a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d013      	beq.n	800d900 <pbuf_copy+0x174>
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	895a      	ldrh	r2, [r3, #10]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	891b      	ldrh	r3, [r3, #8]
 800d8e0:	429a      	cmp	r2, r3
 800d8e2:	d10d      	bne.n	800d900 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d009      	beq.n	800d900 <pbuf_copy+0x174>
 800d8ec:	4b09      	ldr	r3, [pc, #36]	@ (800d914 <pbuf_copy+0x188>)
 800d8ee:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d8f2:	490e      	ldr	r1, [pc, #56]	@ (800d92c <pbuf_copy+0x1a0>)
 800d8f4:	4809      	ldr	r0, [pc, #36]	@ (800d91c <pbuf_copy+0x190>)
 800d8f6:	f009 f9d7 	bl	8016ca8 <iprintf>
 800d8fa:	f06f 0305 	mvn.w	r3, #5
 800d8fe:	e004      	b.n	800d90a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	2b00      	cmp	r3, #0
 800d904:	f47f af61 	bne.w	800d7ca <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d908:	2300      	movs	r3, #0
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3718      	adds	r7, #24
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
 800d912:	bf00      	nop
 800d914:	08018c20 	.word	0x08018c20
 800d918:	08018ec8 	.word	0x08018ec8
 800d91c:	08018c80 	.word	0x08018c80
 800d920:	08018ef8 	.word	0x08018ef8
 800d924:	08018f10 	.word	0x08018f10
 800d928:	08018f2c 	.word	0x08018f2c
 800d92c:	08018f3c 	.word	0x08018f3c

0800d930 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b088      	sub	sp, #32
 800d934:	af00      	add	r7, sp, #0
 800d936:	60f8      	str	r0, [r7, #12]
 800d938:	60b9      	str	r1, [r7, #8]
 800d93a:	4611      	mov	r1, r2
 800d93c:	461a      	mov	r2, r3
 800d93e:	460b      	mov	r3, r1
 800d940:	80fb      	strh	r3, [r7, #6]
 800d942:	4613      	mov	r3, r2
 800d944:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d946:	2300      	movs	r3, #0
 800d948:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d94a:	2300      	movs	r3, #0
 800d94c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d108      	bne.n	800d966 <pbuf_copy_partial+0x36>
 800d954:	4b2b      	ldr	r3, [pc, #172]	@ (800da04 <pbuf_copy_partial+0xd4>)
 800d956:	f240 420a 	movw	r2, #1034	@ 0x40a
 800d95a:	492b      	ldr	r1, [pc, #172]	@ (800da08 <pbuf_copy_partial+0xd8>)
 800d95c:	482b      	ldr	r0, [pc, #172]	@ (800da0c <pbuf_copy_partial+0xdc>)
 800d95e:	f009 f9a3 	bl	8016ca8 <iprintf>
 800d962:	2300      	movs	r3, #0
 800d964:	e04a      	b.n	800d9fc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d966:	68bb      	ldr	r3, [r7, #8]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d108      	bne.n	800d97e <pbuf_copy_partial+0x4e>
 800d96c:	4b25      	ldr	r3, [pc, #148]	@ (800da04 <pbuf_copy_partial+0xd4>)
 800d96e:	f240 420b 	movw	r2, #1035	@ 0x40b
 800d972:	4927      	ldr	r1, [pc, #156]	@ (800da10 <pbuf_copy_partial+0xe0>)
 800d974:	4825      	ldr	r0, [pc, #148]	@ (800da0c <pbuf_copy_partial+0xdc>)
 800d976:	f009 f997 	bl	8016ca8 <iprintf>
 800d97a:	2300      	movs	r3, #0
 800d97c:	e03e      	b.n	800d9fc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	61fb      	str	r3, [r7, #28]
 800d982:	e034      	b.n	800d9ee <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d984:	88bb      	ldrh	r3, [r7, #4]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d00a      	beq.n	800d9a0 <pbuf_copy_partial+0x70>
 800d98a:	69fb      	ldr	r3, [r7, #28]
 800d98c:	895b      	ldrh	r3, [r3, #10]
 800d98e:	88ba      	ldrh	r2, [r7, #4]
 800d990:	429a      	cmp	r2, r3
 800d992:	d305      	bcc.n	800d9a0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d994:	69fb      	ldr	r3, [r7, #28]
 800d996:	895b      	ldrh	r3, [r3, #10]
 800d998:	88ba      	ldrh	r2, [r7, #4]
 800d99a:	1ad3      	subs	r3, r2, r3
 800d99c:	80bb      	strh	r3, [r7, #4]
 800d99e:	e023      	b.n	800d9e8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d9a0:	69fb      	ldr	r3, [r7, #28]
 800d9a2:	895a      	ldrh	r2, [r3, #10]
 800d9a4:	88bb      	ldrh	r3, [r7, #4]
 800d9a6:	1ad3      	subs	r3, r2, r3
 800d9a8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d9aa:	8b3a      	ldrh	r2, [r7, #24]
 800d9ac:	88fb      	ldrh	r3, [r7, #6]
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	d901      	bls.n	800d9b6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d9b2:	88fb      	ldrh	r3, [r7, #6]
 800d9b4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d9b6:	8b7b      	ldrh	r3, [r7, #26]
 800d9b8:	68ba      	ldr	r2, [r7, #8]
 800d9ba:	18d0      	adds	r0, r2, r3
 800d9bc:	69fb      	ldr	r3, [r7, #28]
 800d9be:	685a      	ldr	r2, [r3, #4]
 800d9c0:	88bb      	ldrh	r3, [r7, #4]
 800d9c2:	4413      	add	r3, r2
 800d9c4:	8b3a      	ldrh	r2, [r7, #24]
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	f009 fbf7 	bl	80171ba <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d9cc:	8afa      	ldrh	r2, [r7, #22]
 800d9ce:	8b3b      	ldrh	r3, [r7, #24]
 800d9d0:	4413      	add	r3, r2
 800d9d2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d9d4:	8b7a      	ldrh	r2, [r7, #26]
 800d9d6:	8b3b      	ldrh	r3, [r7, #24]
 800d9d8:	4413      	add	r3, r2
 800d9da:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d9dc:	88fa      	ldrh	r2, [r7, #6]
 800d9de:	8b3b      	ldrh	r3, [r7, #24]
 800d9e0:	1ad3      	subs	r3, r2, r3
 800d9e2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d9e8:	69fb      	ldr	r3, [r7, #28]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	61fb      	str	r3, [r7, #28]
 800d9ee:	88fb      	ldrh	r3, [r7, #6]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d002      	beq.n	800d9fa <pbuf_copy_partial+0xca>
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d1c4      	bne.n	800d984 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d9fa:	8afb      	ldrh	r3, [r7, #22]
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	3720      	adds	r7, #32
 800da00:	46bd      	mov	sp, r7
 800da02:	bd80      	pop	{r7, pc}
 800da04:	08018c20 	.word	0x08018c20
 800da08:	08018f68 	.word	0x08018f68
 800da0c:	08018c80 	.word	0x08018c80
 800da10:	08018f88 	.word	0x08018f88

0800da14 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800da14:	b480      	push	{r7}
 800da16:	b087      	sub	sp, #28
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	460b      	mov	r3, r1
 800da1e:	607a      	str	r2, [r7, #4]
 800da20:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 800da22:	897b      	ldrh	r3, [r7, #10]
 800da24:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 800da2a:	e007      	b.n	800da3c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	895b      	ldrh	r3, [r3, #10]
 800da30:	8afa      	ldrh	r2, [r7, #22]
 800da32:	1ad3      	subs	r3, r2, r3
 800da34:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 800da36:	693b      	ldr	r3, [r7, #16]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d004      	beq.n	800da4c <pbuf_skip_const+0x38>
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	895b      	ldrh	r3, [r3, #10]
 800da46:	8afa      	ldrh	r2, [r7, #22]
 800da48:	429a      	cmp	r2, r3
 800da4a:	d2ef      	bcs.n	800da2c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d002      	beq.n	800da58 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	8afa      	ldrh	r2, [r7, #22]
 800da56:	801a      	strh	r2, [r3, #0]
  }
  return q;
 800da58:	693b      	ldr	r3, [r7, #16]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	371c      	adds	r7, #28
 800da5e:	46bd      	mov	sp, r7
 800da60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da64:	4770      	bx	lr

0800da66 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800da66:	b580      	push	{r7, lr}
 800da68:	b086      	sub	sp, #24
 800da6a:	af00      	add	r7, sp, #0
 800da6c:	60f8      	str	r0, [r7, #12]
 800da6e:	460b      	mov	r3, r1
 800da70:	607a      	str	r2, [r7, #4]
 800da72:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 800da74:	897b      	ldrh	r3, [r7, #10]
 800da76:	687a      	ldr	r2, [r7, #4]
 800da78:	4619      	mov	r1, r3
 800da7a:	68f8      	ldr	r0, [r7, #12]
 800da7c:	f7ff ffca 	bl	800da14 <pbuf_skip_const>
 800da80:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 800da82:	697b      	ldr	r3, [r7, #20]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3718      	adds	r7, #24
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b088      	sub	sp, #32
 800da90:	af00      	add	r7, sp, #0
 800da92:	60f8      	str	r0, [r7, #12]
 800da94:	60b9      	str	r1, [r7, #8]
 800da96:	4613      	mov	r3, r2
 800da98:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800da9a:	88fb      	ldrh	r3, [r7, #6]
 800da9c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800da9e:	2300      	movs	r3, #0
 800daa0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d109      	bne.n	800dabc <pbuf_take+0x30>
 800daa8:	4b3a      	ldr	r3, [pc, #232]	@ (800db94 <pbuf_take+0x108>)
 800daaa:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800daae:	493a      	ldr	r1, [pc, #232]	@ (800db98 <pbuf_take+0x10c>)
 800dab0:	483a      	ldr	r0, [pc, #232]	@ (800db9c <pbuf_take+0x110>)
 800dab2:	f009 f8f9 	bl	8016ca8 <iprintf>
 800dab6:	f06f 030f 	mvn.w	r3, #15
 800daba:	e067      	b.n	800db8c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d109      	bne.n	800dad6 <pbuf_take+0x4a>
 800dac2:	4b34      	ldr	r3, [pc, #208]	@ (800db94 <pbuf_take+0x108>)
 800dac4:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800dac8:	4935      	ldr	r1, [pc, #212]	@ (800dba0 <pbuf_take+0x114>)
 800daca:	4834      	ldr	r0, [pc, #208]	@ (800db9c <pbuf_take+0x110>)
 800dacc:	f009 f8ec 	bl	8016ca8 <iprintf>
 800dad0:	f06f 030f 	mvn.w	r3, #15
 800dad4:	e05a      	b.n	800db8c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	891b      	ldrh	r3, [r3, #8]
 800dada:	88fa      	ldrh	r2, [r7, #6]
 800dadc:	429a      	cmp	r2, r3
 800dade:	d909      	bls.n	800daf4 <pbuf_take+0x68>
 800dae0:	4b2c      	ldr	r3, [pc, #176]	@ (800db94 <pbuf_take+0x108>)
 800dae2:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800dae6:	492f      	ldr	r1, [pc, #188]	@ (800dba4 <pbuf_take+0x118>)
 800dae8:	482c      	ldr	r0, [pc, #176]	@ (800db9c <pbuf_take+0x110>)
 800daea:	f009 f8dd 	bl	8016ca8 <iprintf>
 800daee:	f04f 33ff 	mov.w	r3, #4294967295
 800daf2:	e04b      	b.n	800db8c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d007      	beq.n	800db0a <pbuf_take+0x7e>
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d004      	beq.n	800db0a <pbuf_take+0x7e>
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	891b      	ldrh	r3, [r3, #8]
 800db04:	88fa      	ldrh	r2, [r7, #6]
 800db06:	429a      	cmp	r2, r3
 800db08:	d902      	bls.n	800db10 <pbuf_take+0x84>
    return ERR_ARG;
 800db0a:	f06f 030f 	mvn.w	r3, #15
 800db0e:	e03d      	b.n	800db8c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	61fb      	str	r3, [r7, #28]
 800db14:	e028      	b.n	800db68 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800db16:	69fb      	ldr	r3, [r7, #28]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d106      	bne.n	800db2a <pbuf_take+0x9e>
 800db1c:	4b1d      	ldr	r3, [pc, #116]	@ (800db94 <pbuf_take+0x108>)
 800db1e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800db22:	4921      	ldr	r1, [pc, #132]	@ (800dba8 <pbuf_take+0x11c>)
 800db24:	481d      	ldr	r0, [pc, #116]	@ (800db9c <pbuf_take+0x110>)
 800db26:	f009 f8bf 	bl	8016ca8 <iprintf>
    buf_copy_len = total_copy_len;
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800db2e:	69fb      	ldr	r3, [r7, #28]
 800db30:	895b      	ldrh	r3, [r3, #10]
 800db32:	461a      	mov	r2, r3
 800db34:	69bb      	ldr	r3, [r7, #24]
 800db36:	4293      	cmp	r3, r2
 800db38:	d902      	bls.n	800db40 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	895b      	ldrh	r3, [r3, #10]
 800db3e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800db40:	69fb      	ldr	r3, [r7, #28]
 800db42:	6858      	ldr	r0, [r3, #4]
 800db44:	68ba      	ldr	r2, [r7, #8]
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	4413      	add	r3, r2
 800db4a:	69ba      	ldr	r2, [r7, #24]
 800db4c:	4619      	mov	r1, r3
 800db4e:	f009 fb34 	bl	80171ba <memcpy>
    total_copy_len -= buf_copy_len;
 800db52:	697a      	ldr	r2, [r7, #20]
 800db54:	69bb      	ldr	r3, [r7, #24]
 800db56:	1ad3      	subs	r3, r2, r3
 800db58:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800db5a:	693a      	ldr	r2, [r7, #16]
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	4413      	add	r3, r2
 800db60:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800db62:	69fb      	ldr	r3, [r7, #28]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	61fb      	str	r3, [r7, #28]
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d1d3      	bne.n	800db16 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d103      	bne.n	800db7c <pbuf_take+0xf0>
 800db74:	88fb      	ldrh	r3, [r7, #6]
 800db76:	693a      	ldr	r2, [r7, #16]
 800db78:	429a      	cmp	r2, r3
 800db7a:	d006      	beq.n	800db8a <pbuf_take+0xfe>
 800db7c:	4b05      	ldr	r3, [pc, #20]	@ (800db94 <pbuf_take+0x108>)
 800db7e:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800db82:	490a      	ldr	r1, [pc, #40]	@ (800dbac <pbuf_take+0x120>)
 800db84:	4805      	ldr	r0, [pc, #20]	@ (800db9c <pbuf_take+0x110>)
 800db86:	f009 f88f 	bl	8016ca8 <iprintf>
  return ERR_OK;
 800db8a:	2300      	movs	r3, #0
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3720      	adds	r7, #32
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}
 800db94:	08018c20 	.word	0x08018c20
 800db98:	08018ff8 	.word	0x08018ff8
 800db9c:	08018c80 	.word	0x08018c80
 800dba0:	08019010 	.word	0x08019010
 800dba4:	0801902c 	.word	0x0801902c
 800dba8:	0801904c 	.word	0x0801904c
 800dbac:	08019064 	.word	0x08019064

0800dbb0 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b088      	sub	sp, #32
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	60f8      	str	r0, [r7, #12]
 800dbb8:	60b9      	str	r1, [r7, #8]
 800dbba:	4611      	mov	r1, r2
 800dbbc:	461a      	mov	r2, r3
 800dbbe:	460b      	mov	r3, r1
 800dbc0:	80fb      	strh	r3, [r7, #6]
 800dbc2:	4613      	mov	r3, r2
 800dbc4:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 800dbc6:	f107 0210 	add.w	r2, r7, #16
 800dbca:	88bb      	ldrh	r3, [r7, #4]
 800dbcc:	4619      	mov	r1, r3
 800dbce:	68f8      	ldr	r0, [r7, #12]
 800dbd0:	f7ff ff49 	bl	800da66 <pbuf_skip>
 800dbd4:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800dbd6:	69fb      	ldr	r3, [r7, #28]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d047      	beq.n	800dc6c <pbuf_take_at+0xbc>
 800dbdc:	69fb      	ldr	r3, [r7, #28]
 800dbde:	891b      	ldrh	r3, [r3, #8]
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	8a3b      	ldrh	r3, [r7, #16]
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	88fb      	ldrh	r3, [r7, #6]
 800dbe8:	440b      	add	r3, r1
 800dbea:	429a      	cmp	r2, r3
 800dbec:	db3e      	blt.n	800dc6c <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 800dbee:	88fb      	ldrh	r3, [r7, #6]
 800dbf0:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 800dbf6:	69fb      	ldr	r3, [r7, #28]
 800dbf8:	895a      	ldrh	r2, [r3, #10]
 800dbfa:	8a3b      	ldrh	r3, [r7, #16]
 800dbfc:	429a      	cmp	r2, r3
 800dbfe:	d806      	bhi.n	800dc0e <pbuf_take_at+0x5e>
 800dc00:	4b1d      	ldr	r3, [pc, #116]	@ (800dc78 <pbuf_take_at+0xc8>)
 800dc02:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800dc06:	491d      	ldr	r1, [pc, #116]	@ (800dc7c <pbuf_take_at+0xcc>)
 800dc08:	481d      	ldr	r0, [pc, #116]	@ (800dc80 <pbuf_take_at+0xd0>)
 800dc0a:	f009 f84d 	bl	8016ca8 <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800dc0e:	69fb      	ldr	r3, [r7, #28]
 800dc10:	895b      	ldrh	r3, [r3, #10]
 800dc12:	461a      	mov	r2, r3
 800dc14:	8a3b      	ldrh	r3, [r7, #16]
 800dc16:	1ad2      	subs	r2, r2, r3
 800dc18:	88fb      	ldrh	r3, [r7, #6]
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	da05      	bge.n	800dc2a <pbuf_take_at+0x7a>
 800dc1e:	69fb      	ldr	r3, [r7, #28]
 800dc20:	895a      	ldrh	r2, [r3, #10]
 800dc22:	8a3b      	ldrh	r3, [r7, #16]
 800dc24:	1ad3      	subs	r3, r2, r3
 800dc26:	b29b      	uxth	r3, r3
 800dc28:	e000      	b.n	800dc2c <pbuf_take_at+0x7c>
 800dc2a:	88fb      	ldrh	r3, [r7, #6]
 800dc2c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800dc2e:	69fb      	ldr	r3, [r7, #28]
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	8a3a      	ldrh	r2, [r7, #16]
 800dc34:	4413      	add	r3, r2
 800dc36:	8a7a      	ldrh	r2, [r7, #18]
 800dc38:	68b9      	ldr	r1, [r7, #8]
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f009 fabd 	bl	80171ba <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800dc40:	8b7a      	ldrh	r2, [r7, #26]
 800dc42:	8a7b      	ldrh	r3, [r7, #18]
 800dc44:	1ad3      	subs	r3, r2, r3
 800dc46:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 800dc48:	8a7b      	ldrh	r3, [r7, #18]
 800dc4a:	697a      	ldr	r2, [r7, #20]
 800dc4c:	4413      	add	r3, r2
 800dc4e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 800dc50:	8b7b      	ldrh	r3, [r7, #26]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d008      	beq.n	800dc68 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800dc56:	69fb      	ldr	r3, [r7, #28]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	8b7a      	ldrh	r2, [r7, #26]
 800dc5c:	6979      	ldr	r1, [r7, #20]
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7ff ff14 	bl	800da8c <pbuf_take>
 800dc64:	4603      	mov	r3, r0
 800dc66:	e003      	b.n	800dc70 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 800dc68:	2300      	movs	r3, #0
 800dc6a:	e001      	b.n	800dc70 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 800dc6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	3720      	adds	r7, #32
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bd80      	pop	{r7, pc}
 800dc78:	08018c20 	.word	0x08018c20
 800dc7c:	0801907c 	.word	0x0801907c
 800dc80:	08018c80 	.word	0x08018c80

0800dc84 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b084      	sub	sp, #16
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	603a      	str	r2, [r7, #0]
 800dc8e:	71fb      	strb	r3, [r7, #7]
 800dc90:	460b      	mov	r3, r1
 800dc92:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	8919      	ldrh	r1, [r3, #8]
 800dc98:	88ba      	ldrh	r2, [r7, #4]
 800dc9a:	79fb      	ldrb	r3, [r7, #7]
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f7ff f95d 	bl	800cf5c <pbuf_alloc>
 800dca2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d101      	bne.n	800dcae <pbuf_clone+0x2a>
    return NULL;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	e011      	b.n	800dcd2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800dcae:	6839      	ldr	r1, [r7, #0]
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f7ff fd6b 	bl	800d78c <pbuf_copy>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800dcba:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d006      	beq.n	800dcd0 <pbuf_clone+0x4c>
 800dcc2:	4b06      	ldr	r3, [pc, #24]	@ (800dcdc <pbuf_clone+0x58>)
 800dcc4:	f240 5224 	movw	r2, #1316	@ 0x524
 800dcc8:	4905      	ldr	r1, [pc, #20]	@ (800dce0 <pbuf_clone+0x5c>)
 800dcca:	4806      	ldr	r0, [pc, #24]	@ (800dce4 <pbuf_clone+0x60>)
 800dccc:	f008 ffec 	bl	8016ca8 <iprintf>
  return q;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	3710      	adds	r7, #16
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}
 800dcda:	bf00      	nop
 800dcdc:	08018c20 	.word	0x08018c20
 800dce0:	08019094 	.word	0x08019094
 800dce4:	08018c80 	.word	0x08018c80

0800dce8 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	460b      	mov	r3, r1
 800dcf2:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 800dcf4:	f107 020a 	add.w	r2, r7, #10
 800dcf8:	887b      	ldrh	r3, [r7, #2]
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f7ff fe89 	bl	800da14 <pbuf_skip_const>
 800dd02:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d00a      	beq.n	800dd20 <pbuf_try_get_at+0x38>
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	895a      	ldrh	r2, [r3, #10]
 800dd0e:	897b      	ldrh	r3, [r7, #10]
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d905      	bls.n	800dd20 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	685b      	ldr	r3, [r3, #4]
 800dd18:	897a      	ldrh	r2, [r7, #10]
 800dd1a:	4413      	add	r3, r2
 800dd1c:	781b      	ldrb	r3, [r3, #0]
 800dd1e:	e001      	b.n	800dd24 <pbuf_try_get_at+0x3c>
  }
  return -1;
 800dd20:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	3710      	adds	r7, #16
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b084      	sub	sp, #16
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	460b      	mov	r3, r1
 800dd36:	807b      	strh	r3, [r7, #2]
 800dd38:	4613      	mov	r3, r2
 800dd3a:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 800dd3c:	f107 020a 	add.w	r2, r7, #10
 800dd40:	887b      	ldrh	r3, [r7, #2]
 800dd42:	4619      	mov	r1, r3
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f7ff fe8e 	bl	800da66 <pbuf_skip>
 800dd4a:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d00a      	beq.n	800dd68 <pbuf_put_at+0x3c>
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	895a      	ldrh	r2, [r3, #10]
 800dd56:	897b      	ldrh	r3, [r7, #10]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d905      	bls.n	800dd68 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	685b      	ldr	r3, [r3, #4]
 800dd60:	897a      	ldrh	r2, [r7, #10]
 800dd62:	4413      	add	r3, r2
 800dd64:	787a      	ldrb	r2, [r7, #1]
 800dd66:	701a      	strb	r2, [r3, #0]
  }
}
 800dd68:	bf00      	nop
 800dd6a:	3710      	adds	r7, #16
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bd80      	pop	{r7, pc}

0800dd70 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800dd74:	f008 fe98 	bl	8016aa8 <rand>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	b29b      	uxth	r3, r3
 800dd7c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800dd86:	b29a      	uxth	r2, r3
 800dd88:	4b01      	ldr	r3, [pc, #4]	@ (800dd90 <tcp_init+0x20>)
 800dd8a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800dd8c:	bf00      	nop
 800dd8e:	bd80      	pop	{r7, pc}
 800dd90:	20000024 	.word	0x20000024

0800dd94 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	7d1b      	ldrb	r3, [r3, #20]
 800dda0:	2b01      	cmp	r3, #1
 800dda2:	d105      	bne.n	800ddb0 <tcp_free+0x1c>
 800dda4:	4b06      	ldr	r3, [pc, #24]	@ (800ddc0 <tcp_free+0x2c>)
 800dda6:	22d4      	movs	r2, #212	@ 0xd4
 800dda8:	4906      	ldr	r1, [pc, #24]	@ (800ddc4 <tcp_free+0x30>)
 800ddaa:	4807      	ldr	r0, [pc, #28]	@ (800ddc8 <tcp_free+0x34>)
 800ddac:	f008 ff7c 	bl	8016ca8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ddb0:	6879      	ldr	r1, [r7, #4]
 800ddb2:	2001      	movs	r0, #1
 800ddb4:	f7fe fd12 	bl	800c7dc <memp_free>
}
 800ddb8:	bf00      	nop
 800ddba:	3708      	adds	r7, #8
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}
 800ddc0:	08019120 	.word	0x08019120
 800ddc4:	08019150 	.word	0x08019150
 800ddc8:	08019164 	.word	0x08019164

0800ddcc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b082      	sub	sp, #8
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	7d1b      	ldrb	r3, [r3, #20]
 800ddd8:	2b01      	cmp	r3, #1
 800ddda:	d105      	bne.n	800dde8 <tcp_free_listen+0x1c>
 800dddc:	4b06      	ldr	r3, [pc, #24]	@ (800ddf8 <tcp_free_listen+0x2c>)
 800ddde:	22df      	movs	r2, #223	@ 0xdf
 800dde0:	4906      	ldr	r1, [pc, #24]	@ (800ddfc <tcp_free_listen+0x30>)
 800dde2:	4807      	ldr	r0, [pc, #28]	@ (800de00 <tcp_free_listen+0x34>)
 800dde4:	f008 ff60 	bl	8016ca8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800dde8:	6879      	ldr	r1, [r7, #4]
 800ddea:	2002      	movs	r0, #2
 800ddec:	f7fe fcf6 	bl	800c7dc <memp_free>
}
 800ddf0:	bf00      	nop
 800ddf2:	3708      	adds	r7, #8
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd80      	pop	{r7, pc}
 800ddf8:	08019120 	.word	0x08019120
 800ddfc:	0801918c 	.word	0x0801918c
 800de00:	08019164 	.word	0x08019164

0800de04 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800de08:	f000 fea4 	bl	800eb54 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800de0c:	4b07      	ldr	r3, [pc, #28]	@ (800de2c <tcp_tmr+0x28>)
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	3301      	adds	r3, #1
 800de12:	b2da      	uxtb	r2, r3
 800de14:	4b05      	ldr	r3, [pc, #20]	@ (800de2c <tcp_tmr+0x28>)
 800de16:	701a      	strb	r2, [r3, #0]
 800de18:	4b04      	ldr	r3, [pc, #16]	@ (800de2c <tcp_tmr+0x28>)
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	f003 0301 	and.w	r3, r3, #1
 800de20:	2b00      	cmp	r3, #0
 800de22:	d001      	beq.n	800de28 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800de24:	f000 fb54 	bl	800e4d0 <tcp_slowtmr>
  }
}
 800de28:	bf00      	nop
 800de2a:	bd80      	pop	{r7, pc}
 800de2c:	2000c7ed 	.word	0x2000c7ed

0800de30 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b084      	sub	sp, #16
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
 800de38:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d105      	bne.n	800de4c <tcp_remove_listener+0x1c>
 800de40:	4b0d      	ldr	r3, [pc, #52]	@ (800de78 <tcp_remove_listener+0x48>)
 800de42:	22ff      	movs	r2, #255	@ 0xff
 800de44:	490d      	ldr	r1, [pc, #52]	@ (800de7c <tcp_remove_listener+0x4c>)
 800de46:	480e      	ldr	r0, [pc, #56]	@ (800de80 <tcp_remove_listener+0x50>)
 800de48:	f008 ff2e 	bl	8016ca8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	60fb      	str	r3, [r7, #12]
 800de50:	e00a      	b.n	800de68 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800de56:	683a      	ldr	r2, [r7, #0]
 800de58:	429a      	cmp	r2, r3
 800de5a:	d102      	bne.n	800de62 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2200      	movs	r2, #0
 800de60:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	68db      	ldr	r3, [r3, #12]
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d1f1      	bne.n	800de52 <tcp_remove_listener+0x22>
    }
  }
}
 800de6e:	bf00      	nop
 800de70:	bf00      	nop
 800de72:	3710      	adds	r7, #16
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}
 800de78:	08019120 	.word	0x08019120
 800de7c:	080191a8 	.word	0x080191a8
 800de80:	08019164 	.word	0x08019164

0800de84 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d106      	bne.n	800dea0 <tcp_listen_closed+0x1c>
 800de92:	4b14      	ldr	r3, [pc, #80]	@ (800dee4 <tcp_listen_closed+0x60>)
 800de94:	f240 1211 	movw	r2, #273	@ 0x111
 800de98:	4913      	ldr	r1, [pc, #76]	@ (800dee8 <tcp_listen_closed+0x64>)
 800de9a:	4814      	ldr	r0, [pc, #80]	@ (800deec <tcp_listen_closed+0x68>)
 800de9c:	f008 ff04 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	7d1b      	ldrb	r3, [r3, #20]
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d006      	beq.n	800deb6 <tcp_listen_closed+0x32>
 800dea8:	4b0e      	ldr	r3, [pc, #56]	@ (800dee4 <tcp_listen_closed+0x60>)
 800deaa:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800deae:	4910      	ldr	r1, [pc, #64]	@ (800def0 <tcp_listen_closed+0x6c>)
 800deb0:	480e      	ldr	r0, [pc, #56]	@ (800deec <tcp_listen_closed+0x68>)
 800deb2:	f008 fef9 	bl	8016ca8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800deb6:	2301      	movs	r3, #1
 800deb8:	60fb      	str	r3, [r7, #12]
 800deba:	e00b      	b.n	800ded4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800debc:	4a0d      	ldr	r2, [pc, #52]	@ (800def4 <tcp_listen_closed+0x70>)
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	6879      	ldr	r1, [r7, #4]
 800dec8:	4618      	mov	r0, r3
 800deca:	f7ff ffb1 	bl	800de30 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	3301      	adds	r3, #1
 800ded2:	60fb      	str	r3, [r7, #12]
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2b03      	cmp	r3, #3
 800ded8:	d9f0      	bls.n	800debc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800deda:	bf00      	nop
 800dedc:	bf00      	nop
 800dede:	3710      	adds	r7, #16
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}
 800dee4:	08019120 	.word	0x08019120
 800dee8:	080191d0 	.word	0x080191d0
 800deec:	08019164 	.word	0x08019164
 800def0:	080191dc 	.word	0x080191dc
 800def4:	0801b1c8 	.word	0x0801b1c8

0800def8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800def8:	b5b0      	push	{r4, r5, r7, lr}
 800defa:	b088      	sub	sp, #32
 800defc:	af04      	add	r7, sp, #16
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	460b      	mov	r3, r1
 800df02:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d106      	bne.n	800df18 <tcp_close_shutdown+0x20>
 800df0a:	4b63      	ldr	r3, [pc, #396]	@ (800e098 <tcp_close_shutdown+0x1a0>)
 800df0c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800df10:	4962      	ldr	r1, [pc, #392]	@ (800e09c <tcp_close_shutdown+0x1a4>)
 800df12:	4863      	ldr	r0, [pc, #396]	@ (800e0a0 <tcp_close_shutdown+0x1a8>)
 800df14:	f008 fec8 	bl	8016ca8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800df18:	78fb      	ldrb	r3, [r7, #3]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d066      	beq.n	800dfec <tcp_close_shutdown+0xf4>
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	7d1b      	ldrb	r3, [r3, #20]
 800df22:	2b04      	cmp	r3, #4
 800df24:	d003      	beq.n	800df2e <tcp_close_shutdown+0x36>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	7d1b      	ldrb	r3, [r3, #20]
 800df2a:	2b07      	cmp	r3, #7
 800df2c:	d15e      	bne.n	800dfec <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df32:	2b00      	cmp	r3, #0
 800df34:	d104      	bne.n	800df40 <tcp_close_shutdown+0x48>
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df3a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800df3e:	d055      	beq.n	800dfec <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	8b5b      	ldrh	r3, [r3, #26]
 800df44:	f003 0310 	and.w	r3, r3, #16
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d106      	bne.n	800df5a <tcp_close_shutdown+0x62>
 800df4c:	4b52      	ldr	r3, [pc, #328]	@ (800e098 <tcp_close_shutdown+0x1a0>)
 800df4e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800df52:	4954      	ldr	r1, [pc, #336]	@ (800e0a4 <tcp_close_shutdown+0x1ac>)
 800df54:	4852      	ldr	r0, [pc, #328]	@ (800e0a0 <tcp_close_shutdown+0x1a8>)
 800df56:	f008 fea7 	bl	8016ca8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800df62:	687d      	ldr	r5, [r7, #4]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	3304      	adds	r3, #4
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	8ad2      	ldrh	r2, [r2, #22]
 800df6c:	6879      	ldr	r1, [r7, #4]
 800df6e:	8b09      	ldrh	r1, [r1, #24]
 800df70:	9102      	str	r1, [sp, #8]
 800df72:	9201      	str	r2, [sp, #4]
 800df74:	9300      	str	r3, [sp, #0]
 800df76:	462b      	mov	r3, r5
 800df78:	4622      	mov	r2, r4
 800df7a:	4601      	mov	r1, r0
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f004 fe8d 	bl	8012c9c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800df82:	6878      	ldr	r0, [r7, #4]
 800df84:	f001 f8c8 	bl	800f118 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800df88:	4b47      	ldr	r3, [pc, #284]	@ (800e0a8 <tcp_close_shutdown+0x1b0>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	429a      	cmp	r2, r3
 800df90:	d105      	bne.n	800df9e <tcp_close_shutdown+0xa6>
 800df92:	4b45      	ldr	r3, [pc, #276]	@ (800e0a8 <tcp_close_shutdown+0x1b0>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	68db      	ldr	r3, [r3, #12]
 800df98:	4a43      	ldr	r2, [pc, #268]	@ (800e0a8 <tcp_close_shutdown+0x1b0>)
 800df9a:	6013      	str	r3, [r2, #0]
 800df9c:	e013      	b.n	800dfc6 <tcp_close_shutdown+0xce>
 800df9e:	4b42      	ldr	r3, [pc, #264]	@ (800e0a8 <tcp_close_shutdown+0x1b0>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	60fb      	str	r3, [r7, #12]
 800dfa4:	e00c      	b.n	800dfc0 <tcp_close_shutdown+0xc8>
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	68db      	ldr	r3, [r3, #12]
 800dfaa:	687a      	ldr	r2, [r7, #4]
 800dfac:	429a      	cmp	r2, r3
 800dfae:	d104      	bne.n	800dfba <tcp_close_shutdown+0xc2>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	68da      	ldr	r2, [r3, #12]
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	60da      	str	r2, [r3, #12]
 800dfb8:	e005      	b.n	800dfc6 <tcp_close_shutdown+0xce>
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	60fb      	str	r3, [r7, #12]
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d1ef      	bne.n	800dfa6 <tcp_close_shutdown+0xae>
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	60da      	str	r2, [r3, #12]
 800dfcc:	4b37      	ldr	r3, [pc, #220]	@ (800e0ac <tcp_close_shutdown+0x1b4>)
 800dfce:	2201      	movs	r2, #1
 800dfd0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800dfd2:	4b37      	ldr	r3, [pc, #220]	@ (800e0b0 <tcp_close_shutdown+0x1b8>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d102      	bne.n	800dfe2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800dfdc:	f003 fd5c 	bl	8011a98 <tcp_trigger_input_pcb_close>
 800dfe0:	e002      	b.n	800dfe8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800dfe2:	6878      	ldr	r0, [r7, #4]
 800dfe4:	f7ff fed6 	bl	800dd94 <tcp_free>
      }
      return ERR_OK;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	e050      	b.n	800e08e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	7d1b      	ldrb	r3, [r3, #20]
 800dff0:	2b02      	cmp	r3, #2
 800dff2:	d03b      	beq.n	800e06c <tcp_close_shutdown+0x174>
 800dff4:	2b02      	cmp	r3, #2
 800dff6:	dc44      	bgt.n	800e082 <tcp_close_shutdown+0x18a>
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d002      	beq.n	800e002 <tcp_close_shutdown+0x10a>
 800dffc:	2b01      	cmp	r3, #1
 800dffe:	d02a      	beq.n	800e056 <tcp_close_shutdown+0x15e>
 800e000:	e03f      	b.n	800e082 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	8adb      	ldrh	r3, [r3, #22]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d021      	beq.n	800e04e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e00a:	4b2a      	ldr	r3, [pc, #168]	@ (800e0b4 <tcp_close_shutdown+0x1bc>)
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	429a      	cmp	r2, r3
 800e012:	d105      	bne.n	800e020 <tcp_close_shutdown+0x128>
 800e014:	4b27      	ldr	r3, [pc, #156]	@ (800e0b4 <tcp_close_shutdown+0x1bc>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	4a26      	ldr	r2, [pc, #152]	@ (800e0b4 <tcp_close_shutdown+0x1bc>)
 800e01c:	6013      	str	r3, [r2, #0]
 800e01e:	e013      	b.n	800e048 <tcp_close_shutdown+0x150>
 800e020:	4b24      	ldr	r3, [pc, #144]	@ (800e0b4 <tcp_close_shutdown+0x1bc>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	60bb      	str	r3, [r7, #8]
 800e026:	e00c      	b.n	800e042 <tcp_close_shutdown+0x14a>
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	687a      	ldr	r2, [r7, #4]
 800e02e:	429a      	cmp	r2, r3
 800e030:	d104      	bne.n	800e03c <tcp_close_shutdown+0x144>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	68da      	ldr	r2, [r3, #12]
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	60da      	str	r2, [r3, #12]
 800e03a:	e005      	b.n	800e048 <tcp_close_shutdown+0x150>
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	68db      	ldr	r3, [r3, #12]
 800e040:	60bb      	str	r3, [r7, #8]
 800e042:	68bb      	ldr	r3, [r7, #8]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d1ef      	bne.n	800e028 <tcp_close_shutdown+0x130>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2200      	movs	r2, #0
 800e04c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f7ff fea0 	bl	800dd94 <tcp_free>
      break;
 800e054:	e01a      	b.n	800e08c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f7ff ff14 	bl	800de84 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e05c:	6879      	ldr	r1, [r7, #4]
 800e05e:	4816      	ldr	r0, [pc, #88]	@ (800e0b8 <tcp_close_shutdown+0x1c0>)
 800e060:	f001 f8aa 	bl	800f1b8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f7ff feb1 	bl	800ddcc <tcp_free_listen>
      break;
 800e06a:	e00f      	b.n	800e08c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e06c:	6879      	ldr	r1, [r7, #4]
 800e06e:	480e      	ldr	r0, [pc, #56]	@ (800e0a8 <tcp_close_shutdown+0x1b0>)
 800e070:	f001 f8a2 	bl	800f1b8 <tcp_pcb_remove>
 800e074:	4b0d      	ldr	r3, [pc, #52]	@ (800e0ac <tcp_close_shutdown+0x1b4>)
 800e076:	2201      	movs	r2, #1
 800e078:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	f7ff fe8a 	bl	800dd94 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e080:	e004      	b.n	800e08c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 f81a 	bl	800e0bc <tcp_close_shutdown_fin>
 800e088:	4603      	mov	r3, r0
 800e08a:	e000      	b.n	800e08e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800e08c:	2300      	movs	r3, #0
}
 800e08e:	4618      	mov	r0, r3
 800e090:	3710      	adds	r7, #16
 800e092:	46bd      	mov	sp, r7
 800e094:	bdb0      	pop	{r4, r5, r7, pc}
 800e096:	bf00      	nop
 800e098:	08019120 	.word	0x08019120
 800e09c:	080191f4 	.word	0x080191f4
 800e0a0:	08019164 	.word	0x08019164
 800e0a4:	08019214 	.word	0x08019214
 800e0a8:	2000c7e4 	.word	0x2000c7e4
 800e0ac:	2000c7ec 	.word	0x2000c7ec
 800e0b0:	2000c824 	.word	0x2000c824
 800e0b4:	2000c7dc 	.word	0x2000c7dc
 800e0b8:	2000c7e0 	.word	0x2000c7e0

0800e0bc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d106      	bne.n	800e0d8 <tcp_close_shutdown_fin+0x1c>
 800e0ca:	4b2e      	ldr	r3, [pc, #184]	@ (800e184 <tcp_close_shutdown_fin+0xc8>)
 800e0cc:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800e0d0:	492d      	ldr	r1, [pc, #180]	@ (800e188 <tcp_close_shutdown_fin+0xcc>)
 800e0d2:	482e      	ldr	r0, [pc, #184]	@ (800e18c <tcp_close_shutdown_fin+0xd0>)
 800e0d4:	f008 fde8 	bl	8016ca8 <iprintf>

  switch (pcb->state) {
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7d1b      	ldrb	r3, [r3, #20]
 800e0dc:	2b07      	cmp	r3, #7
 800e0de:	d020      	beq.n	800e122 <tcp_close_shutdown_fin+0x66>
 800e0e0:	2b07      	cmp	r3, #7
 800e0e2:	dc2b      	bgt.n	800e13c <tcp_close_shutdown_fin+0x80>
 800e0e4:	2b03      	cmp	r3, #3
 800e0e6:	d002      	beq.n	800e0ee <tcp_close_shutdown_fin+0x32>
 800e0e8:	2b04      	cmp	r3, #4
 800e0ea:	d00d      	beq.n	800e108 <tcp_close_shutdown_fin+0x4c>
 800e0ec:	e026      	b.n	800e13c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e0ee:	6878      	ldr	r0, [r7, #4]
 800e0f0:	f003 fee2 	bl	8011eb8 <tcp_send_fin>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e0f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d11f      	bne.n	800e140 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	2205      	movs	r2, #5
 800e104:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e106:	e01b      	b.n	800e140 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f003 fed5 	bl	8011eb8 <tcp_send_fin>
 800e10e:	4603      	mov	r3, r0
 800e110:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d114      	bne.n	800e144 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	2205      	movs	r2, #5
 800e11e:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e120:	e010      	b.n	800e144 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f003 fec8 	bl	8011eb8 <tcp_send_fin>
 800e128:	4603      	mov	r3, r0
 800e12a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e12c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d109      	bne.n	800e148 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2209      	movs	r2, #9
 800e138:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e13a:	e005      	b.n	800e148 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e13c:	2300      	movs	r3, #0
 800e13e:	e01c      	b.n	800e17a <tcp_close_shutdown_fin+0xbe>
      break;
 800e140:	bf00      	nop
 800e142:	e002      	b.n	800e14a <tcp_close_shutdown_fin+0x8e>
      break;
 800e144:	bf00      	nop
 800e146:	e000      	b.n	800e14a <tcp_close_shutdown_fin+0x8e>
      break;
 800e148:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e14a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d103      	bne.n	800e15a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e152:	6878      	ldr	r0, [r7, #4]
 800e154:	f003 ffee 	bl	8012134 <tcp_output>
 800e158:	e00d      	b.n	800e176 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e15a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e162:	d108      	bne.n	800e176 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	8b5b      	ldrh	r3, [r3, #26]
 800e168:	f043 0308 	orr.w	r3, r3, #8
 800e16c:	b29a      	uxth	r2, r3
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e172:	2300      	movs	r3, #0
 800e174:	e001      	b.n	800e17a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e176:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3710      	adds	r7, #16
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}
 800e182:	bf00      	nop
 800e184:	08019120 	.word	0x08019120
 800e188:	080191d0 	.word	0x080191d0
 800e18c:	08019164 	.word	0x08019164

0800e190 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b082      	sub	sp, #8
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d109      	bne.n	800e1b2 <tcp_close+0x22>
 800e19e:	4b0f      	ldr	r3, [pc, #60]	@ (800e1dc <tcp_close+0x4c>)
 800e1a0:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800e1a4:	490e      	ldr	r1, [pc, #56]	@ (800e1e0 <tcp_close+0x50>)
 800e1a6:	480f      	ldr	r0, [pc, #60]	@ (800e1e4 <tcp_close+0x54>)
 800e1a8:	f008 fd7e 	bl	8016ca8 <iprintf>
 800e1ac:	f06f 030f 	mvn.w	r3, #15
 800e1b0:	e00f      	b.n	800e1d2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	7d1b      	ldrb	r3, [r3, #20]
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d006      	beq.n	800e1c8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	8b5b      	ldrh	r3, [r3, #26]
 800e1be:	f043 0310 	orr.w	r3, r3, #16
 800e1c2:	b29a      	uxth	r2, r3
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e1c8:	2101      	movs	r1, #1
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f7ff fe94 	bl	800def8 <tcp_close_shutdown>
 800e1d0:	4603      	mov	r3, r0
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3708      	adds	r7, #8
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}
 800e1da:	bf00      	nop
 800e1dc:	08019120 	.word	0x08019120
 800e1e0:	08019230 	.word	0x08019230
 800e1e4:	08019164 	.word	0x08019164

0800e1e8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b08e      	sub	sp, #56	@ 0x38
 800e1ec:	af04      	add	r7, sp, #16
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d107      	bne.n	800e208 <tcp_abandon+0x20>
 800e1f8:	4b52      	ldr	r3, [pc, #328]	@ (800e344 <tcp_abandon+0x15c>)
 800e1fa:	f240 223d 	movw	r2, #573	@ 0x23d
 800e1fe:	4952      	ldr	r1, [pc, #328]	@ (800e348 <tcp_abandon+0x160>)
 800e200:	4852      	ldr	r0, [pc, #328]	@ (800e34c <tcp_abandon+0x164>)
 800e202:	f008 fd51 	bl	8016ca8 <iprintf>
 800e206:	e099      	b.n	800e33c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	7d1b      	ldrb	r3, [r3, #20]
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d106      	bne.n	800e21e <tcp_abandon+0x36>
 800e210:	4b4c      	ldr	r3, [pc, #304]	@ (800e344 <tcp_abandon+0x15c>)
 800e212:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800e216:	494e      	ldr	r1, [pc, #312]	@ (800e350 <tcp_abandon+0x168>)
 800e218:	484c      	ldr	r0, [pc, #304]	@ (800e34c <tcp_abandon+0x164>)
 800e21a:	f008 fd45 	bl	8016ca8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	7d1b      	ldrb	r3, [r3, #20]
 800e222:	2b0a      	cmp	r3, #10
 800e224:	d107      	bne.n	800e236 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e226:	6879      	ldr	r1, [r7, #4]
 800e228:	484a      	ldr	r0, [pc, #296]	@ (800e354 <tcp_abandon+0x16c>)
 800e22a:	f000 ffc5 	bl	800f1b8 <tcp_pcb_remove>
    tcp_free(pcb);
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f7ff fdb0 	bl	800dd94 <tcp_free>
 800e234:	e082      	b.n	800e33c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e236:	2300      	movs	r3, #0
 800e238:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800e23a:	2300      	movs	r3, #0
 800e23c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e242:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e248:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e250:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	691b      	ldr	r3, [r3, #16]
 800e256:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	7d1b      	ldrb	r3, [r3, #20]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d126      	bne.n	800e2ae <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	8adb      	ldrh	r3, [r3, #22]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d02e      	beq.n	800e2c6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e268:	4b3b      	ldr	r3, [pc, #236]	@ (800e358 <tcp_abandon+0x170>)
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	687a      	ldr	r2, [r7, #4]
 800e26e:	429a      	cmp	r2, r3
 800e270:	d105      	bne.n	800e27e <tcp_abandon+0x96>
 800e272:	4b39      	ldr	r3, [pc, #228]	@ (800e358 <tcp_abandon+0x170>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	68db      	ldr	r3, [r3, #12]
 800e278:	4a37      	ldr	r2, [pc, #220]	@ (800e358 <tcp_abandon+0x170>)
 800e27a:	6013      	str	r3, [r2, #0]
 800e27c:	e013      	b.n	800e2a6 <tcp_abandon+0xbe>
 800e27e:	4b36      	ldr	r3, [pc, #216]	@ (800e358 <tcp_abandon+0x170>)
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	61fb      	str	r3, [r7, #28]
 800e284:	e00c      	b.n	800e2a0 <tcp_abandon+0xb8>
 800e286:	69fb      	ldr	r3, [r7, #28]
 800e288:	68db      	ldr	r3, [r3, #12]
 800e28a:	687a      	ldr	r2, [r7, #4]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d104      	bne.n	800e29a <tcp_abandon+0xb2>
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	68da      	ldr	r2, [r3, #12]
 800e294:	69fb      	ldr	r3, [r7, #28]
 800e296:	60da      	str	r2, [r3, #12]
 800e298:	e005      	b.n	800e2a6 <tcp_abandon+0xbe>
 800e29a:	69fb      	ldr	r3, [r7, #28]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	61fb      	str	r3, [r7, #28]
 800e2a0:	69fb      	ldr	r3, [r7, #28]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d1ef      	bne.n	800e286 <tcp_abandon+0x9e>
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	60da      	str	r2, [r3, #12]
 800e2ac:	e00b      	b.n	800e2c6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	8adb      	ldrh	r3, [r3, #22]
 800e2b6:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e2b8:	6879      	ldr	r1, [r7, #4]
 800e2ba:	4828      	ldr	r0, [pc, #160]	@ (800e35c <tcp_abandon+0x174>)
 800e2bc:	f000 ff7c 	bl	800f1b8 <tcp_pcb_remove>
 800e2c0:	4b27      	ldr	r3, [pc, #156]	@ (800e360 <tcp_abandon+0x178>)
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d004      	beq.n	800e2d8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f000 fd1e 	bl	800ed14 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d004      	beq.n	800e2ea <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f000 fd15 	bl	800ed14 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d004      	beq.n	800e2fc <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f000 fd0c 	bl	800ed14 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800e2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d00e      	beq.n	800e320 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800e302:	6879      	ldr	r1, [r7, #4]
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	3304      	adds	r3, #4
 800e308:	687a      	ldr	r2, [r7, #4]
 800e30a:	8b12      	ldrh	r2, [r2, #24]
 800e30c:	9202      	str	r2, [sp, #8]
 800e30e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e310:	9201      	str	r2, [sp, #4]
 800e312:	9300      	str	r3, [sp, #0]
 800e314:	460b      	mov	r3, r1
 800e316:	697a      	ldr	r2, [r7, #20]
 800e318:	69b9      	ldr	r1, [r7, #24]
 800e31a:	6878      	ldr	r0, [r7, #4]
 800e31c:	f004 fcbe 	bl	8012c9c <tcp_rst>
    }
    last_state = pcb->state;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	7d1b      	ldrb	r3, [r3, #20]
 800e324:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f7ff fd34 	bl	800dd94 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800e32c:	693b      	ldr	r3, [r7, #16]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d004      	beq.n	800e33c <tcp_abandon+0x154>
 800e332:	693b      	ldr	r3, [r7, #16]
 800e334:	f06f 010c 	mvn.w	r1, #12
 800e338:	68f8      	ldr	r0, [r7, #12]
 800e33a:	4798      	blx	r3
  }
}
 800e33c:	3728      	adds	r7, #40	@ 0x28
 800e33e:	46bd      	mov	sp, r7
 800e340:	bd80      	pop	{r7, pc}
 800e342:	bf00      	nop
 800e344:	08019120 	.word	0x08019120
 800e348:	08019264 	.word	0x08019264
 800e34c:	08019164 	.word	0x08019164
 800e350:	08019280 	.word	0x08019280
 800e354:	2000c7e8 	.word	0x2000c7e8
 800e358:	2000c7dc 	.word	0x2000c7dc
 800e35c:	2000c7e4 	.word	0x2000c7e4
 800e360:	2000c7ec 	.word	0x2000c7ec

0800e364 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800e36c:	2101      	movs	r1, #1
 800e36e:	6878      	ldr	r0, [r7, #4]
 800e370:	f7ff ff3a 	bl	800e1e8 <tcp_abandon>
}
 800e374:	bf00      	nop
 800e376:	3708      	adds	r7, #8
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b084      	sub	sp, #16
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d106      	bne.n	800e398 <tcp_update_rcv_ann_wnd+0x1c>
 800e38a:	4b25      	ldr	r3, [pc, #148]	@ (800e420 <tcp_update_rcv_ann_wnd+0xa4>)
 800e38c:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800e390:	4924      	ldr	r1, [pc, #144]	@ (800e424 <tcp_update_rcv_ann_wnd+0xa8>)
 800e392:	4825      	ldr	r0, [pc, #148]	@ (800e428 <tcp_update_rcv_ann_wnd+0xac>)
 800e394:	f008 fc88 	bl	8016ca8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e39c:	687a      	ldr	r2, [r7, #4]
 800e39e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800e3a0:	4413      	add	r3, r2
 800e3a2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3a8:	687a      	ldr	r2, [r7, #4]
 800e3aa:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800e3ac:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800e3b0:	bf28      	it	cs
 800e3b2:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800e3b6:	b292      	uxth	r2, r2
 800e3b8:	4413      	add	r3, r2
 800e3ba:	68fa      	ldr	r2, [r7, #12]
 800e3bc:	1ad3      	subs	r3, r2, r3
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	db08      	blt.n	800e3d4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3ce:	68fa      	ldr	r2, [r7, #12]
 800e3d0:	1ad3      	subs	r3, r2, r3
 800e3d2:	e020      	b.n	800e416 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3dc:	1ad3      	subs	r3, r2, r3
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	dd03      	ble.n	800e3ea <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e3e8:	e014      	b.n	800e414 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3f2:	1ad3      	subs	r3, r2, r3
 800e3f4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3fc:	d306      	bcc.n	800e40c <tcp_update_rcv_ann_wnd+0x90>
 800e3fe:	4b08      	ldr	r3, [pc, #32]	@ (800e420 <tcp_update_rcv_ann_wnd+0xa4>)
 800e400:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800e404:	4909      	ldr	r1, [pc, #36]	@ (800e42c <tcp_update_rcv_ann_wnd+0xb0>)
 800e406:	4808      	ldr	r0, [pc, #32]	@ (800e428 <tcp_update_rcv_ann_wnd+0xac>)
 800e408:	f008 fc4e 	bl	8016ca8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	b29a      	uxth	r2, r3
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800e414:	2300      	movs	r3, #0
  }
}
 800e416:	4618      	mov	r0, r3
 800e418:	3710      	adds	r7, #16
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}
 800e41e:	bf00      	nop
 800e420:	08019120 	.word	0x08019120
 800e424:	0801937c 	.word	0x0801937c
 800e428:	08019164 	.word	0x08019164
 800e42c:	080193a0 	.word	0x080193a0

0800e430 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
 800e438:	460b      	mov	r3, r1
 800e43a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d107      	bne.n	800e452 <tcp_recved+0x22>
 800e442:	4b1f      	ldr	r3, [pc, #124]	@ (800e4c0 <tcp_recved+0x90>)
 800e444:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800e448:	491e      	ldr	r1, [pc, #120]	@ (800e4c4 <tcp_recved+0x94>)
 800e44a:	481f      	ldr	r0, [pc, #124]	@ (800e4c8 <tcp_recved+0x98>)
 800e44c:	f008 fc2c 	bl	8016ca8 <iprintf>
 800e450:	e032      	b.n	800e4b8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	7d1b      	ldrb	r3, [r3, #20]
 800e456:	2b01      	cmp	r3, #1
 800e458:	d106      	bne.n	800e468 <tcp_recved+0x38>
 800e45a:	4b19      	ldr	r3, [pc, #100]	@ (800e4c0 <tcp_recved+0x90>)
 800e45c:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800e460:	491a      	ldr	r1, [pc, #104]	@ (800e4cc <tcp_recved+0x9c>)
 800e462:	4819      	ldr	r0, [pc, #100]	@ (800e4c8 <tcp_recved+0x98>)
 800e464:	f008 fc20 	bl	8016ca8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800e46c:	887b      	ldrh	r3, [r7, #2]
 800e46e:	4413      	add	r3, r2
 800e470:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800e472:	89fb      	ldrh	r3, [r7, #14]
 800e474:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e478:	d804      	bhi.n	800e484 <tcp_recved+0x54>
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e47e:	89fa      	ldrh	r2, [r7, #14]
 800e480:	429a      	cmp	r2, r3
 800e482:	d204      	bcs.n	800e48e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e48a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800e48c:	e002      	b.n	800e494 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	89fa      	ldrh	r2, [r7, #14]
 800e492:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f7ff ff71 	bl	800e37c <tcp_update_rcv_ann_wnd>
 800e49a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800e4a2:	d309      	bcc.n	800e4b8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	8b5b      	ldrh	r3, [r3, #26]
 800e4a8:	f043 0302 	orr.w	r3, r3, #2
 800e4ac:	b29a      	uxth	r2, r3
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e4b2:	6878      	ldr	r0, [r7, #4]
 800e4b4:	f003 fe3e 	bl	8012134 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800e4b8:	3710      	adds	r7, #16
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	08019120 	.word	0x08019120
 800e4c4:	080193bc 	.word	0x080193bc
 800e4c8:	08019164 	.word	0x08019164
 800e4cc:	080193d4 	.word	0x080193d4

0800e4d0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e4d0:	b5b0      	push	{r4, r5, r7, lr}
 800e4d2:	b090      	sub	sp, #64	@ 0x40
 800e4d4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800e4dc:	4b95      	ldr	r3, [pc, #596]	@ (800e734 <tcp_slowtmr+0x264>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	4a94      	ldr	r2, [pc, #592]	@ (800e734 <tcp_slowtmr+0x264>)
 800e4e4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e4e6:	4b94      	ldr	r3, [pc, #592]	@ (800e738 <tcp_slowtmr+0x268>)
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	3301      	adds	r3, #1
 800e4ec:	b2da      	uxtb	r2, r3
 800e4ee:	4b92      	ldr	r3, [pc, #584]	@ (800e738 <tcp_slowtmr+0x268>)
 800e4f0:	701a      	strb	r2, [r3, #0]
 800e4f2:	e000      	b.n	800e4f6 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800e4f4:	bf00      	nop
  prev = NULL;
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800e4fa:	4b90      	ldr	r3, [pc, #576]	@ (800e73c <tcp_slowtmr+0x26c>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e500:	e29d      	b.n	800ea3e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e504:	7d1b      	ldrb	r3, [r3, #20]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d106      	bne.n	800e518 <tcp_slowtmr+0x48>
 800e50a:	4b8d      	ldr	r3, [pc, #564]	@ (800e740 <tcp_slowtmr+0x270>)
 800e50c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800e510:	498c      	ldr	r1, [pc, #560]	@ (800e744 <tcp_slowtmr+0x274>)
 800e512:	488d      	ldr	r0, [pc, #564]	@ (800e748 <tcp_slowtmr+0x278>)
 800e514:	f008 fbc8 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e51a:	7d1b      	ldrb	r3, [r3, #20]
 800e51c:	2b01      	cmp	r3, #1
 800e51e:	d106      	bne.n	800e52e <tcp_slowtmr+0x5e>
 800e520:	4b87      	ldr	r3, [pc, #540]	@ (800e740 <tcp_slowtmr+0x270>)
 800e522:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800e526:	4989      	ldr	r1, [pc, #548]	@ (800e74c <tcp_slowtmr+0x27c>)
 800e528:	4887      	ldr	r0, [pc, #540]	@ (800e748 <tcp_slowtmr+0x278>)
 800e52a:	f008 fbbd 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e530:	7d1b      	ldrb	r3, [r3, #20]
 800e532:	2b0a      	cmp	r3, #10
 800e534:	d106      	bne.n	800e544 <tcp_slowtmr+0x74>
 800e536:	4b82      	ldr	r3, [pc, #520]	@ (800e740 <tcp_slowtmr+0x270>)
 800e538:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800e53c:	4984      	ldr	r1, [pc, #528]	@ (800e750 <tcp_slowtmr+0x280>)
 800e53e:	4882      	ldr	r0, [pc, #520]	@ (800e748 <tcp_slowtmr+0x278>)
 800e540:	f008 fbb2 	bl	8016ca8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e546:	7f9a      	ldrb	r2, [r3, #30]
 800e548:	4b7b      	ldr	r3, [pc, #492]	@ (800e738 <tcp_slowtmr+0x268>)
 800e54a:	781b      	ldrb	r3, [r3, #0]
 800e54c:	429a      	cmp	r2, r3
 800e54e:	d105      	bne.n	800e55c <tcp_slowtmr+0x8c>
      prev = pcb;
 800e550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e552:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e556:	68db      	ldr	r3, [r3, #12]
 800e558:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800e55a:	e270      	b.n	800ea3e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800e55c:	4b76      	ldr	r3, [pc, #472]	@ (800e738 <tcp_slowtmr+0x268>)
 800e55e:	781a      	ldrb	r2, [r3, #0]
 800e560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e562:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800e564:	2300      	movs	r3, #0
 800e566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800e56a:	2300      	movs	r3, #0
 800e56c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e572:	7d1b      	ldrb	r3, [r3, #20]
 800e574:	2b02      	cmp	r3, #2
 800e576:	d10a      	bne.n	800e58e <tcp_slowtmr+0xbe>
 800e578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e57a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e57e:	2b05      	cmp	r3, #5
 800e580:	d905      	bls.n	800e58e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800e582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e586:	3301      	adds	r3, #1
 800e588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e58c:	e11e      	b.n	800e7cc <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e590:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e594:	2b0b      	cmp	r3, #11
 800e596:	d905      	bls.n	800e5a4 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800e598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e59c:	3301      	adds	r3, #1
 800e59e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e5a2:	e113      	b.n	800e7cc <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800e5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5a6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d075      	beq.n	800e69a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d006      	beq.n	800e5c4 <tcp_slowtmr+0xf4>
 800e5b6:	4b62      	ldr	r3, [pc, #392]	@ (800e740 <tcp_slowtmr+0x270>)
 800e5b8:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800e5bc:	4965      	ldr	r1, [pc, #404]	@ (800e754 <tcp_slowtmr+0x284>)
 800e5be:	4862      	ldr	r0, [pc, #392]	@ (800e748 <tcp_slowtmr+0x278>)
 800e5c0:	f008 fb72 	bl	8016ca8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d106      	bne.n	800e5da <tcp_slowtmr+0x10a>
 800e5cc:	4b5c      	ldr	r3, [pc, #368]	@ (800e740 <tcp_slowtmr+0x270>)
 800e5ce:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800e5d2:	4961      	ldr	r1, [pc, #388]	@ (800e758 <tcp_slowtmr+0x288>)
 800e5d4:	485c      	ldr	r0, [pc, #368]	@ (800e748 <tcp_slowtmr+0x278>)
 800e5d6:	f008 fb67 	bl	8016ca8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e5da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5dc:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800e5e0:	2b0b      	cmp	r3, #11
 800e5e2:	d905      	bls.n	800e5f0 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800e5e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e5e8:	3301      	adds	r3, #1
 800e5ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e5ee:	e0ed      	b.n	800e7cc <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5f2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	4a58      	ldr	r2, [pc, #352]	@ (800e75c <tcp_slowtmr+0x28c>)
 800e5fa:	5cd3      	ldrb	r3, [r2, r3]
 800e5fc:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e5fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e600:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e604:	7c7a      	ldrb	r2, [r7, #17]
 800e606:	429a      	cmp	r2, r3
 800e608:	d907      	bls.n	800e61a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800e60a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e60c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e610:	3301      	adds	r3, #1
 800e612:	b2da      	uxtb	r2, r3
 800e614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e616:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800e61a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e61c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e620:	7c7a      	ldrb	r2, [r7, #17]
 800e622:	429a      	cmp	r2, r3
 800e624:	f200 80d2 	bhi.w	800e7cc <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800e628:	2301      	movs	r3, #1
 800e62a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800e62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e62e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e632:	2b00      	cmp	r3, #0
 800e634:	d108      	bne.n	800e648 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e636:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e638:	f004 fc24 	bl	8012e84 <tcp_zero_window_probe>
 800e63c:	4603      	mov	r3, r0
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d014      	beq.n	800e66c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800e642:	2300      	movs	r3, #0
 800e644:	623b      	str	r3, [r7, #32]
 800e646:	e011      	b.n	800e66c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e64e:	4619      	mov	r1, r3
 800e650:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e652:	f003 fae9 	bl	8011c28 <tcp_split_unsent_seg>
 800e656:	4603      	mov	r3, r0
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d107      	bne.n	800e66c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800e65c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e65e:	f003 fd69 	bl	8012134 <tcp_output>
 800e662:	4603      	mov	r3, r0
 800e664:	2b00      	cmp	r3, #0
 800e666:	d101      	bne.n	800e66c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800e668:	2300      	movs	r3, #0
 800e66a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800e66c:	6a3b      	ldr	r3, [r7, #32]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	f000 80ac 	beq.w	800e7cc <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800e674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e676:	2200      	movs	r2, #0
 800e678:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e67e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e682:	2b06      	cmp	r3, #6
 800e684:	f200 80a2 	bhi.w	800e7cc <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800e688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e68a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e68e:	3301      	adds	r3, #1
 800e690:	b2da      	uxtb	r2, r3
 800e692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e694:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800e698:	e098      	b.n	800e7cc <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e69c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	db0f      	blt.n	800e6c4 <tcp_slowtmr+0x1f4>
 800e6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6a6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e6aa:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d008      	beq.n	800e6c4 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800e6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6b4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e6b8:	b29b      	uxth	r3, r3
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	b29b      	uxth	r3, r3
 800e6be:	b21a      	sxth	r2, r3
 800e6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6c2:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800e6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6c6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800e6ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6cc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	db7b      	blt.n	800e7cc <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e6d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e6d6:	f004 f821 	bl	801271c <tcp_rexmit_rto_prepare>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d007      	beq.n	800e6f0 <tcp_slowtmr+0x220>
 800e6e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d171      	bne.n	800e7cc <tcp_slowtmr+0x2fc>
 800e6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d06d      	beq.n	800e7cc <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800e6f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6f2:	7d1b      	ldrb	r3, [r3, #20]
 800e6f4:	2b02      	cmp	r3, #2
 800e6f6:	d03a      	beq.n	800e76e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e6fe:	2b0c      	cmp	r3, #12
 800e700:	bf28      	it	cs
 800e702:	230c      	movcs	r3, #12
 800e704:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e708:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800e70c:	10db      	asrs	r3, r3, #3
 800e70e:	b21b      	sxth	r3, r3
 800e710:	461a      	mov	r2, r3
 800e712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e714:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800e718:	4413      	add	r3, r2
 800e71a:	7efa      	ldrb	r2, [r7, #27]
 800e71c:	4910      	ldr	r1, [pc, #64]	@ (800e760 <tcp_slowtmr+0x290>)
 800e71e:	5c8a      	ldrb	r2, [r1, r2]
 800e720:	4093      	lsls	r3, r2
 800e722:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e724:	697b      	ldr	r3, [r7, #20]
 800e726:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800e72a:	4293      	cmp	r3, r2
 800e72c:	dc1a      	bgt.n	800e764 <tcp_slowtmr+0x294>
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	b21a      	sxth	r2, r3
 800e732:	e019      	b.n	800e768 <tcp_slowtmr+0x298>
 800e734:	2000c7d8 	.word	0x2000c7d8
 800e738:	2000c7ee 	.word	0x2000c7ee
 800e73c:	2000c7e4 	.word	0x2000c7e4
 800e740:	08019120 	.word	0x08019120
 800e744:	08019464 	.word	0x08019464
 800e748:	08019164 	.word	0x08019164
 800e74c:	08019490 	.word	0x08019490
 800e750:	080194bc 	.word	0x080194bc
 800e754:	080194ec 	.word	0x080194ec
 800e758:	08019520 	.word	0x08019520
 800e75c:	0801b1c0 	.word	0x0801b1c0
 800e760:	0801b1b0 	.word	0x0801b1b0
 800e764:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e76a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800e76e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e770:	2200      	movs	r2, #0
 800e772:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e776:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e77a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e77c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800e780:	4293      	cmp	r3, r2
 800e782:	bf28      	it	cs
 800e784:	4613      	movcs	r3, r2
 800e786:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e788:	8a7b      	ldrh	r3, [r7, #18]
 800e78a:	085b      	lsrs	r3, r3, #1
 800e78c:	b29a      	uxth	r2, r3
 800e78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e790:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e796:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800e79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e79c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e79e:	005b      	lsls	r3, r3, #1
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d206      	bcs.n	800e7b4 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e7a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e7aa:	005b      	lsls	r3, r3, #1
 800e7ac:	b29a      	uxth	r2, r3
 800e7ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7b0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800e7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7b6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800e7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ba:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800e7be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800e7c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e7c8:	f004 f818 	bl	80127fc <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800e7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ce:	7d1b      	ldrb	r3, [r3, #20]
 800e7d0:	2b06      	cmp	r3, #6
 800e7d2:	d111      	bne.n	800e7f8 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800e7d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7d6:	8b5b      	ldrh	r3, [r3, #26]
 800e7d8:	f003 0310 	and.w	r3, r3, #16
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d00b      	beq.n	800e7f8 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e7e0:	4b9c      	ldr	r3, [pc, #624]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e6:	6a1b      	ldr	r3, [r3, #32]
 800e7e8:	1ad3      	subs	r3, r2, r3
 800e7ea:	2b28      	cmp	r3, #40	@ 0x28
 800e7ec:	d904      	bls.n	800e7f8 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800e7ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e7f2:	3301      	adds	r3, #1
 800e7f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7fa:	7a5b      	ldrb	r3, [r3, #9]
 800e7fc:	f003 0308 	and.w	r3, r3, #8
 800e800:	2b00      	cmp	r3, #0
 800e802:	d04a      	beq.n	800e89a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e806:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e808:	2b04      	cmp	r3, #4
 800e80a:	d003      	beq.n	800e814 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800e80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e80e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e810:	2b07      	cmp	r3, #7
 800e812:	d142      	bne.n	800e89a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e814:	4b8f      	ldr	r3, [pc, #572]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e816:	681a      	ldr	r2, [r3, #0]
 800e818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e81a:	6a1b      	ldr	r3, [r3, #32]
 800e81c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e820:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e824:	4b8c      	ldr	r3, [pc, #560]	@ (800ea58 <tcp_slowtmr+0x588>)
 800e826:	440b      	add	r3, r1
 800e828:	498c      	ldr	r1, [pc, #560]	@ (800ea5c <tcp_slowtmr+0x58c>)
 800e82a:	fba1 1303 	umull	r1, r3, r1, r3
 800e82e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e830:	429a      	cmp	r2, r3
 800e832:	d90a      	bls.n	800e84a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e838:	3301      	adds	r3, #1
 800e83a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e83e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e842:	3301      	adds	r3, #1
 800e844:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e848:	e027      	b.n	800e89a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e84a:	4b82      	ldr	r3, [pc, #520]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e84c:	681a      	ldr	r2, [r3, #0]
 800e84e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e850:	6a1b      	ldr	r3, [r3, #32]
 800e852:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e856:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e85c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e860:	4618      	mov	r0, r3
 800e862:	4b7f      	ldr	r3, [pc, #508]	@ (800ea60 <tcp_slowtmr+0x590>)
 800e864:	fb00 f303 	mul.w	r3, r0, r3
 800e868:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e86a:	497c      	ldr	r1, [pc, #496]	@ (800ea5c <tcp_slowtmr+0x58c>)
 800e86c:	fba1 1303 	umull	r1, r3, r1, r3
 800e870:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e872:	429a      	cmp	r2, r3
 800e874:	d911      	bls.n	800e89a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e876:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e878:	f004 fac4 	bl	8012e04 <tcp_keepalive>
 800e87c:	4603      	mov	r3, r0
 800e87e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e882:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e886:	2b00      	cmp	r3, #0
 800e888:	d107      	bne.n	800e89a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e88a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e88c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e890:	3301      	adds	r3, #1
 800e892:	b2da      	uxtb	r2, r3
 800e894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e896:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e89a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e89c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d011      	beq.n	800e8c6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e8a2:	4b6c      	ldr	r3, [pc, #432]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e8a4:	681a      	ldr	r2, [r3, #0]
 800e8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8a8:	6a1b      	ldr	r3, [r3, #32]
 800e8aa:	1ad2      	subs	r2, r2, r3
 800e8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ae:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	005b      	lsls	r3, r3, #1
 800e8b8:	440b      	add	r3, r1
 800e8ba:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e8bc:	429a      	cmp	r2, r3
 800e8be:	d302      	bcc.n	800e8c6 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e8c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8c2:	f000 fddd 	bl	800f480 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8c8:	7d1b      	ldrb	r3, [r3, #20]
 800e8ca:	2b03      	cmp	r3, #3
 800e8cc:	d10b      	bne.n	800e8e6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e8ce:	4b61      	ldr	r3, [pc, #388]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e8d0:	681a      	ldr	r2, [r3, #0]
 800e8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d4:	6a1b      	ldr	r3, [r3, #32]
 800e8d6:	1ad3      	subs	r3, r2, r3
 800e8d8:	2b28      	cmp	r3, #40	@ 0x28
 800e8da:	d904      	bls.n	800e8e6 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e8dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8e8:	7d1b      	ldrb	r3, [r3, #20]
 800e8ea:	2b09      	cmp	r3, #9
 800e8ec:	d10b      	bne.n	800e906 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e8ee:	4b59      	ldr	r3, [pc, #356]	@ (800ea54 <tcp_slowtmr+0x584>)
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f4:	6a1b      	ldr	r3, [r3, #32]
 800e8f6:	1ad3      	subs	r3, r2, r3
 800e8f8:	2bf0      	cmp	r3, #240	@ 0xf0
 800e8fa:	d904      	bls.n	800e906 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e8fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e900:	3301      	adds	r3, #1
 800e902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e906:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d060      	beq.n	800e9d0 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e914:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e916:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e918:	f000 fbfe 	bl	800f118 <tcp_pcb_purge>
      if (prev != NULL) {
 800e91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d010      	beq.n	800e944 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e922:	4b50      	ldr	r3, [pc, #320]	@ (800ea64 <tcp_slowtmr+0x594>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e928:	429a      	cmp	r2, r3
 800e92a:	d106      	bne.n	800e93a <tcp_slowtmr+0x46a>
 800e92c:	4b4e      	ldr	r3, [pc, #312]	@ (800ea68 <tcp_slowtmr+0x598>)
 800e92e:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e932:	494e      	ldr	r1, [pc, #312]	@ (800ea6c <tcp_slowtmr+0x59c>)
 800e934:	484e      	ldr	r0, [pc, #312]	@ (800ea70 <tcp_slowtmr+0x5a0>)
 800e936:	f008 f9b7 	bl	8016ca8 <iprintf>
        prev->next = pcb->next;
 800e93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93c:	68da      	ldr	r2, [r3, #12]
 800e93e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e940:	60da      	str	r2, [r3, #12]
 800e942:	e00f      	b.n	800e964 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e944:	4b47      	ldr	r3, [pc, #284]	@ (800ea64 <tcp_slowtmr+0x594>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d006      	beq.n	800e95c <tcp_slowtmr+0x48c>
 800e94e:	4b46      	ldr	r3, [pc, #280]	@ (800ea68 <tcp_slowtmr+0x598>)
 800e950:	f240 5271 	movw	r2, #1393	@ 0x571
 800e954:	4947      	ldr	r1, [pc, #284]	@ (800ea74 <tcp_slowtmr+0x5a4>)
 800e956:	4846      	ldr	r0, [pc, #280]	@ (800ea70 <tcp_slowtmr+0x5a0>)
 800e958:	f008 f9a6 	bl	8016ca8 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e95e:	68db      	ldr	r3, [r3, #12]
 800e960:	4a40      	ldr	r2, [pc, #256]	@ (800ea64 <tcp_slowtmr+0x594>)
 800e962:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e964:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d013      	beq.n	800e994 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e96e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e972:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e974:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e978:	3304      	adds	r3, #4
 800e97a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e97c:	8ad2      	ldrh	r2, [r2, #22]
 800e97e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e980:	8b09      	ldrh	r1, [r1, #24]
 800e982:	9102      	str	r1, [sp, #8]
 800e984:	9201      	str	r2, [sp, #4]
 800e986:	9300      	str	r3, [sp, #0]
 800e988:	462b      	mov	r3, r5
 800e98a:	4622      	mov	r2, r4
 800e98c:	4601      	mov	r1, r0
 800e98e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e990:	f004 f984 	bl	8012c9c <tcp_rst>
      err_arg = pcb->callback_arg;
 800e994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e996:	691b      	ldr	r3, [r3, #16]
 800e998:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e99c:	7d1b      	ldrb	r3, [r3, #20]
 800e99e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a6:	68db      	ldr	r3, [r3, #12]
 800e9a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e9aa:	6838      	ldr	r0, [r7, #0]
 800e9ac:	f7ff f9f2 	bl	800dd94 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800e9b0:	4b31      	ldr	r3, [pc, #196]	@ (800ea78 <tcp_slowtmr+0x5a8>)
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d004      	beq.n	800e9c6 <tcp_slowtmr+0x4f6>
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	f06f 010c 	mvn.w	r1, #12
 800e9c2:	68b8      	ldr	r0, [r7, #8]
 800e9c4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e9c6:	4b2c      	ldr	r3, [pc, #176]	@ (800ea78 <tcp_slowtmr+0x5a8>)
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d037      	beq.n	800ea3e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e9ce:	e592      	b.n	800e4f6 <tcp_slowtmr+0x26>
      prev = pcb;
 800e9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9d6:	68db      	ldr	r3, [r3, #12]
 800e9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800e9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9dc:	7f1b      	ldrb	r3, [r3, #28]
 800e9de:	3301      	adds	r3, #1
 800e9e0:	b2da      	uxtb	r2, r3
 800e9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e8:	7f1a      	ldrb	r2, [r3, #28]
 800e9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ec:	7f5b      	ldrb	r3, [r3, #29]
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d325      	bcc.n	800ea3e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800e9f8:	4b1f      	ldr	r3, [pc, #124]	@ (800ea78 <tcp_slowtmr+0x5a8>)
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d00b      	beq.n	800ea20 <tcp_slowtmr+0x550>
 800ea08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea10:	6912      	ldr	r2, [r2, #16]
 800ea12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea14:	4610      	mov	r0, r2
 800ea16:	4798      	blx	r3
 800ea18:	4603      	mov	r3, r0
 800ea1a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800ea1e:	e002      	b.n	800ea26 <tcp_slowtmr+0x556>
 800ea20:	2300      	movs	r3, #0
 800ea22:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800ea26:	4b14      	ldr	r3, [pc, #80]	@ (800ea78 <tcp_slowtmr+0x5a8>)
 800ea28:	781b      	ldrb	r3, [r3, #0]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	f47f ad62 	bne.w	800e4f4 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800ea30:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d102      	bne.n	800ea3e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800ea38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea3a:	f003 fb7b 	bl	8012134 <tcp_output>
  while (pcb != NULL) {
 800ea3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	f47f ad5e 	bne.w	800e502 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800ea46:	2300      	movs	r3, #0
 800ea48:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800ea4a:	4b0c      	ldr	r3, [pc, #48]	@ (800ea7c <tcp_slowtmr+0x5ac>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800ea50:	e069      	b.n	800eb26 <tcp_slowtmr+0x656>
 800ea52:	bf00      	nop
 800ea54:	2000c7d8 	.word	0x2000c7d8
 800ea58:	000a4cb8 	.word	0x000a4cb8
 800ea5c:	10624dd3 	.word	0x10624dd3
 800ea60:	000124f8 	.word	0x000124f8
 800ea64:	2000c7e4 	.word	0x2000c7e4
 800ea68:	08019120 	.word	0x08019120
 800ea6c:	08019558 	.word	0x08019558
 800ea70:	08019164 	.word	0x08019164
 800ea74:	08019584 	.word	0x08019584
 800ea78:	2000c7ec 	.word	0x2000c7ec
 800ea7c:	2000c7e8 	.word	0x2000c7e8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ea80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea82:	7d1b      	ldrb	r3, [r3, #20]
 800ea84:	2b0a      	cmp	r3, #10
 800ea86:	d006      	beq.n	800ea96 <tcp_slowtmr+0x5c6>
 800ea88:	4b2b      	ldr	r3, [pc, #172]	@ (800eb38 <tcp_slowtmr+0x668>)
 800ea8a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800ea8e:	492b      	ldr	r1, [pc, #172]	@ (800eb3c <tcp_slowtmr+0x66c>)
 800ea90:	482b      	ldr	r0, [pc, #172]	@ (800eb40 <tcp_slowtmr+0x670>)
 800ea92:	f008 f909 	bl	8016ca8 <iprintf>
    pcb_remove = 0;
 800ea96:	2300      	movs	r3, #0
 800ea98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ea9c:	4b29      	ldr	r3, [pc, #164]	@ (800eb44 <tcp_slowtmr+0x674>)
 800ea9e:	681a      	ldr	r2, [r3, #0]
 800eaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa2:	6a1b      	ldr	r3, [r3, #32]
 800eaa4:	1ad3      	subs	r3, r2, r3
 800eaa6:	2bf0      	cmp	r3, #240	@ 0xf0
 800eaa8:	d904      	bls.n	800eab4 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800eaaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eaae:	3301      	adds	r3, #1
 800eab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800eab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d02f      	beq.n	800eb1c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800eabc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eabe:	f000 fb2b 	bl	800f118 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800eac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d010      	beq.n	800eaea <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800eac8:	4b1f      	ldr	r3, [pc, #124]	@ (800eb48 <tcp_slowtmr+0x678>)
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eace:	429a      	cmp	r2, r3
 800ead0:	d106      	bne.n	800eae0 <tcp_slowtmr+0x610>
 800ead2:	4b19      	ldr	r3, [pc, #100]	@ (800eb38 <tcp_slowtmr+0x668>)
 800ead4:	f240 52af 	movw	r2, #1455	@ 0x5af
 800ead8:	491c      	ldr	r1, [pc, #112]	@ (800eb4c <tcp_slowtmr+0x67c>)
 800eada:	4819      	ldr	r0, [pc, #100]	@ (800eb40 <tcp_slowtmr+0x670>)
 800eadc:	f008 f8e4 	bl	8016ca8 <iprintf>
        prev->next = pcb->next;
 800eae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eae2:	68da      	ldr	r2, [r3, #12]
 800eae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eae6:	60da      	str	r2, [r3, #12]
 800eae8:	e00f      	b.n	800eb0a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800eaea:	4b17      	ldr	r3, [pc, #92]	@ (800eb48 <tcp_slowtmr+0x678>)
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d006      	beq.n	800eb02 <tcp_slowtmr+0x632>
 800eaf4:	4b10      	ldr	r3, [pc, #64]	@ (800eb38 <tcp_slowtmr+0x668>)
 800eaf6:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800eafa:	4915      	ldr	r1, [pc, #84]	@ (800eb50 <tcp_slowtmr+0x680>)
 800eafc:	4810      	ldr	r0, [pc, #64]	@ (800eb40 <tcp_slowtmr+0x670>)
 800eafe:	f008 f8d3 	bl	8016ca8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800eb02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	4a10      	ldr	r2, [pc, #64]	@ (800eb48 <tcp_slowtmr+0x678>)
 800eb08:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800eb0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb0c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800eb0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb10:	68db      	ldr	r3, [r3, #12]
 800eb12:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800eb14:	69f8      	ldr	r0, [r7, #28]
 800eb16:	f7ff f93d 	bl	800dd94 <tcp_free>
 800eb1a:	e004      	b.n	800eb26 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800eb1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb1e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800eb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb22:	68db      	ldr	r3, [r3, #12]
 800eb24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800eb26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d1a9      	bne.n	800ea80 <tcp_slowtmr+0x5b0>
    }
  }
}
 800eb2c:	bf00      	nop
 800eb2e:	bf00      	nop
 800eb30:	3730      	adds	r7, #48	@ 0x30
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bdb0      	pop	{r4, r5, r7, pc}
 800eb36:	bf00      	nop
 800eb38:	08019120 	.word	0x08019120
 800eb3c:	080195b0 	.word	0x080195b0
 800eb40:	08019164 	.word	0x08019164
 800eb44:	2000c7d8 	.word	0x2000c7d8
 800eb48:	2000c7e8 	.word	0x2000c7e8
 800eb4c:	080195e0 	.word	0x080195e0
 800eb50:	08019608 	.word	0x08019608

0800eb54 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b082      	sub	sp, #8
 800eb58:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800eb5a:	4b2d      	ldr	r3, [pc, #180]	@ (800ec10 <tcp_fasttmr+0xbc>)
 800eb5c:	781b      	ldrb	r3, [r3, #0]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	b2da      	uxtb	r2, r3
 800eb62:	4b2b      	ldr	r3, [pc, #172]	@ (800ec10 <tcp_fasttmr+0xbc>)
 800eb64:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800eb66:	4b2b      	ldr	r3, [pc, #172]	@ (800ec14 <tcp_fasttmr+0xc0>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800eb6c:	e048      	b.n	800ec00 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	7f9a      	ldrb	r2, [r3, #30]
 800eb72:	4b27      	ldr	r3, [pc, #156]	@ (800ec10 <tcp_fasttmr+0xbc>)
 800eb74:	781b      	ldrb	r3, [r3, #0]
 800eb76:	429a      	cmp	r2, r3
 800eb78:	d03f      	beq.n	800ebfa <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800eb7a:	4b25      	ldr	r3, [pc, #148]	@ (800ec10 <tcp_fasttmr+0xbc>)
 800eb7c:	781a      	ldrb	r2, [r3, #0]
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	8b5b      	ldrh	r3, [r3, #26]
 800eb86:	f003 0301 	and.w	r3, r3, #1
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d010      	beq.n	800ebb0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	8b5b      	ldrh	r3, [r3, #26]
 800eb92:	f043 0302 	orr.w	r3, r3, #2
 800eb96:	b29a      	uxth	r2, r3
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f003 fac9 	bl	8012134 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	8b5b      	ldrh	r3, [r3, #26]
 800eba6:	f023 0303 	bic.w	r3, r3, #3
 800ebaa:	b29a      	uxth	r2, r3
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	8b5b      	ldrh	r3, [r3, #26]
 800ebb4:	f003 0308 	and.w	r3, r3, #8
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d009      	beq.n	800ebd0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	8b5b      	ldrh	r3, [r3, #26]
 800ebc0:	f023 0308 	bic.w	r3, r3, #8
 800ebc4:	b29a      	uxth	r2, r3
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f7ff fa76 	bl	800e0bc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	68db      	ldr	r3, [r3, #12]
 800ebd4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d00a      	beq.n	800ebf4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800ebde:	4b0e      	ldr	r3, [pc, #56]	@ (800ec18 <tcp_fasttmr+0xc4>)
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f000 f819 	bl	800ec1c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800ebea:	4b0b      	ldr	r3, [pc, #44]	@ (800ec18 <tcp_fasttmr+0xc4>)
 800ebec:	781b      	ldrb	r3, [r3, #0]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d000      	beq.n	800ebf4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800ebf2:	e7b8      	b.n	800eb66 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	607b      	str	r3, [r7, #4]
 800ebf8:	e002      	b.n	800ec00 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	68db      	ldr	r3, [r3, #12]
 800ebfe:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d1b3      	bne.n	800eb6e <tcp_fasttmr+0x1a>
    }
  }
}
 800ec06:	bf00      	nop
 800ec08:	bf00      	nop
 800ec0a:	3708      	adds	r7, #8
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}
 800ec10:	2000c7ee 	.word	0x2000c7ee
 800ec14:	2000c7e4 	.word	0x2000c7e4
 800ec18:	2000c7ec 	.word	0x2000c7ec

0800ec1c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800ec1c:	b590      	push	{r4, r7, lr}
 800ec1e:	b085      	sub	sp, #20
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d109      	bne.n	800ec3e <tcp_process_refused_data+0x22>
 800ec2a:	4b37      	ldr	r3, [pc, #220]	@ (800ed08 <tcp_process_refused_data+0xec>)
 800ec2c:	f240 6209 	movw	r2, #1545	@ 0x609
 800ec30:	4936      	ldr	r1, [pc, #216]	@ (800ed0c <tcp_process_refused_data+0xf0>)
 800ec32:	4837      	ldr	r0, [pc, #220]	@ (800ed10 <tcp_process_refused_data+0xf4>)
 800ec34:	f008 f838 	bl	8016ca8 <iprintf>
 800ec38:	f06f 030f 	mvn.w	r3, #15
 800ec3c:	e060      	b.n	800ed00 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec42:	7b5b      	ldrb	r3, [r3, #13]
 800ec44:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec4a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d00b      	beq.n	800ec74 <tcp_process_refused_data+0x58>
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	6918      	ldr	r0, [r3, #16]
 800ec66:	2300      	movs	r3, #0
 800ec68:	68ba      	ldr	r2, [r7, #8]
 800ec6a:	6879      	ldr	r1, [r7, #4]
 800ec6c:	47a0      	blx	r4
 800ec6e:	4603      	mov	r3, r0
 800ec70:	73fb      	strb	r3, [r7, #15]
 800ec72:	e007      	b.n	800ec84 <tcp_process_refused_data+0x68>
 800ec74:	2300      	movs	r3, #0
 800ec76:	68ba      	ldr	r2, [r7, #8]
 800ec78:	6879      	ldr	r1, [r7, #4]
 800ec7a:	2000      	movs	r0, #0
 800ec7c:	f000 f8a4 	bl	800edc8 <tcp_recv_null>
 800ec80:	4603      	mov	r3, r0
 800ec82:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800ec84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d12a      	bne.n	800ece2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800ec8c:	7bbb      	ldrb	r3, [r7, #14]
 800ec8e:	f003 0320 	and.w	r3, r3, #32
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d033      	beq.n	800ecfe <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ec9a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800ec9e:	d005      	beq.n	800ecac <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eca4:	3301      	adds	r3, #1
 800eca6:	b29a      	uxth	r2, r3
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d00b      	beq.n	800ecce <tcp_process_refused_data+0xb2>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6918      	ldr	r0, [r3, #16]
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	6879      	ldr	r1, [r7, #4]
 800ecc6:	47a0      	blx	r4
 800ecc8:	4603      	mov	r3, r0
 800ecca:	73fb      	strb	r3, [r7, #15]
 800eccc:	e001      	b.n	800ecd2 <tcp_process_refused_data+0xb6>
 800ecce:	2300      	movs	r3, #0
 800ecd0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800ecd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ecd6:	f113 0f0d 	cmn.w	r3, #13
 800ecda:	d110      	bne.n	800ecfe <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800ecdc:	f06f 030c 	mvn.w	r3, #12
 800ece0:	e00e      	b.n	800ed00 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800ece2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ece6:	f113 0f0d 	cmn.w	r3, #13
 800ecea:	d102      	bne.n	800ecf2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800ecec:	f06f 030c 	mvn.w	r3, #12
 800ecf0:	e006      	b.n	800ed00 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	68ba      	ldr	r2, [r7, #8]
 800ecf6:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800ecf8:	f06f 0304 	mvn.w	r3, #4
 800ecfc:	e000      	b.n	800ed00 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd90      	pop	{r4, r7, pc}
 800ed08:	08019120 	.word	0x08019120
 800ed0c:	08019630 	.word	0x08019630
 800ed10:	08019164 	.word	0x08019164

0800ed14 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b084      	sub	sp, #16
 800ed18:	af00      	add	r7, sp, #0
 800ed1a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800ed1c:	e007      	b.n	800ed2e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800ed24:	6878      	ldr	r0, [r7, #4]
 800ed26:	f000 f80a 	bl	800ed3e <tcp_seg_free>
    seg = next;
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d1f4      	bne.n	800ed1e <tcp_segs_free+0xa>
  }
}
 800ed34:	bf00      	nop
 800ed36:	bf00      	nop
 800ed38:	3710      	adds	r7, #16
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}

0800ed3e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800ed3e:	b580      	push	{r7, lr}
 800ed40:	b082      	sub	sp, #8
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00c      	beq.n	800ed66 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	685b      	ldr	r3, [r3, #4]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d004      	beq.n	800ed5e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	4618      	mov	r0, r3
 800ed5a:	f7fe fbe3 	bl	800d524 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800ed5e:	6879      	ldr	r1, [r7, #4]
 800ed60:	2003      	movs	r0, #3
 800ed62:	f7fd fd3b 	bl	800c7dc <memp_free>
  }
}
 800ed66:	bf00      	nop
 800ed68:	3708      	adds	r7, #8
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
	...

0800ed70 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b084      	sub	sp, #16
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d106      	bne.n	800ed8c <tcp_seg_copy+0x1c>
 800ed7e:	4b0f      	ldr	r3, [pc, #60]	@ (800edbc <tcp_seg_copy+0x4c>)
 800ed80:	f240 6282 	movw	r2, #1666	@ 0x682
 800ed84:	490e      	ldr	r1, [pc, #56]	@ (800edc0 <tcp_seg_copy+0x50>)
 800ed86:	480f      	ldr	r0, [pc, #60]	@ (800edc4 <tcp_seg_copy+0x54>)
 800ed88:	f007 ff8e 	bl	8016ca8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800ed8c:	2003      	movs	r0, #3
 800ed8e:	f7fd fcaf 	bl	800c6f0 <memp_malloc>
 800ed92:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d101      	bne.n	800ed9e <tcp_seg_copy+0x2e>
    return NULL;
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	e00a      	b.n	800edb4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800ed9e:	2210      	movs	r2, #16
 800eda0:	6879      	ldr	r1, [r7, #4]
 800eda2:	68f8      	ldr	r0, [r7, #12]
 800eda4:	f008 fa09 	bl	80171ba <memcpy>
  pbuf_ref(cseg->p);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	685b      	ldr	r3, [r3, #4]
 800edac:	4618      	mov	r0, r3
 800edae:	f7fe fc5f 	bl	800d670 <pbuf_ref>
  return cseg;
 800edb2:	68fb      	ldr	r3, [r7, #12]
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3710      	adds	r7, #16
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	08019120 	.word	0x08019120
 800edc0:	08019674 	.word	0x08019674
 800edc4:	08019164 	.word	0x08019164

0800edc8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b084      	sub	sp, #16
 800edcc:	af00      	add	r7, sp, #0
 800edce:	60f8      	str	r0, [r7, #12]
 800edd0:	60b9      	str	r1, [r7, #8]
 800edd2:	607a      	str	r2, [r7, #4]
 800edd4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d109      	bne.n	800edf0 <tcp_recv_null+0x28>
 800eddc:	4b12      	ldr	r3, [pc, #72]	@ (800ee28 <tcp_recv_null+0x60>)
 800edde:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800ede2:	4912      	ldr	r1, [pc, #72]	@ (800ee2c <tcp_recv_null+0x64>)
 800ede4:	4812      	ldr	r0, [pc, #72]	@ (800ee30 <tcp_recv_null+0x68>)
 800ede6:	f007 ff5f 	bl	8016ca8 <iprintf>
 800edea:	f06f 030f 	mvn.w	r3, #15
 800edee:	e016      	b.n	800ee1e <tcp_recv_null+0x56>

  if (p != NULL) {
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d009      	beq.n	800ee0a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	891b      	ldrh	r3, [r3, #8]
 800edfa:	4619      	mov	r1, r3
 800edfc:	68b8      	ldr	r0, [r7, #8]
 800edfe:	f7ff fb17 	bl	800e430 <tcp_recved>
    pbuf_free(p);
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f7fe fb8e 	bl	800d524 <pbuf_free>
 800ee08:	e008      	b.n	800ee1c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ee0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d104      	bne.n	800ee1c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800ee12:	68b8      	ldr	r0, [r7, #8]
 800ee14:	f7ff f9bc 	bl	800e190 <tcp_close>
 800ee18:	4603      	mov	r3, r0
 800ee1a:	e000      	b.n	800ee1e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800ee1c:	2300      	movs	r3, #0
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	3710      	adds	r7, #16
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}
 800ee26:	bf00      	nop
 800ee28:	08019120 	.word	0x08019120
 800ee2c:	08019690 	.word	0x08019690
 800ee30:	08019164 	.word	0x08019164

0800ee34 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b086      	sub	sp, #24
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800ee3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	db01      	blt.n	800ee4a <tcp_kill_prio+0x16>
 800ee46:	79fb      	ldrb	r3, [r7, #7]
 800ee48:	e000      	b.n	800ee4c <tcp_kill_prio+0x18>
 800ee4a:	237f      	movs	r3, #127	@ 0x7f
 800ee4c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ee4e:	7afb      	ldrb	r3, [r7, #11]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d034      	beq.n	800eebe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ee54:	7afb      	ldrb	r3, [r7, #11]
 800ee56:	3b01      	subs	r3, #1
 800ee58:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ee62:	4b19      	ldr	r3, [pc, #100]	@ (800eec8 <tcp_kill_prio+0x94>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	617b      	str	r3, [r7, #20]
 800ee68:	e01f      	b.n	800eeaa <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	7d5b      	ldrb	r3, [r3, #21]
 800ee6e:	7afa      	ldrb	r2, [r7, #11]
 800ee70:	429a      	cmp	r2, r3
 800ee72:	d80c      	bhi.n	800ee8e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ee74:	697b      	ldr	r3, [r7, #20]
 800ee76:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800ee78:	7afa      	ldrb	r2, [r7, #11]
 800ee7a:	429a      	cmp	r2, r3
 800ee7c:	d112      	bne.n	800eea4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ee7e:	4b13      	ldr	r3, [pc, #76]	@ (800eecc <tcp_kill_prio+0x98>)
 800ee80:	681a      	ldr	r2, [r3, #0]
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	6a1b      	ldr	r3, [r3, #32]
 800ee86:	1ad3      	subs	r3, r2, r3
 800ee88:	68fa      	ldr	r2, [r7, #12]
 800ee8a:	429a      	cmp	r2, r3
 800ee8c:	d80a      	bhi.n	800eea4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800ee8e:	4b0f      	ldr	r3, [pc, #60]	@ (800eecc <tcp_kill_prio+0x98>)
 800ee90:	681a      	ldr	r2, [r3, #0]
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	6a1b      	ldr	r3, [r3, #32]
 800ee96:	1ad3      	subs	r3, r2, r3
 800ee98:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800ee9e:	697b      	ldr	r3, [r7, #20]
 800eea0:	7d5b      	ldrb	r3, [r3, #21]
 800eea2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	68db      	ldr	r3, [r3, #12]
 800eea8:	617b      	str	r3, [r7, #20]
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d1dc      	bne.n	800ee6a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d004      	beq.n	800eec0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800eeb6:	6938      	ldr	r0, [r7, #16]
 800eeb8:	f7ff fa54 	bl	800e364 <tcp_abort>
 800eebc:	e000      	b.n	800eec0 <tcp_kill_prio+0x8c>
    return;
 800eebe:	bf00      	nop
  }
}
 800eec0:	3718      	adds	r7, #24
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop
 800eec8:	2000c7e4 	.word	0x2000c7e4
 800eecc:	2000c7d8 	.word	0x2000c7d8

0800eed0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b086      	sub	sp, #24
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	4603      	mov	r3, r0
 800eed8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800eeda:	79fb      	ldrb	r3, [r7, #7]
 800eedc:	2b08      	cmp	r3, #8
 800eede:	d009      	beq.n	800eef4 <tcp_kill_state+0x24>
 800eee0:	79fb      	ldrb	r3, [r7, #7]
 800eee2:	2b09      	cmp	r3, #9
 800eee4:	d006      	beq.n	800eef4 <tcp_kill_state+0x24>
 800eee6:	4b1a      	ldr	r3, [pc, #104]	@ (800ef50 <tcp_kill_state+0x80>)
 800eee8:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800eeec:	4919      	ldr	r1, [pc, #100]	@ (800ef54 <tcp_kill_state+0x84>)
 800eeee:	481a      	ldr	r0, [pc, #104]	@ (800ef58 <tcp_kill_state+0x88>)
 800eef0:	f007 feda 	bl	8016ca8 <iprintf>

  inactivity = 0;
 800eef4:	2300      	movs	r3, #0
 800eef6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800eef8:	2300      	movs	r3, #0
 800eefa:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eefc:	4b17      	ldr	r3, [pc, #92]	@ (800ef5c <tcp_kill_state+0x8c>)
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	617b      	str	r3, [r7, #20]
 800ef02:	e017      	b.n	800ef34 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ef04:	697b      	ldr	r3, [r7, #20]
 800ef06:	7d1b      	ldrb	r3, [r3, #20]
 800ef08:	79fa      	ldrb	r2, [r7, #7]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	d10f      	bne.n	800ef2e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ef0e:	4b14      	ldr	r3, [pc, #80]	@ (800ef60 <tcp_kill_state+0x90>)
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	6a1b      	ldr	r3, [r3, #32]
 800ef16:	1ad3      	subs	r3, r2, r3
 800ef18:	68fa      	ldr	r2, [r7, #12]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d807      	bhi.n	800ef2e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800ef1e:	4b10      	ldr	r3, [pc, #64]	@ (800ef60 <tcp_kill_state+0x90>)
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	6a1b      	ldr	r3, [r3, #32]
 800ef26:	1ad3      	subs	r3, r2, r3
 800ef28:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	68db      	ldr	r3, [r3, #12]
 800ef32:	617b      	str	r3, [r7, #20]
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d1e4      	bne.n	800ef04 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800ef3a:	693b      	ldr	r3, [r7, #16]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d003      	beq.n	800ef48 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800ef40:	2100      	movs	r1, #0
 800ef42:	6938      	ldr	r0, [r7, #16]
 800ef44:	f7ff f950 	bl	800e1e8 <tcp_abandon>
  }
}
 800ef48:	bf00      	nop
 800ef4a:	3718      	adds	r7, #24
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}
 800ef50:	08019120 	.word	0x08019120
 800ef54:	080196ac 	.word	0x080196ac
 800ef58:	08019164 	.word	0x08019164
 800ef5c:	2000c7e4 	.word	0x2000c7e4
 800ef60:	2000c7d8 	.word	0x2000c7d8

0800ef64 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b084      	sub	sp, #16
 800ef68:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef72:	4b12      	ldr	r3, [pc, #72]	@ (800efbc <tcp_kill_timewait+0x58>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	60fb      	str	r3, [r7, #12]
 800ef78:	e012      	b.n	800efa0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ef7a:	4b11      	ldr	r3, [pc, #68]	@ (800efc0 <tcp_kill_timewait+0x5c>)
 800ef7c:	681a      	ldr	r2, [r3, #0]
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	6a1b      	ldr	r3, [r3, #32]
 800ef82:	1ad3      	subs	r3, r2, r3
 800ef84:	687a      	ldr	r2, [r7, #4]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d807      	bhi.n	800ef9a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800ef8a:	4b0d      	ldr	r3, [pc, #52]	@ (800efc0 <tcp_kill_timewait+0x5c>)
 800ef8c:	681a      	ldr	r2, [r3, #0]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	6a1b      	ldr	r3, [r3, #32]
 800ef92:	1ad3      	subs	r3, r2, r3
 800ef94:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	68db      	ldr	r3, [r3, #12]
 800ef9e:	60fb      	str	r3, [r7, #12]
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d1e9      	bne.n	800ef7a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800efa6:	68bb      	ldr	r3, [r7, #8]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d002      	beq.n	800efb2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800efac:	68b8      	ldr	r0, [r7, #8]
 800efae:	f7ff f9d9 	bl	800e364 <tcp_abort>
  }
}
 800efb2:	bf00      	nop
 800efb4:	3710      	adds	r7, #16
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
 800efba:	bf00      	nop
 800efbc:	2000c7e8 	.word	0x2000c7e8
 800efc0:	2000c7d8 	.word	0x2000c7d8

0800efc4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b082      	sub	sp, #8
 800efc8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800efca:	4b10      	ldr	r3, [pc, #64]	@ (800f00c <tcp_handle_closepend+0x48>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800efd0:	e014      	b.n	800effc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	68db      	ldr	r3, [r3, #12]
 800efd6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	8b5b      	ldrh	r3, [r3, #26]
 800efdc:	f003 0308 	and.w	r3, r3, #8
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d009      	beq.n	800eff8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	8b5b      	ldrh	r3, [r3, #26]
 800efe8:	f023 0308 	bic.w	r3, r3, #8
 800efec:	b29a      	uxth	r2, r3
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800eff2:	6878      	ldr	r0, [r7, #4]
 800eff4:	f7ff f862 	bl	800e0bc <tcp_close_shutdown_fin>
    }
    pcb = next;
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d1e7      	bne.n	800efd2 <tcp_handle_closepend+0xe>
  }
}
 800f002:	bf00      	nop
 800f004:	bf00      	nop
 800f006:	3708      	adds	r7, #8
 800f008:	46bd      	mov	sp, r7
 800f00a:	bd80      	pop	{r7, pc}
 800f00c:	2000c7e4 	.word	0x2000c7e4

0800f010 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b084      	sub	sp, #16
 800f014:	af00      	add	r7, sp, #0
 800f016:	4603      	mov	r3, r0
 800f018:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f01a:	2001      	movs	r0, #1
 800f01c:	f7fd fb68 	bl	800c6f0 <memp_malloc>
 800f020:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d126      	bne.n	800f076 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800f028:	f7ff ffcc 	bl	800efc4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800f02c:	f7ff ff9a 	bl	800ef64 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f030:	2001      	movs	r0, #1
 800f032:	f7fd fb5d 	bl	800c6f0 <memp_malloc>
 800f036:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d11b      	bne.n	800f076 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800f03e:	2009      	movs	r0, #9
 800f040:	f7ff ff46 	bl	800eed0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f044:	2001      	movs	r0, #1
 800f046:	f7fd fb53 	bl	800c6f0 <memp_malloc>
 800f04a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d111      	bne.n	800f076 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800f052:	2008      	movs	r0, #8
 800f054:	f7ff ff3c 	bl	800eed0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f058:	2001      	movs	r0, #1
 800f05a:	f7fd fb49 	bl	800c6f0 <memp_malloc>
 800f05e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d107      	bne.n	800f076 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800f066:	79fb      	ldrb	r3, [r7, #7]
 800f068:	4618      	mov	r0, r3
 800f06a:	f7ff fee3 	bl	800ee34 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f06e:	2001      	movs	r0, #1
 800f070:	f7fd fb3e 	bl	800c6f0 <memp_malloc>
 800f074:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d03f      	beq.n	800f0fc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800f07c:	229c      	movs	r2, #156	@ 0x9c
 800f07e:	2100      	movs	r1, #0
 800f080:	68f8      	ldr	r0, [r7, #12]
 800f082:	f007 ff03 	bl	8016e8c <memset>
    pcb->prio = prio;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	79fa      	ldrb	r2, [r7, #7]
 800f08a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800f092:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800f09c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	22ff      	movs	r2, #255	@ 0xff
 800f0aa:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800f0b2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	2206      	movs	r2, #6
 800f0b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	2206      	movs	r2, #6
 800f0c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f0c8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	2201      	movs	r2, #1
 800f0ce:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800f0d2:	4b0d      	ldr	r3, [pc, #52]	@ (800f108 <tcp_alloc+0xf8>)
 800f0d4:	681a      	ldr	r2, [r3, #0]
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800f0da:	4b0c      	ldr	r3, [pc, #48]	@ (800f10c <tcp_alloc+0xfc>)
 800f0dc:	781a      	ldrb	r2, [r3, #0]
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800f0e8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	4a08      	ldr	r2, [pc, #32]	@ (800f110 <tcp_alloc+0x100>)
 800f0f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	4a07      	ldr	r2, [pc, #28]	@ (800f114 <tcp_alloc+0x104>)
 800f0f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800f0fc:	68fb      	ldr	r3, [r7, #12]
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	3710      	adds	r7, #16
 800f102:	46bd      	mov	sp, r7
 800f104:	bd80      	pop	{r7, pc}
 800f106:	bf00      	nop
 800f108:	2000c7d8 	.word	0x2000c7d8
 800f10c:	2000c7ee 	.word	0x2000c7ee
 800f110:	0800edc9 	.word	0x0800edc9
 800f114:	006ddd00 	.word	0x006ddd00

0800f118 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b082      	sub	sp, #8
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d107      	bne.n	800f136 <tcp_pcb_purge+0x1e>
 800f126:	4b21      	ldr	r3, [pc, #132]	@ (800f1ac <tcp_pcb_purge+0x94>)
 800f128:	f640 0251 	movw	r2, #2129	@ 0x851
 800f12c:	4920      	ldr	r1, [pc, #128]	@ (800f1b0 <tcp_pcb_purge+0x98>)
 800f12e:	4821      	ldr	r0, [pc, #132]	@ (800f1b4 <tcp_pcb_purge+0x9c>)
 800f130:	f007 fdba 	bl	8016ca8 <iprintf>
 800f134:	e037      	b.n	800f1a6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	7d1b      	ldrb	r3, [r3, #20]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d033      	beq.n	800f1a6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800f142:	2b0a      	cmp	r3, #10
 800f144:	d02f      	beq.n	800f1a6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800f14a:	2b01      	cmp	r3, #1
 800f14c:	d02b      	beq.n	800f1a6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f152:	2b00      	cmp	r3, #0
 800f154:	d007      	beq.n	800f166 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f15a:	4618      	mov	r0, r3
 800f15c:	f7fe f9e2 	bl	800d524 <pbuf_free>
      pcb->refused_data = NULL;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	2200      	movs	r2, #0
 800f164:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d002      	beq.n	800f174 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 f986 	bl	800f480 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f17a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f180:	4618      	mov	r0, r3
 800f182:	f7ff fdc7 	bl	800ed14 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f18a:	4618      	mov	r0, r3
 800f18c:	f7ff fdc2 	bl	800ed14 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2200      	movs	r2, #0
 800f194:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800f1a6:	3708      	adds	r7, #8
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	bd80      	pop	{r7, pc}
 800f1ac:	08019120 	.word	0x08019120
 800f1b0:	0801976c 	.word	0x0801976c
 800f1b4:	08019164 	.word	0x08019164

0800f1b8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b084      	sub	sp, #16
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
 800f1c0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d106      	bne.n	800f1d6 <tcp_pcb_remove+0x1e>
 800f1c8:	4b3e      	ldr	r3, [pc, #248]	@ (800f2c4 <tcp_pcb_remove+0x10c>)
 800f1ca:	f640 0283 	movw	r2, #2179	@ 0x883
 800f1ce:	493e      	ldr	r1, [pc, #248]	@ (800f2c8 <tcp_pcb_remove+0x110>)
 800f1d0:	483e      	ldr	r0, [pc, #248]	@ (800f2cc <tcp_pcb_remove+0x114>)
 800f1d2:	f007 fd69 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d106      	bne.n	800f1ea <tcp_pcb_remove+0x32>
 800f1dc:	4b39      	ldr	r3, [pc, #228]	@ (800f2c4 <tcp_pcb_remove+0x10c>)
 800f1de:	f640 0284 	movw	r2, #2180	@ 0x884
 800f1e2:	493b      	ldr	r1, [pc, #236]	@ (800f2d0 <tcp_pcb_remove+0x118>)
 800f1e4:	4839      	ldr	r0, [pc, #228]	@ (800f2cc <tcp_pcb_remove+0x114>)
 800f1e6:	f007 fd5f 	bl	8016ca8 <iprintf>

  TCP_RMV(pcblist, pcb);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	683a      	ldr	r2, [r7, #0]
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d105      	bne.n	800f200 <tcp_pcb_remove+0x48>
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	68da      	ldr	r2, [r3, #12]
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	601a      	str	r2, [r3, #0]
 800f1fe:	e013      	b.n	800f228 <tcp_pcb_remove+0x70>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	60fb      	str	r3, [r7, #12]
 800f206:	e00c      	b.n	800f222 <tcp_pcb_remove+0x6a>
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	68db      	ldr	r3, [r3, #12]
 800f20c:	683a      	ldr	r2, [r7, #0]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d104      	bne.n	800f21c <tcp_pcb_remove+0x64>
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	68da      	ldr	r2, [r3, #12]
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	60da      	str	r2, [r3, #12]
 800f21a:	e005      	b.n	800f228 <tcp_pcb_remove+0x70>
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	60fb      	str	r3, [r7, #12]
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d1ef      	bne.n	800f208 <tcp_pcb_remove+0x50>
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	2200      	movs	r2, #0
 800f22c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800f22e:	6838      	ldr	r0, [r7, #0]
 800f230:	f7ff ff72 	bl	800f118 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	7d1b      	ldrb	r3, [r3, #20]
 800f238:	2b0a      	cmp	r3, #10
 800f23a:	d013      	beq.n	800f264 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800f240:	2b01      	cmp	r3, #1
 800f242:	d00f      	beq.n	800f264 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	8b5b      	ldrh	r3, [r3, #26]
 800f248:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d009      	beq.n	800f264 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	8b5b      	ldrh	r3, [r3, #26]
 800f254:	f043 0302 	orr.w	r3, r3, #2
 800f258:	b29a      	uxth	r2, r3
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f25e:	6838      	ldr	r0, [r7, #0]
 800f260:	f002 ff68 	bl	8012134 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	7d1b      	ldrb	r3, [r3, #20]
 800f268:	2b01      	cmp	r3, #1
 800f26a:	d020      	beq.n	800f2ae <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f270:	2b00      	cmp	r3, #0
 800f272:	d006      	beq.n	800f282 <tcp_pcb_remove+0xca>
 800f274:	4b13      	ldr	r3, [pc, #76]	@ (800f2c4 <tcp_pcb_remove+0x10c>)
 800f276:	f640 0293 	movw	r2, #2195	@ 0x893
 800f27a:	4916      	ldr	r1, [pc, #88]	@ (800f2d4 <tcp_pcb_remove+0x11c>)
 800f27c:	4813      	ldr	r0, [pc, #76]	@ (800f2cc <tcp_pcb_remove+0x114>)
 800f27e:	f007 fd13 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f286:	2b00      	cmp	r3, #0
 800f288:	d006      	beq.n	800f298 <tcp_pcb_remove+0xe0>
 800f28a:	4b0e      	ldr	r3, [pc, #56]	@ (800f2c4 <tcp_pcb_remove+0x10c>)
 800f28c:	f640 0294 	movw	r2, #2196	@ 0x894
 800f290:	4911      	ldr	r1, [pc, #68]	@ (800f2d8 <tcp_pcb_remove+0x120>)
 800f292:	480e      	ldr	r0, [pc, #56]	@ (800f2cc <tcp_pcb_remove+0x114>)
 800f294:	f007 fd08 	bl	8016ca8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d006      	beq.n	800f2ae <tcp_pcb_remove+0xf6>
 800f2a0:	4b08      	ldr	r3, [pc, #32]	@ (800f2c4 <tcp_pcb_remove+0x10c>)
 800f2a2:	f640 0296 	movw	r2, #2198	@ 0x896
 800f2a6:	490d      	ldr	r1, [pc, #52]	@ (800f2dc <tcp_pcb_remove+0x124>)
 800f2a8:	4808      	ldr	r0, [pc, #32]	@ (800f2cc <tcp_pcb_remove+0x114>)
 800f2aa:	f007 fcfd 	bl	8016ca8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f2ba:	bf00      	nop
 800f2bc:	3710      	adds	r7, #16
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}
 800f2c2:	bf00      	nop
 800f2c4:	08019120 	.word	0x08019120
 800f2c8:	08019788 	.word	0x08019788
 800f2cc:	08019164 	.word	0x08019164
 800f2d0:	080197a4 	.word	0x080197a4
 800f2d4:	080197c4 	.word	0x080197c4
 800f2d8:	080197dc 	.word	0x080197dc
 800f2dc:	080197f8 	.word	0x080197f8

0800f2e0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b082      	sub	sp, #8
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d106      	bne.n	800f2fc <tcp_next_iss+0x1c>
 800f2ee:	4b0a      	ldr	r3, [pc, #40]	@ (800f318 <tcp_next_iss+0x38>)
 800f2f0:	f640 02af 	movw	r2, #2223	@ 0x8af
 800f2f4:	4909      	ldr	r1, [pc, #36]	@ (800f31c <tcp_next_iss+0x3c>)
 800f2f6:	480a      	ldr	r0, [pc, #40]	@ (800f320 <tcp_next_iss+0x40>)
 800f2f8:	f007 fcd6 	bl	8016ca8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800f2fc:	4b09      	ldr	r3, [pc, #36]	@ (800f324 <tcp_next_iss+0x44>)
 800f2fe:	681a      	ldr	r2, [r3, #0]
 800f300:	4b09      	ldr	r3, [pc, #36]	@ (800f328 <tcp_next_iss+0x48>)
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	4413      	add	r3, r2
 800f306:	4a07      	ldr	r2, [pc, #28]	@ (800f324 <tcp_next_iss+0x44>)
 800f308:	6013      	str	r3, [r2, #0]
  return iss;
 800f30a:	4b06      	ldr	r3, [pc, #24]	@ (800f324 <tcp_next_iss+0x44>)
 800f30c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800f30e:	4618      	mov	r0, r3
 800f310:	3708      	adds	r7, #8
 800f312:	46bd      	mov	sp, r7
 800f314:	bd80      	pop	{r7, pc}
 800f316:	bf00      	nop
 800f318:	08019120 	.word	0x08019120
 800f31c:	08019810 	.word	0x08019810
 800f320:	08019164 	.word	0x08019164
 800f324:	20000028 	.word	0x20000028
 800f328:	2000c7d8 	.word	0x2000c7d8

0800f32c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b086      	sub	sp, #24
 800f330:	af00      	add	r7, sp, #0
 800f332:	4603      	mov	r3, r0
 800f334:	60b9      	str	r1, [r7, #8]
 800f336:	607a      	str	r2, [r7, #4]
 800f338:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d106      	bne.n	800f34e <tcp_eff_send_mss_netif+0x22>
 800f340:	4b14      	ldr	r3, [pc, #80]	@ (800f394 <tcp_eff_send_mss_netif+0x68>)
 800f342:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800f346:	4914      	ldr	r1, [pc, #80]	@ (800f398 <tcp_eff_send_mss_netif+0x6c>)
 800f348:	4814      	ldr	r0, [pc, #80]	@ (800f39c <tcp_eff_send_mss_netif+0x70>)
 800f34a:	f007 fcad 	bl	8016ca8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d101      	bne.n	800f358 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800f354:	89fb      	ldrh	r3, [r7, #14]
 800f356:	e019      	b.n	800f38c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f35c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800f35e:	8afb      	ldrh	r3, [r7, #22]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d012      	beq.n	800f38a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800f364:	2328      	movs	r3, #40	@ 0x28
 800f366:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800f368:	8afa      	ldrh	r2, [r7, #22]
 800f36a:	8abb      	ldrh	r3, [r7, #20]
 800f36c:	429a      	cmp	r2, r3
 800f36e:	d904      	bls.n	800f37a <tcp_eff_send_mss_netif+0x4e>
 800f370:	8afa      	ldrh	r2, [r7, #22]
 800f372:	8abb      	ldrh	r3, [r7, #20]
 800f374:	1ad3      	subs	r3, r2, r3
 800f376:	b29b      	uxth	r3, r3
 800f378:	e000      	b.n	800f37c <tcp_eff_send_mss_netif+0x50>
 800f37a:	2300      	movs	r3, #0
 800f37c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f37e:	8a7a      	ldrh	r2, [r7, #18]
 800f380:	89fb      	ldrh	r3, [r7, #14]
 800f382:	4293      	cmp	r3, r2
 800f384:	bf28      	it	cs
 800f386:	4613      	movcs	r3, r2
 800f388:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f38a:	89fb      	ldrh	r3, [r7, #14]
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3718      	adds	r7, #24
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}
 800f394:	08019120 	.word	0x08019120
 800f398:	0801982c 	.word	0x0801982c
 800f39c:	08019164 	.word	0x08019164

0800f3a0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b084      	sub	sp, #16
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
 800f3a8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d119      	bne.n	800f3e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f3b4:	4b10      	ldr	r3, [pc, #64]	@ (800f3f8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f3b6:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800f3ba:	4910      	ldr	r1, [pc, #64]	@ (800f3fc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f3bc:	4810      	ldr	r0, [pc, #64]	@ (800f400 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f3be:	f007 fc73 	bl	8016ca8 <iprintf>

  while (pcb != NULL) {
 800f3c2:	e011      	b.n	800f3e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	681a      	ldr	r2, [r3, #0]
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	d108      	bne.n	800f3e2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	68db      	ldr	r3, [r3, #12]
 800f3d4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f3d6:	68f8      	ldr	r0, [r7, #12]
 800f3d8:	f7fe ffc4 	bl	800e364 <tcp_abort>
      pcb = next;
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	60fb      	str	r3, [r7, #12]
 800f3e0:	e002      	b.n	800f3e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	68db      	ldr	r3, [r3, #12]
 800f3e6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d1ea      	bne.n	800f3c4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f3ee:	bf00      	nop
 800f3f0:	bf00      	nop
 800f3f2:	3710      	adds	r7, #16
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}
 800f3f8:	08019120 	.word	0x08019120
 800f3fc:	08019854 	.word	0x08019854
 800f400:	08019164 	.word	0x08019164

0800f404 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b084      	sub	sp, #16
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
 800f40c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d02a      	beq.n	800f46a <tcp_netif_ip_addr_changed+0x66>
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d026      	beq.n	800f46a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f41c:	4b15      	ldr	r3, [pc, #84]	@ (800f474 <tcp_netif_ip_addr_changed+0x70>)
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	4619      	mov	r1, r3
 800f422:	6878      	ldr	r0, [r7, #4]
 800f424:	f7ff ffbc 	bl	800f3a0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f428:	4b13      	ldr	r3, [pc, #76]	@ (800f478 <tcp_netif_ip_addr_changed+0x74>)
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	4619      	mov	r1, r3
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f7ff ffb6 	bl	800f3a0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d017      	beq.n	800f46a <tcp_netif_ip_addr_changed+0x66>
 800f43a:	683b      	ldr	r3, [r7, #0]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d013      	beq.n	800f46a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f442:	4b0e      	ldr	r3, [pc, #56]	@ (800f47c <tcp_netif_ip_addr_changed+0x78>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	60fb      	str	r3, [r7, #12]
 800f448:	e00c      	b.n	800f464 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681a      	ldr	r2, [r3, #0]
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	429a      	cmp	r2, r3
 800f454:	d103      	bne.n	800f45e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	681a      	ldr	r2, [r3, #0]
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	68db      	ldr	r3, [r3, #12]
 800f462:	60fb      	str	r3, [r7, #12]
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d1ef      	bne.n	800f44a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f46a:	bf00      	nop
 800f46c:	3710      	adds	r7, #16
 800f46e:	46bd      	mov	sp, r7
 800f470:	bd80      	pop	{r7, pc}
 800f472:	bf00      	nop
 800f474:	2000c7e4 	.word	0x2000c7e4
 800f478:	2000c7dc 	.word	0x2000c7dc
 800f47c:	2000c7e0 	.word	0x2000c7e0

0800f480 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b082      	sub	sp, #8
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d007      	beq.n	800f4a0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f494:	4618      	mov	r0, r3
 800f496:	f7ff fc3d 	bl	800ed14 <tcp_segs_free>
    pcb->ooseq = NULL;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	2200      	movs	r2, #0
 800f49e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f4a0:	bf00      	nop
 800f4a2:	3708      	adds	r7, #8
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	bd80      	pop	{r7, pc}

0800f4a8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f4a8:	b590      	push	{r4, r7, lr}
 800f4aa:	b08d      	sub	sp, #52	@ 0x34
 800f4ac:	af04      	add	r7, sp, #16
 800f4ae:	6078      	str	r0, [r7, #4]
 800f4b0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d105      	bne.n	800f4c4 <tcp_input+0x1c>
 800f4b8:	4b9b      	ldr	r3, [pc, #620]	@ (800f728 <tcp_input+0x280>)
 800f4ba:	2283      	movs	r2, #131	@ 0x83
 800f4bc:	499b      	ldr	r1, [pc, #620]	@ (800f72c <tcp_input+0x284>)
 800f4be:	489c      	ldr	r0, [pc, #624]	@ (800f730 <tcp_input+0x288>)
 800f4c0:	f007 fbf2 	bl	8016ca8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	4a9a      	ldr	r2, [pc, #616]	@ (800f734 <tcp_input+0x28c>)
 800f4ca:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	895b      	ldrh	r3, [r3, #10]
 800f4d0:	2b13      	cmp	r3, #19
 800f4d2:	f240 83d1 	bls.w	800fc78 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f4d6:	4b98      	ldr	r3, [pc, #608]	@ (800f738 <tcp_input+0x290>)
 800f4d8:	695b      	ldr	r3, [r3, #20]
 800f4da:	4a97      	ldr	r2, [pc, #604]	@ (800f738 <tcp_input+0x290>)
 800f4dc:	6812      	ldr	r2, [r2, #0]
 800f4de:	4611      	mov	r1, r2
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	f006 f8bb 	bl	801565c <ip4_addr_isbroadcast_u32>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	f040 83c7 	bne.w	800fc7c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f4ee:	4b92      	ldr	r3, [pc, #584]	@ (800f738 <tcp_input+0x290>)
 800f4f0:	695b      	ldr	r3, [r3, #20]
 800f4f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f4f6:	2be0      	cmp	r3, #224	@ 0xe0
 800f4f8:	f000 83c0 	beq.w	800fc7c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f4fc:	4b8d      	ldr	r3, [pc, #564]	@ (800f734 <tcp_input+0x28c>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	899b      	ldrh	r3, [r3, #12]
 800f502:	b29b      	uxth	r3, r3
 800f504:	4618      	mov	r0, r3
 800f506:	f7fb fc33 	bl	800ad70 <lwip_htons>
 800f50a:	4603      	mov	r3, r0
 800f50c:	0b1b      	lsrs	r3, r3, #12
 800f50e:	b29b      	uxth	r3, r3
 800f510:	b2db      	uxtb	r3, r3
 800f512:	009b      	lsls	r3, r3, #2
 800f514:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f516:	7cbb      	ldrb	r3, [r7, #18]
 800f518:	2b13      	cmp	r3, #19
 800f51a:	f240 83b1 	bls.w	800fc80 <tcp_input+0x7d8>
 800f51e:	7cbb      	ldrb	r3, [r7, #18]
 800f520:	b29a      	uxth	r2, r3
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	891b      	ldrh	r3, [r3, #8]
 800f526:	429a      	cmp	r2, r3
 800f528:	f200 83aa 	bhi.w	800fc80 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f52c:	7cbb      	ldrb	r3, [r7, #18]
 800f52e:	b29b      	uxth	r3, r3
 800f530:	3b14      	subs	r3, #20
 800f532:	b29a      	uxth	r2, r3
 800f534:	4b81      	ldr	r3, [pc, #516]	@ (800f73c <tcp_input+0x294>)
 800f536:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f538:	4b81      	ldr	r3, [pc, #516]	@ (800f740 <tcp_input+0x298>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	895a      	ldrh	r2, [r3, #10]
 800f542:	7cbb      	ldrb	r3, [r7, #18]
 800f544:	b29b      	uxth	r3, r3
 800f546:	429a      	cmp	r2, r3
 800f548:	d309      	bcc.n	800f55e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f54a:	4b7c      	ldr	r3, [pc, #496]	@ (800f73c <tcp_input+0x294>)
 800f54c:	881a      	ldrh	r2, [r3, #0]
 800f54e:	4b7d      	ldr	r3, [pc, #500]	@ (800f744 <tcp_input+0x29c>)
 800f550:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f552:	7cbb      	ldrb	r3, [r7, #18]
 800f554:	4619      	mov	r1, r3
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f7fd ff5e 	bl	800d418 <pbuf_remove_header>
 800f55c:	e04e      	b.n	800f5fc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d105      	bne.n	800f572 <tcp_input+0xca>
 800f566:	4b70      	ldr	r3, [pc, #448]	@ (800f728 <tcp_input+0x280>)
 800f568:	22c2      	movs	r2, #194	@ 0xc2
 800f56a:	4977      	ldr	r1, [pc, #476]	@ (800f748 <tcp_input+0x2a0>)
 800f56c:	4870      	ldr	r0, [pc, #448]	@ (800f730 <tcp_input+0x288>)
 800f56e:	f007 fb9b 	bl	8016ca8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f572:	2114      	movs	r1, #20
 800f574:	6878      	ldr	r0, [r7, #4]
 800f576:	f7fd ff4f 	bl	800d418 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	895a      	ldrh	r2, [r3, #10]
 800f57e:	4b71      	ldr	r3, [pc, #452]	@ (800f744 <tcp_input+0x29c>)
 800f580:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f582:	4b6e      	ldr	r3, [pc, #440]	@ (800f73c <tcp_input+0x294>)
 800f584:	881a      	ldrh	r2, [r3, #0]
 800f586:	4b6f      	ldr	r3, [pc, #444]	@ (800f744 <tcp_input+0x29c>)
 800f588:	881b      	ldrh	r3, [r3, #0]
 800f58a:	1ad3      	subs	r3, r2, r3
 800f58c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f58e:	4b6d      	ldr	r3, [pc, #436]	@ (800f744 <tcp_input+0x29c>)
 800f590:	881b      	ldrh	r3, [r3, #0]
 800f592:	4619      	mov	r1, r3
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	f7fd ff3f 	bl	800d418 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	895b      	ldrh	r3, [r3, #10]
 800f5a0:	8a3a      	ldrh	r2, [r7, #16]
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	f200 836e 	bhi.w	800fc84 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	4a64      	ldr	r2, [pc, #400]	@ (800f740 <tcp_input+0x298>)
 800f5b0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	8a3a      	ldrh	r2, [r7, #16]
 800f5b8:	4611      	mov	r1, r2
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f7fd ff2c 	bl	800d418 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	891a      	ldrh	r2, [r3, #8]
 800f5c4:	8a3b      	ldrh	r3, [r7, #16]
 800f5c6:	1ad3      	subs	r3, r2, r3
 800f5c8:	b29a      	uxth	r2, r3
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	895b      	ldrh	r3, [r3, #10]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d005      	beq.n	800f5e2 <tcp_input+0x13a>
 800f5d6:	4b54      	ldr	r3, [pc, #336]	@ (800f728 <tcp_input+0x280>)
 800f5d8:	22df      	movs	r2, #223	@ 0xdf
 800f5da:	495c      	ldr	r1, [pc, #368]	@ (800f74c <tcp_input+0x2a4>)
 800f5dc:	4854      	ldr	r0, [pc, #336]	@ (800f730 <tcp_input+0x288>)
 800f5de:	f007 fb63 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	891a      	ldrh	r2, [r3, #8]
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	891b      	ldrh	r3, [r3, #8]
 800f5ec:	429a      	cmp	r2, r3
 800f5ee:	d005      	beq.n	800f5fc <tcp_input+0x154>
 800f5f0:	4b4d      	ldr	r3, [pc, #308]	@ (800f728 <tcp_input+0x280>)
 800f5f2:	22e0      	movs	r2, #224	@ 0xe0
 800f5f4:	4956      	ldr	r1, [pc, #344]	@ (800f750 <tcp_input+0x2a8>)
 800f5f6:	484e      	ldr	r0, [pc, #312]	@ (800f730 <tcp_input+0x288>)
 800f5f8:	f007 fb56 	bl	8016ca8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f5fc:	4b4d      	ldr	r3, [pc, #308]	@ (800f734 <tcp_input+0x28c>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	881b      	ldrh	r3, [r3, #0]
 800f602:	b29b      	uxth	r3, r3
 800f604:	4a4b      	ldr	r2, [pc, #300]	@ (800f734 <tcp_input+0x28c>)
 800f606:	6814      	ldr	r4, [r2, #0]
 800f608:	4618      	mov	r0, r3
 800f60a:	f7fb fbb1 	bl	800ad70 <lwip_htons>
 800f60e:	4603      	mov	r3, r0
 800f610:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f612:	4b48      	ldr	r3, [pc, #288]	@ (800f734 <tcp_input+0x28c>)
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	885b      	ldrh	r3, [r3, #2]
 800f618:	b29b      	uxth	r3, r3
 800f61a:	4a46      	ldr	r2, [pc, #280]	@ (800f734 <tcp_input+0x28c>)
 800f61c:	6814      	ldr	r4, [r2, #0]
 800f61e:	4618      	mov	r0, r3
 800f620:	f7fb fba6 	bl	800ad70 <lwip_htons>
 800f624:	4603      	mov	r3, r0
 800f626:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f628:	4b42      	ldr	r3, [pc, #264]	@ (800f734 <tcp_input+0x28c>)
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	685b      	ldr	r3, [r3, #4]
 800f62e:	4a41      	ldr	r2, [pc, #260]	@ (800f734 <tcp_input+0x28c>)
 800f630:	6814      	ldr	r4, [r2, #0]
 800f632:	4618      	mov	r0, r3
 800f634:	f7fb fbb2 	bl	800ad9c <lwip_htonl>
 800f638:	4603      	mov	r3, r0
 800f63a:	6063      	str	r3, [r4, #4]
 800f63c:	6863      	ldr	r3, [r4, #4]
 800f63e:	4a45      	ldr	r2, [pc, #276]	@ (800f754 <tcp_input+0x2ac>)
 800f640:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f642:	4b3c      	ldr	r3, [pc, #240]	@ (800f734 <tcp_input+0x28c>)
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	689b      	ldr	r3, [r3, #8]
 800f648:	4a3a      	ldr	r2, [pc, #232]	@ (800f734 <tcp_input+0x28c>)
 800f64a:	6814      	ldr	r4, [r2, #0]
 800f64c:	4618      	mov	r0, r3
 800f64e:	f7fb fba5 	bl	800ad9c <lwip_htonl>
 800f652:	4603      	mov	r3, r0
 800f654:	60a3      	str	r3, [r4, #8]
 800f656:	68a3      	ldr	r3, [r4, #8]
 800f658:	4a3f      	ldr	r2, [pc, #252]	@ (800f758 <tcp_input+0x2b0>)
 800f65a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f65c:	4b35      	ldr	r3, [pc, #212]	@ (800f734 <tcp_input+0x28c>)
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	89db      	ldrh	r3, [r3, #14]
 800f662:	b29b      	uxth	r3, r3
 800f664:	4a33      	ldr	r2, [pc, #204]	@ (800f734 <tcp_input+0x28c>)
 800f666:	6814      	ldr	r4, [r2, #0]
 800f668:	4618      	mov	r0, r3
 800f66a:	f7fb fb81 	bl	800ad70 <lwip_htons>
 800f66e:	4603      	mov	r3, r0
 800f670:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f672:	4b30      	ldr	r3, [pc, #192]	@ (800f734 <tcp_input+0x28c>)
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	899b      	ldrh	r3, [r3, #12]
 800f678:	b29b      	uxth	r3, r3
 800f67a:	4618      	mov	r0, r3
 800f67c:	f7fb fb78 	bl	800ad70 <lwip_htons>
 800f680:	4603      	mov	r3, r0
 800f682:	b2db      	uxtb	r3, r3
 800f684:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f688:	b2da      	uxtb	r2, r3
 800f68a:	4b34      	ldr	r3, [pc, #208]	@ (800f75c <tcp_input+0x2b4>)
 800f68c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	891a      	ldrh	r2, [r3, #8]
 800f692:	4b33      	ldr	r3, [pc, #204]	@ (800f760 <tcp_input+0x2b8>)
 800f694:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f696:	4b31      	ldr	r3, [pc, #196]	@ (800f75c <tcp_input+0x2b4>)
 800f698:	781b      	ldrb	r3, [r3, #0]
 800f69a:	f003 0303 	and.w	r3, r3, #3
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d00c      	beq.n	800f6bc <tcp_input+0x214>
    tcplen++;
 800f6a2:	4b2f      	ldr	r3, [pc, #188]	@ (800f760 <tcp_input+0x2b8>)
 800f6a4:	881b      	ldrh	r3, [r3, #0]
 800f6a6:	3301      	adds	r3, #1
 800f6a8:	b29a      	uxth	r2, r3
 800f6aa:	4b2d      	ldr	r3, [pc, #180]	@ (800f760 <tcp_input+0x2b8>)
 800f6ac:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	891a      	ldrh	r2, [r3, #8]
 800f6b2:	4b2b      	ldr	r3, [pc, #172]	@ (800f760 <tcp_input+0x2b8>)
 800f6b4:	881b      	ldrh	r3, [r3, #0]
 800f6b6:	429a      	cmp	r2, r3
 800f6b8:	f200 82e6 	bhi.w	800fc88 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f6bc:	2300      	movs	r3, #0
 800f6be:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f6c0:	4b28      	ldr	r3, [pc, #160]	@ (800f764 <tcp_input+0x2bc>)
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	61fb      	str	r3, [r7, #28]
 800f6c6:	e09d      	b.n	800f804 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f6c8:	69fb      	ldr	r3, [r7, #28]
 800f6ca:	7d1b      	ldrb	r3, [r3, #20]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d105      	bne.n	800f6dc <tcp_input+0x234>
 800f6d0:	4b15      	ldr	r3, [pc, #84]	@ (800f728 <tcp_input+0x280>)
 800f6d2:	22fb      	movs	r2, #251	@ 0xfb
 800f6d4:	4924      	ldr	r1, [pc, #144]	@ (800f768 <tcp_input+0x2c0>)
 800f6d6:	4816      	ldr	r0, [pc, #88]	@ (800f730 <tcp_input+0x288>)
 800f6d8:	f007 fae6 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f6dc:	69fb      	ldr	r3, [r7, #28]
 800f6de:	7d1b      	ldrb	r3, [r3, #20]
 800f6e0:	2b0a      	cmp	r3, #10
 800f6e2:	d105      	bne.n	800f6f0 <tcp_input+0x248>
 800f6e4:	4b10      	ldr	r3, [pc, #64]	@ (800f728 <tcp_input+0x280>)
 800f6e6:	22fc      	movs	r2, #252	@ 0xfc
 800f6e8:	4920      	ldr	r1, [pc, #128]	@ (800f76c <tcp_input+0x2c4>)
 800f6ea:	4811      	ldr	r0, [pc, #68]	@ (800f730 <tcp_input+0x288>)
 800f6ec:	f007 fadc 	bl	8016ca8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f6f0:	69fb      	ldr	r3, [r7, #28]
 800f6f2:	7d1b      	ldrb	r3, [r3, #20]
 800f6f4:	2b01      	cmp	r3, #1
 800f6f6:	d105      	bne.n	800f704 <tcp_input+0x25c>
 800f6f8:	4b0b      	ldr	r3, [pc, #44]	@ (800f728 <tcp_input+0x280>)
 800f6fa:	22fd      	movs	r2, #253	@ 0xfd
 800f6fc:	491c      	ldr	r1, [pc, #112]	@ (800f770 <tcp_input+0x2c8>)
 800f6fe:	480c      	ldr	r0, [pc, #48]	@ (800f730 <tcp_input+0x288>)
 800f700:	f007 fad2 	bl	8016ca8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f704:	69fb      	ldr	r3, [r7, #28]
 800f706:	7a1b      	ldrb	r3, [r3, #8]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d033      	beq.n	800f774 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f70c:	69fb      	ldr	r3, [r7, #28]
 800f70e:	7a1a      	ldrb	r2, [r3, #8]
 800f710:	4b09      	ldr	r3, [pc, #36]	@ (800f738 <tcp_input+0x290>)
 800f712:	685b      	ldr	r3, [r3, #4]
 800f714:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f718:	3301      	adds	r3, #1
 800f71a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f71c:	429a      	cmp	r2, r3
 800f71e:	d029      	beq.n	800f774 <tcp_input+0x2cc>
      prev = pcb;
 800f720:	69fb      	ldr	r3, [r7, #28]
 800f722:	61bb      	str	r3, [r7, #24]
      continue;
 800f724:	e06b      	b.n	800f7fe <tcp_input+0x356>
 800f726:	bf00      	nop
 800f728:	08019888 	.word	0x08019888
 800f72c:	080198bc 	.word	0x080198bc
 800f730:	080198d4 	.word	0x080198d4
 800f734:	2000c800 	.word	0x2000c800
 800f738:	2000957c 	.word	0x2000957c
 800f73c:	2000c804 	.word	0x2000c804
 800f740:	2000c808 	.word	0x2000c808
 800f744:	2000c806 	.word	0x2000c806
 800f748:	080198fc 	.word	0x080198fc
 800f74c:	0801990c 	.word	0x0801990c
 800f750:	08019918 	.word	0x08019918
 800f754:	2000c810 	.word	0x2000c810
 800f758:	2000c814 	.word	0x2000c814
 800f75c:	2000c81c 	.word	0x2000c81c
 800f760:	2000c81a 	.word	0x2000c81a
 800f764:	2000c7e4 	.word	0x2000c7e4
 800f768:	08019938 	.word	0x08019938
 800f76c:	08019960 	.word	0x08019960
 800f770:	0801998c 	.word	0x0801998c
    }

    if (pcb->remote_port == tcphdr->src &&
 800f774:	69fb      	ldr	r3, [r7, #28]
 800f776:	8b1a      	ldrh	r2, [r3, #24]
 800f778:	4b72      	ldr	r3, [pc, #456]	@ (800f944 <tcp_input+0x49c>)
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	881b      	ldrh	r3, [r3, #0]
 800f77e:	b29b      	uxth	r3, r3
 800f780:	429a      	cmp	r2, r3
 800f782:	d13a      	bne.n	800f7fa <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f784:	69fb      	ldr	r3, [r7, #28]
 800f786:	8ada      	ldrh	r2, [r3, #22]
 800f788:	4b6e      	ldr	r3, [pc, #440]	@ (800f944 <tcp_input+0x49c>)
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	885b      	ldrh	r3, [r3, #2]
 800f78e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f790:	429a      	cmp	r2, r3
 800f792:	d132      	bne.n	800f7fa <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f794:	69fb      	ldr	r3, [r7, #28]
 800f796:	685a      	ldr	r2, [r3, #4]
 800f798:	4b6b      	ldr	r3, [pc, #428]	@ (800f948 <tcp_input+0x4a0>)
 800f79a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d12c      	bne.n	800f7fa <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f7a0:	69fb      	ldr	r3, [r7, #28]
 800f7a2:	681a      	ldr	r2, [r3, #0]
 800f7a4:	4b68      	ldr	r3, [pc, #416]	@ (800f948 <tcp_input+0x4a0>)
 800f7a6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	d126      	bne.n	800f7fa <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f7ac:	69fb      	ldr	r3, [r7, #28]
 800f7ae:	68db      	ldr	r3, [r3, #12]
 800f7b0:	69fa      	ldr	r2, [r7, #28]
 800f7b2:	429a      	cmp	r2, r3
 800f7b4:	d106      	bne.n	800f7c4 <tcp_input+0x31c>
 800f7b6:	4b65      	ldr	r3, [pc, #404]	@ (800f94c <tcp_input+0x4a4>)
 800f7b8:	f240 120d 	movw	r2, #269	@ 0x10d
 800f7bc:	4964      	ldr	r1, [pc, #400]	@ (800f950 <tcp_input+0x4a8>)
 800f7be:	4865      	ldr	r0, [pc, #404]	@ (800f954 <tcp_input+0x4ac>)
 800f7c0:	f007 fa72 	bl	8016ca8 <iprintf>
      if (prev != NULL) {
 800f7c4:	69bb      	ldr	r3, [r7, #24]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d00a      	beq.n	800f7e0 <tcp_input+0x338>
        prev->next = pcb->next;
 800f7ca:	69fb      	ldr	r3, [r7, #28]
 800f7cc:	68da      	ldr	r2, [r3, #12]
 800f7ce:	69bb      	ldr	r3, [r7, #24]
 800f7d0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f7d2:	4b61      	ldr	r3, [pc, #388]	@ (800f958 <tcp_input+0x4b0>)
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	69fb      	ldr	r3, [r7, #28]
 800f7d8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f7da:	4a5f      	ldr	r2, [pc, #380]	@ (800f958 <tcp_input+0x4b0>)
 800f7dc:	69fb      	ldr	r3, [r7, #28]
 800f7de:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f7e0:	69fb      	ldr	r3, [r7, #28]
 800f7e2:	68db      	ldr	r3, [r3, #12]
 800f7e4:	69fa      	ldr	r2, [r7, #28]
 800f7e6:	429a      	cmp	r2, r3
 800f7e8:	d111      	bne.n	800f80e <tcp_input+0x366>
 800f7ea:	4b58      	ldr	r3, [pc, #352]	@ (800f94c <tcp_input+0x4a4>)
 800f7ec:	f240 1215 	movw	r2, #277	@ 0x115
 800f7f0:	495a      	ldr	r1, [pc, #360]	@ (800f95c <tcp_input+0x4b4>)
 800f7f2:	4858      	ldr	r0, [pc, #352]	@ (800f954 <tcp_input+0x4ac>)
 800f7f4:	f007 fa58 	bl	8016ca8 <iprintf>
      break;
 800f7f8:	e009      	b.n	800f80e <tcp_input+0x366>
    }
    prev = pcb;
 800f7fa:	69fb      	ldr	r3, [r7, #28]
 800f7fc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f7fe:	69fb      	ldr	r3, [r7, #28]
 800f800:	68db      	ldr	r3, [r3, #12]
 800f802:	61fb      	str	r3, [r7, #28]
 800f804:	69fb      	ldr	r3, [r7, #28]
 800f806:	2b00      	cmp	r3, #0
 800f808:	f47f af5e 	bne.w	800f6c8 <tcp_input+0x220>
 800f80c:	e000      	b.n	800f810 <tcp_input+0x368>
      break;
 800f80e:	bf00      	nop
  }

  if (pcb == NULL) {
 800f810:	69fb      	ldr	r3, [r7, #28]
 800f812:	2b00      	cmp	r3, #0
 800f814:	f040 80aa 	bne.w	800f96c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f818:	4b51      	ldr	r3, [pc, #324]	@ (800f960 <tcp_input+0x4b8>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	61fb      	str	r3, [r7, #28]
 800f81e:	e03f      	b.n	800f8a0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	7d1b      	ldrb	r3, [r3, #20]
 800f824:	2b0a      	cmp	r3, #10
 800f826:	d006      	beq.n	800f836 <tcp_input+0x38e>
 800f828:	4b48      	ldr	r3, [pc, #288]	@ (800f94c <tcp_input+0x4a4>)
 800f82a:	f240 121f 	movw	r2, #287	@ 0x11f
 800f82e:	494d      	ldr	r1, [pc, #308]	@ (800f964 <tcp_input+0x4bc>)
 800f830:	4848      	ldr	r0, [pc, #288]	@ (800f954 <tcp_input+0x4ac>)
 800f832:	f007 fa39 	bl	8016ca8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f836:	69fb      	ldr	r3, [r7, #28]
 800f838:	7a1b      	ldrb	r3, [r3, #8]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d009      	beq.n	800f852 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	7a1a      	ldrb	r2, [r3, #8]
 800f842:	4b41      	ldr	r3, [pc, #260]	@ (800f948 <tcp_input+0x4a0>)
 800f844:	685b      	ldr	r3, [r3, #4]
 800f846:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f84a:	3301      	adds	r3, #1
 800f84c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f84e:	429a      	cmp	r2, r3
 800f850:	d122      	bne.n	800f898 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f852:	69fb      	ldr	r3, [r7, #28]
 800f854:	8b1a      	ldrh	r2, [r3, #24]
 800f856:	4b3b      	ldr	r3, [pc, #236]	@ (800f944 <tcp_input+0x49c>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	881b      	ldrh	r3, [r3, #0]
 800f85c:	b29b      	uxth	r3, r3
 800f85e:	429a      	cmp	r2, r3
 800f860:	d11b      	bne.n	800f89a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f862:	69fb      	ldr	r3, [r7, #28]
 800f864:	8ada      	ldrh	r2, [r3, #22]
 800f866:	4b37      	ldr	r3, [pc, #220]	@ (800f944 <tcp_input+0x49c>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	885b      	ldrh	r3, [r3, #2]
 800f86c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f86e:	429a      	cmp	r2, r3
 800f870:	d113      	bne.n	800f89a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f872:	69fb      	ldr	r3, [r7, #28]
 800f874:	685a      	ldr	r2, [r3, #4]
 800f876:	4b34      	ldr	r3, [pc, #208]	@ (800f948 <tcp_input+0x4a0>)
 800f878:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d10d      	bne.n	800f89a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f87e:	69fb      	ldr	r3, [r7, #28]
 800f880:	681a      	ldr	r2, [r3, #0]
 800f882:	4b31      	ldr	r3, [pc, #196]	@ (800f948 <tcp_input+0x4a0>)
 800f884:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f886:	429a      	cmp	r2, r3
 800f888:	d107      	bne.n	800f89a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f88a:	69f8      	ldr	r0, [r7, #28]
 800f88c:	f000 fb56 	bl	800ff3c <tcp_timewait_input>
        }
        pbuf_free(p);
 800f890:	6878      	ldr	r0, [r7, #4]
 800f892:	f7fd fe47 	bl	800d524 <pbuf_free>
        return;
 800f896:	e1fd      	b.n	800fc94 <tcp_input+0x7ec>
        continue;
 800f898:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f89a:	69fb      	ldr	r3, [r7, #28]
 800f89c:	68db      	ldr	r3, [r3, #12]
 800f89e:	61fb      	str	r3, [r7, #28]
 800f8a0:	69fb      	ldr	r3, [r7, #28]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d1bc      	bne.n	800f820 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f8aa:	4b2f      	ldr	r3, [pc, #188]	@ (800f968 <tcp_input+0x4c0>)
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	617b      	str	r3, [r7, #20]
 800f8b0:	e02a      	b.n	800f908 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	7a1b      	ldrb	r3, [r3, #8]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d00c      	beq.n	800f8d4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	7a1a      	ldrb	r2, [r3, #8]
 800f8be:	4b22      	ldr	r3, [pc, #136]	@ (800f948 <tcp_input+0x4a0>)
 800f8c0:	685b      	ldr	r3, [r3, #4]
 800f8c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f8c6:	3301      	adds	r3, #1
 800f8c8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f8ca:	429a      	cmp	r2, r3
 800f8cc:	d002      	beq.n	800f8d4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	61bb      	str	r3, [r7, #24]
        continue;
 800f8d2:	e016      	b.n	800f902 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	8ada      	ldrh	r2, [r3, #22]
 800f8d8:	4b1a      	ldr	r3, [pc, #104]	@ (800f944 <tcp_input+0x49c>)
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	885b      	ldrh	r3, [r3, #2]
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d10c      	bne.n	800f8fe <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	681a      	ldr	r2, [r3, #0]
 800f8e8:	4b17      	ldr	r3, [pc, #92]	@ (800f948 <tcp_input+0x4a0>)
 800f8ea:	695b      	ldr	r3, [r3, #20]
 800f8ec:	429a      	cmp	r2, r3
 800f8ee:	d00f      	beq.n	800f910 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d00d      	beq.n	800f912 <tcp_input+0x46a>
 800f8f6:	697b      	ldr	r3, [r7, #20]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d009      	beq.n	800f912 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f8fe:	697b      	ldr	r3, [r7, #20]
 800f900:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	68db      	ldr	r3, [r3, #12]
 800f906:	617b      	str	r3, [r7, #20]
 800f908:	697b      	ldr	r3, [r7, #20]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d1d1      	bne.n	800f8b2 <tcp_input+0x40a>
 800f90e:	e000      	b.n	800f912 <tcp_input+0x46a>
            break;
 800f910:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f912:	697b      	ldr	r3, [r7, #20]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d029      	beq.n	800f96c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f918:	69bb      	ldr	r3, [r7, #24]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d00a      	beq.n	800f934 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	68da      	ldr	r2, [r3, #12]
 800f922:	69bb      	ldr	r3, [r7, #24]
 800f924:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f926:	4b10      	ldr	r3, [pc, #64]	@ (800f968 <tcp_input+0x4c0>)
 800f928:	681a      	ldr	r2, [r3, #0]
 800f92a:	697b      	ldr	r3, [r7, #20]
 800f92c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f92e:	4a0e      	ldr	r2, [pc, #56]	@ (800f968 <tcp_input+0x4c0>)
 800f930:	697b      	ldr	r3, [r7, #20]
 800f932:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f934:	6978      	ldr	r0, [r7, #20]
 800f936:	f000 fa03 	bl	800fd40 <tcp_listen_input>
      }
      pbuf_free(p);
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f7fd fdf2 	bl	800d524 <pbuf_free>
      return;
 800f940:	e1a8      	b.n	800fc94 <tcp_input+0x7ec>
 800f942:	bf00      	nop
 800f944:	2000c800 	.word	0x2000c800
 800f948:	2000957c 	.word	0x2000957c
 800f94c:	08019888 	.word	0x08019888
 800f950:	080199b4 	.word	0x080199b4
 800f954:	080198d4 	.word	0x080198d4
 800f958:	2000c7e4 	.word	0x2000c7e4
 800f95c:	080199e0 	.word	0x080199e0
 800f960:	2000c7e8 	.word	0x2000c7e8
 800f964:	08019a0c 	.word	0x08019a0c
 800f968:	2000c7e0 	.word	0x2000c7e0
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f96c:	69fb      	ldr	r3, [r7, #28]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	f000 8158 	beq.w	800fc24 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f974:	4b95      	ldr	r3, [pc, #596]	@ (800fbcc <tcp_input+0x724>)
 800f976:	2200      	movs	r2, #0
 800f978:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	891a      	ldrh	r2, [r3, #8]
 800f97e:	4b93      	ldr	r3, [pc, #588]	@ (800fbcc <tcp_input+0x724>)
 800f980:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f982:	4a92      	ldr	r2, [pc, #584]	@ (800fbcc <tcp_input+0x724>)
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f988:	4b91      	ldr	r3, [pc, #580]	@ (800fbd0 <tcp_input+0x728>)
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	4a8f      	ldr	r2, [pc, #572]	@ (800fbcc <tcp_input+0x724>)
 800f98e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f990:	4b90      	ldr	r3, [pc, #576]	@ (800fbd4 <tcp_input+0x72c>)
 800f992:	2200      	movs	r2, #0
 800f994:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f996:	4b90      	ldr	r3, [pc, #576]	@ (800fbd8 <tcp_input+0x730>)
 800f998:	2200      	movs	r2, #0
 800f99a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f99c:	4b8f      	ldr	r3, [pc, #572]	@ (800fbdc <tcp_input+0x734>)
 800f99e:	2200      	movs	r2, #0
 800f9a0:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f9a2:	4b8f      	ldr	r3, [pc, #572]	@ (800fbe0 <tcp_input+0x738>)
 800f9a4:	781b      	ldrb	r3, [r3, #0]
 800f9a6:	f003 0308 	and.w	r3, r3, #8
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d006      	beq.n	800f9bc <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	7b5b      	ldrb	r3, [r3, #13]
 800f9b2:	f043 0301 	orr.w	r3, r3, #1
 800f9b6:	b2da      	uxtb	r2, r3
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f9bc:	69fb      	ldr	r3, [r7, #28]
 800f9be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d017      	beq.n	800f9f4 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f9c4:	69f8      	ldr	r0, [r7, #28]
 800f9c6:	f7ff f929 	bl	800ec1c <tcp_process_refused_data>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	f113 0f0d 	cmn.w	r3, #13
 800f9d0:	d007      	beq.n	800f9e2 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f9d2:	69fb      	ldr	r3, [r7, #28]
 800f9d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d00c      	beq.n	800f9f4 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f9da:	4b82      	ldr	r3, [pc, #520]	@ (800fbe4 <tcp_input+0x73c>)
 800f9dc:	881b      	ldrh	r3, [r3, #0]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d008      	beq.n	800f9f4 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f9e2:	69fb      	ldr	r3, [r7, #28]
 800f9e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	f040 80e3 	bne.w	800fbb2 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f9ec:	69f8      	ldr	r0, [r7, #28]
 800f9ee:	f003 f9a7 	bl	8012d40 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f9f2:	e0de      	b.n	800fbb2 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800f9f4:	4a7c      	ldr	r2, [pc, #496]	@ (800fbe8 <tcp_input+0x740>)
 800f9f6:	69fb      	ldr	r3, [r7, #28]
 800f9f8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f9fa:	69f8      	ldr	r0, [r7, #28]
 800f9fc:	f000 fb18 	bl	8010030 <tcp_process>
 800fa00:	4603      	mov	r3, r0
 800fa02:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800fa04:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fa08:	f113 0f0d 	cmn.w	r3, #13
 800fa0c:	f000 80d3 	beq.w	800fbb6 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800fa10:	4b71      	ldr	r3, [pc, #452]	@ (800fbd8 <tcp_input+0x730>)
 800fa12:	781b      	ldrb	r3, [r3, #0]
 800fa14:	f003 0308 	and.w	r3, r3, #8
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d015      	beq.n	800fa48 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800fa1c:	69fb      	ldr	r3, [r7, #28]
 800fa1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d008      	beq.n	800fa38 <tcp_input+0x590>
 800fa26:	69fb      	ldr	r3, [r7, #28]
 800fa28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa2c:	69fa      	ldr	r2, [r7, #28]
 800fa2e:	6912      	ldr	r2, [r2, #16]
 800fa30:	f06f 010d 	mvn.w	r1, #13
 800fa34:	4610      	mov	r0, r2
 800fa36:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fa38:	69f9      	ldr	r1, [r7, #28]
 800fa3a:	486c      	ldr	r0, [pc, #432]	@ (800fbec <tcp_input+0x744>)
 800fa3c:	f7ff fbbc 	bl	800f1b8 <tcp_pcb_remove>
        tcp_free(pcb);
 800fa40:	69f8      	ldr	r0, [r7, #28]
 800fa42:	f7fe f9a7 	bl	800dd94 <tcp_free>
 800fa46:	e0da      	b.n	800fbfe <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800fa4c:	4b63      	ldr	r3, [pc, #396]	@ (800fbdc <tcp_input+0x734>)
 800fa4e:	881b      	ldrh	r3, [r3, #0]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d01d      	beq.n	800fa90 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800fa54:	4b61      	ldr	r3, [pc, #388]	@ (800fbdc <tcp_input+0x734>)
 800fa56:	881b      	ldrh	r3, [r3, #0]
 800fa58:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800fa5a:	69fb      	ldr	r3, [r7, #28]
 800fa5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d00a      	beq.n	800fa7a <tcp_input+0x5d2>
 800fa64:	69fb      	ldr	r3, [r7, #28]
 800fa66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa6a:	69fa      	ldr	r2, [r7, #28]
 800fa6c:	6910      	ldr	r0, [r2, #16]
 800fa6e:	89fa      	ldrh	r2, [r7, #14]
 800fa70:	69f9      	ldr	r1, [r7, #28]
 800fa72:	4798      	blx	r3
 800fa74:	4603      	mov	r3, r0
 800fa76:	74fb      	strb	r3, [r7, #19]
 800fa78:	e001      	b.n	800fa7e <tcp_input+0x5d6>
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fa7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fa82:	f113 0f0d 	cmn.w	r3, #13
 800fa86:	f000 8098 	beq.w	800fbba <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800fa8a:	4b54      	ldr	r3, [pc, #336]	@ (800fbdc <tcp_input+0x734>)
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800fa90:	69f8      	ldr	r0, [r7, #28]
 800fa92:	f000 f915 	bl	800fcc0 <tcp_input_delayed_close>
 800fa96:	4603      	mov	r3, r0
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	f040 8090 	bne.w	800fbbe <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800fa9e:	4b4d      	ldr	r3, [pc, #308]	@ (800fbd4 <tcp_input+0x72c>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d041      	beq.n	800fb2a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800faa6:	69fb      	ldr	r3, [r7, #28]
 800faa8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d006      	beq.n	800fabc <tcp_input+0x614>
 800faae:	4b50      	ldr	r3, [pc, #320]	@ (800fbf0 <tcp_input+0x748>)
 800fab0:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800fab4:	494f      	ldr	r1, [pc, #316]	@ (800fbf4 <tcp_input+0x74c>)
 800fab6:	4850      	ldr	r0, [pc, #320]	@ (800fbf8 <tcp_input+0x750>)
 800fab8:	f007 f8f6 	bl	8016ca8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800fabc:	69fb      	ldr	r3, [r7, #28]
 800fabe:	8b5b      	ldrh	r3, [r3, #26]
 800fac0:	f003 0310 	and.w	r3, r3, #16
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d008      	beq.n	800fada <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800fac8:	4b42      	ldr	r3, [pc, #264]	@ (800fbd4 <tcp_input+0x72c>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	4618      	mov	r0, r3
 800face:	f7fd fd29 	bl	800d524 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800fad2:	69f8      	ldr	r0, [r7, #28]
 800fad4:	f7fe fc46 	bl	800e364 <tcp_abort>
            goto aborted;
 800fad8:	e091      	b.n	800fbfe <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d00c      	beq.n	800fafe <tcp_input+0x656>
 800fae4:	69fb      	ldr	r3, [r7, #28]
 800fae6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	6918      	ldr	r0, [r3, #16]
 800faee:	4b39      	ldr	r3, [pc, #228]	@ (800fbd4 <tcp_input+0x72c>)
 800faf0:	681a      	ldr	r2, [r3, #0]
 800faf2:	2300      	movs	r3, #0
 800faf4:	69f9      	ldr	r1, [r7, #28]
 800faf6:	47a0      	blx	r4
 800faf8:	4603      	mov	r3, r0
 800fafa:	74fb      	strb	r3, [r7, #19]
 800fafc:	e008      	b.n	800fb10 <tcp_input+0x668>
 800fafe:	4b35      	ldr	r3, [pc, #212]	@ (800fbd4 <tcp_input+0x72c>)
 800fb00:	681a      	ldr	r2, [r3, #0]
 800fb02:	2300      	movs	r3, #0
 800fb04:	69f9      	ldr	r1, [r7, #28]
 800fb06:	2000      	movs	r0, #0
 800fb08:	f7ff f95e 	bl	800edc8 <tcp_recv_null>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800fb10:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb14:	f113 0f0d 	cmn.w	r3, #13
 800fb18:	d053      	beq.n	800fbc2 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800fb1a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d003      	beq.n	800fb2a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800fb22:	4b2c      	ldr	r3, [pc, #176]	@ (800fbd4 <tcp_input+0x72c>)
 800fb24:	681a      	ldr	r2, [r3, #0]
 800fb26:	69fb      	ldr	r3, [r7, #28]
 800fb28:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800fb2a:	4b2b      	ldr	r3, [pc, #172]	@ (800fbd8 <tcp_input+0x730>)
 800fb2c:	781b      	ldrb	r3, [r3, #0]
 800fb2e:	f003 0320 	and.w	r3, r3, #32
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d030      	beq.n	800fb98 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800fb36:	69fb      	ldr	r3, [r7, #28]
 800fb38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d009      	beq.n	800fb52 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800fb3e:	69fb      	ldr	r3, [r7, #28]
 800fb40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb42:	7b5a      	ldrb	r2, [r3, #13]
 800fb44:	69fb      	ldr	r3, [r7, #28]
 800fb46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb48:	f042 0220 	orr.w	r2, r2, #32
 800fb4c:	b2d2      	uxtb	r2, r2
 800fb4e:	735a      	strb	r2, [r3, #13]
 800fb50:	e022      	b.n	800fb98 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800fb52:	69fb      	ldr	r3, [r7, #28]
 800fb54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fb56:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800fb5a:	d005      	beq.n	800fb68 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800fb5c:	69fb      	ldr	r3, [r7, #28]
 800fb5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fb60:	3301      	adds	r3, #1
 800fb62:	b29a      	uxth	r2, r3
 800fb64:	69fb      	ldr	r3, [r7, #28]
 800fb66:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800fb68:	69fb      	ldr	r3, [r7, #28]
 800fb6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d00b      	beq.n	800fb8a <tcp_input+0x6e2>
 800fb72:	69fb      	ldr	r3, [r7, #28]
 800fb74:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800fb78:	69fb      	ldr	r3, [r7, #28]
 800fb7a:	6918      	ldr	r0, [r3, #16]
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	2200      	movs	r2, #0
 800fb80:	69f9      	ldr	r1, [r7, #28]
 800fb82:	47a0      	blx	r4
 800fb84:	4603      	mov	r3, r0
 800fb86:	74fb      	strb	r3, [r7, #19]
 800fb88:	e001      	b.n	800fb8e <tcp_input+0x6e6>
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fb8e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb92:	f113 0f0d 	cmn.w	r3, #13
 800fb96:	d016      	beq.n	800fbc6 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800fb98:	4b13      	ldr	r3, [pc, #76]	@ (800fbe8 <tcp_input+0x740>)
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800fb9e:	69f8      	ldr	r0, [r7, #28]
 800fba0:	f000 f88e 	bl	800fcc0 <tcp_input_delayed_close>
 800fba4:	4603      	mov	r3, r0
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d128      	bne.n	800fbfc <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800fbaa:	69f8      	ldr	r0, [r7, #28]
 800fbac:	f002 fac2 	bl	8012134 <tcp_output>
 800fbb0:	e025      	b.n	800fbfe <tcp_input+0x756>
        goto aborted;
 800fbb2:	bf00      	nop
 800fbb4:	e023      	b.n	800fbfe <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800fbb6:	bf00      	nop
 800fbb8:	e021      	b.n	800fbfe <tcp_input+0x756>
              goto aborted;
 800fbba:	bf00      	nop
 800fbbc:	e01f      	b.n	800fbfe <tcp_input+0x756>
          goto aborted;
 800fbbe:	bf00      	nop
 800fbc0:	e01d      	b.n	800fbfe <tcp_input+0x756>
            goto aborted;
 800fbc2:	bf00      	nop
 800fbc4:	e01b      	b.n	800fbfe <tcp_input+0x756>
              goto aborted;
 800fbc6:	bf00      	nop
 800fbc8:	e019      	b.n	800fbfe <tcp_input+0x756>
 800fbca:	bf00      	nop
 800fbcc:	2000c7f0 	.word	0x2000c7f0
 800fbd0:	2000c800 	.word	0x2000c800
 800fbd4:	2000c820 	.word	0x2000c820
 800fbd8:	2000c81d 	.word	0x2000c81d
 800fbdc:	2000c818 	.word	0x2000c818
 800fbe0:	2000c81c 	.word	0x2000c81c
 800fbe4:	2000c81a 	.word	0x2000c81a
 800fbe8:	2000c824 	.word	0x2000c824
 800fbec:	2000c7e4 	.word	0x2000c7e4
 800fbf0:	08019888 	.word	0x08019888
 800fbf4:	08019a3c 	.word	0x08019a3c
 800fbf8:	080198d4 	.word	0x080198d4
          goto aborted;
 800fbfc:	bf00      	nop
    tcp_input_pcb = NULL;
 800fbfe:	4b27      	ldr	r3, [pc, #156]	@ (800fc9c <tcp_input+0x7f4>)
 800fc00:	2200      	movs	r2, #0
 800fc02:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800fc04:	4b26      	ldr	r3, [pc, #152]	@ (800fca0 <tcp_input+0x7f8>)
 800fc06:	2200      	movs	r2, #0
 800fc08:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800fc0a:	4b26      	ldr	r3, [pc, #152]	@ (800fca4 <tcp_input+0x7fc>)
 800fc0c:	685b      	ldr	r3, [r3, #4]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d03f      	beq.n	800fc92 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800fc12:	4b24      	ldr	r3, [pc, #144]	@ (800fca4 <tcp_input+0x7fc>)
 800fc14:	685b      	ldr	r3, [r3, #4]
 800fc16:	4618      	mov	r0, r3
 800fc18:	f7fd fc84 	bl	800d524 <pbuf_free>
      inseg.p = NULL;
 800fc1c:	4b21      	ldr	r3, [pc, #132]	@ (800fca4 <tcp_input+0x7fc>)
 800fc1e:	2200      	movs	r2, #0
 800fc20:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800fc22:	e036      	b.n	800fc92 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800fc24:	4b20      	ldr	r3, [pc, #128]	@ (800fca8 <tcp_input+0x800>)
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	899b      	ldrh	r3, [r3, #12]
 800fc2a:	b29b      	uxth	r3, r3
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	f7fb f89f 	bl	800ad70 <lwip_htons>
 800fc32:	4603      	mov	r3, r0
 800fc34:	b2db      	uxtb	r3, r3
 800fc36:	f003 0304 	and.w	r3, r3, #4
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d118      	bne.n	800fc70 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc3e:	4b1b      	ldr	r3, [pc, #108]	@ (800fcac <tcp_input+0x804>)
 800fc40:	6819      	ldr	r1, [r3, #0]
 800fc42:	4b1b      	ldr	r3, [pc, #108]	@ (800fcb0 <tcp_input+0x808>)
 800fc44:	881b      	ldrh	r3, [r3, #0]
 800fc46:	461a      	mov	r2, r3
 800fc48:	4b1a      	ldr	r3, [pc, #104]	@ (800fcb4 <tcp_input+0x80c>)
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc4e:	4b16      	ldr	r3, [pc, #88]	@ (800fca8 <tcp_input+0x800>)
 800fc50:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc52:	885b      	ldrh	r3, [r3, #2]
 800fc54:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc56:	4a14      	ldr	r2, [pc, #80]	@ (800fca8 <tcp_input+0x800>)
 800fc58:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc5a:	8812      	ldrh	r2, [r2, #0]
 800fc5c:	b292      	uxth	r2, r2
 800fc5e:	9202      	str	r2, [sp, #8]
 800fc60:	9301      	str	r3, [sp, #4]
 800fc62:	4b15      	ldr	r3, [pc, #84]	@ (800fcb8 <tcp_input+0x810>)
 800fc64:	9300      	str	r3, [sp, #0]
 800fc66:	4b15      	ldr	r3, [pc, #84]	@ (800fcbc <tcp_input+0x814>)
 800fc68:	4602      	mov	r2, r0
 800fc6a:	2000      	movs	r0, #0
 800fc6c:	f003 f816 	bl	8012c9c <tcp_rst>
    pbuf_free(p);
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	f7fd fc57 	bl	800d524 <pbuf_free>
  return;
 800fc76:	e00c      	b.n	800fc92 <tcp_input+0x7ea>
    goto dropped;
 800fc78:	bf00      	nop
 800fc7a:	e006      	b.n	800fc8a <tcp_input+0x7e2>
    goto dropped;
 800fc7c:	bf00      	nop
 800fc7e:	e004      	b.n	800fc8a <tcp_input+0x7e2>
    goto dropped;
 800fc80:	bf00      	nop
 800fc82:	e002      	b.n	800fc8a <tcp_input+0x7e2>
      goto dropped;
 800fc84:	bf00      	nop
 800fc86:	e000      	b.n	800fc8a <tcp_input+0x7e2>
      goto dropped;
 800fc88:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f7fd fc4a 	bl	800d524 <pbuf_free>
 800fc90:	e000      	b.n	800fc94 <tcp_input+0x7ec>
  return;
 800fc92:	bf00      	nop
}
 800fc94:	3724      	adds	r7, #36	@ 0x24
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd90      	pop	{r4, r7, pc}
 800fc9a:	bf00      	nop
 800fc9c:	2000c824 	.word	0x2000c824
 800fca0:	2000c820 	.word	0x2000c820
 800fca4:	2000c7f0 	.word	0x2000c7f0
 800fca8:	2000c800 	.word	0x2000c800
 800fcac:	2000c814 	.word	0x2000c814
 800fcb0:	2000c81a 	.word	0x2000c81a
 800fcb4:	2000c810 	.word	0x2000c810
 800fcb8:	2000958c 	.word	0x2000958c
 800fcbc:	20009590 	.word	0x20009590

0800fcc0 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b082      	sub	sp, #8
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d106      	bne.n	800fcdc <tcp_input_delayed_close+0x1c>
 800fcce:	4b17      	ldr	r3, [pc, #92]	@ (800fd2c <tcp_input_delayed_close+0x6c>)
 800fcd0:	f240 225a 	movw	r2, #602	@ 0x25a
 800fcd4:	4916      	ldr	r1, [pc, #88]	@ (800fd30 <tcp_input_delayed_close+0x70>)
 800fcd6:	4817      	ldr	r0, [pc, #92]	@ (800fd34 <tcp_input_delayed_close+0x74>)
 800fcd8:	f006 ffe6 	bl	8016ca8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800fcdc:	4b16      	ldr	r3, [pc, #88]	@ (800fd38 <tcp_input_delayed_close+0x78>)
 800fcde:	781b      	ldrb	r3, [r3, #0]
 800fce0:	f003 0310 	and.w	r3, r3, #16
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d01c      	beq.n	800fd22 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	8b5b      	ldrh	r3, [r3, #26]
 800fcec:	f003 0310 	and.w	r3, r3, #16
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d10d      	bne.n	800fd10 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d008      	beq.n	800fd10 <tcp_input_delayed_close+0x50>
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd04:	687a      	ldr	r2, [r7, #4]
 800fd06:	6912      	ldr	r2, [r2, #16]
 800fd08:	f06f 010e 	mvn.w	r1, #14
 800fd0c:	4610      	mov	r0, r2
 800fd0e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fd10:	6879      	ldr	r1, [r7, #4]
 800fd12:	480a      	ldr	r0, [pc, #40]	@ (800fd3c <tcp_input_delayed_close+0x7c>)
 800fd14:	f7ff fa50 	bl	800f1b8 <tcp_pcb_remove>
    tcp_free(pcb);
 800fd18:	6878      	ldr	r0, [r7, #4]
 800fd1a:	f7fe f83b 	bl	800dd94 <tcp_free>
    return 1;
 800fd1e:	2301      	movs	r3, #1
 800fd20:	e000      	b.n	800fd24 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800fd22:	2300      	movs	r3, #0
}
 800fd24:	4618      	mov	r0, r3
 800fd26:	3708      	adds	r7, #8
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bd80      	pop	{r7, pc}
 800fd2c:	08019888 	.word	0x08019888
 800fd30:	08019a58 	.word	0x08019a58
 800fd34:	080198d4 	.word	0x080198d4
 800fd38:	2000c81d 	.word	0x2000c81d
 800fd3c:	2000c7e4 	.word	0x2000c7e4

0800fd40 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800fd40:	b590      	push	{r4, r7, lr}
 800fd42:	b08b      	sub	sp, #44	@ 0x2c
 800fd44:	af04      	add	r7, sp, #16
 800fd46:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800fd48:	4b6f      	ldr	r3, [pc, #444]	@ (800ff08 <tcp_listen_input+0x1c8>)
 800fd4a:	781b      	ldrb	r3, [r3, #0]
 800fd4c:	f003 0304 	and.w	r3, r3, #4
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	f040 80d2 	bne.w	800fefa <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d106      	bne.n	800fd6a <tcp_listen_input+0x2a>
 800fd5c:	4b6b      	ldr	r3, [pc, #428]	@ (800ff0c <tcp_listen_input+0x1cc>)
 800fd5e:	f240 2281 	movw	r2, #641	@ 0x281
 800fd62:	496b      	ldr	r1, [pc, #428]	@ (800ff10 <tcp_listen_input+0x1d0>)
 800fd64:	486b      	ldr	r0, [pc, #428]	@ (800ff14 <tcp_listen_input+0x1d4>)
 800fd66:	f006 ff9f 	bl	8016ca8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800fd6a:	4b67      	ldr	r3, [pc, #412]	@ (800ff08 <tcp_listen_input+0x1c8>)
 800fd6c:	781b      	ldrb	r3, [r3, #0]
 800fd6e:	f003 0310 	and.w	r3, r3, #16
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d019      	beq.n	800fdaa <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd76:	4b68      	ldr	r3, [pc, #416]	@ (800ff18 <tcp_listen_input+0x1d8>)
 800fd78:	6819      	ldr	r1, [r3, #0]
 800fd7a:	4b68      	ldr	r3, [pc, #416]	@ (800ff1c <tcp_listen_input+0x1dc>)
 800fd7c:	881b      	ldrh	r3, [r3, #0]
 800fd7e:	461a      	mov	r2, r3
 800fd80:	4b67      	ldr	r3, [pc, #412]	@ (800ff20 <tcp_listen_input+0x1e0>)
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd86:	4b67      	ldr	r3, [pc, #412]	@ (800ff24 <tcp_listen_input+0x1e4>)
 800fd88:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd8a:	885b      	ldrh	r3, [r3, #2]
 800fd8c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd8e:	4a65      	ldr	r2, [pc, #404]	@ (800ff24 <tcp_listen_input+0x1e4>)
 800fd90:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd92:	8812      	ldrh	r2, [r2, #0]
 800fd94:	b292      	uxth	r2, r2
 800fd96:	9202      	str	r2, [sp, #8]
 800fd98:	9301      	str	r3, [sp, #4]
 800fd9a:	4b63      	ldr	r3, [pc, #396]	@ (800ff28 <tcp_listen_input+0x1e8>)
 800fd9c:	9300      	str	r3, [sp, #0]
 800fd9e:	4b63      	ldr	r3, [pc, #396]	@ (800ff2c <tcp_listen_input+0x1ec>)
 800fda0:	4602      	mov	r2, r0
 800fda2:	6878      	ldr	r0, [r7, #4]
 800fda4:	f002 ff7a 	bl	8012c9c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800fda8:	e0a9      	b.n	800fefe <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800fdaa:	4b57      	ldr	r3, [pc, #348]	@ (800ff08 <tcp_listen_input+0x1c8>)
 800fdac:	781b      	ldrb	r3, [r3, #0]
 800fdae:	f003 0302 	and.w	r3, r3, #2
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	f000 80a3 	beq.w	800fefe <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	7d5b      	ldrb	r3, [r3, #21]
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7ff f927 	bl	800f010 <tcp_alloc>
 800fdc2:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d111      	bne.n	800fdee <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	699b      	ldr	r3, [r3, #24]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d00a      	beq.n	800fde8 <tcp_listen_input+0xa8>
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	699b      	ldr	r3, [r3, #24]
 800fdd6:	687a      	ldr	r2, [r7, #4]
 800fdd8:	6910      	ldr	r0, [r2, #16]
 800fdda:	f04f 32ff 	mov.w	r2, #4294967295
 800fdde:	2100      	movs	r1, #0
 800fde0:	4798      	blx	r3
 800fde2:	4603      	mov	r3, r0
 800fde4:	73bb      	strb	r3, [r7, #14]
      return;
 800fde6:	e08b      	b.n	800ff00 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fde8:	23f0      	movs	r3, #240	@ 0xf0
 800fdea:	73bb      	strb	r3, [r7, #14]
      return;
 800fdec:	e088      	b.n	800ff00 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800fdee:	4b50      	ldr	r3, [pc, #320]	@ (800ff30 <tcp_listen_input+0x1f0>)
 800fdf0:	695a      	ldr	r2, [r3, #20]
 800fdf2:	697b      	ldr	r3, [r7, #20]
 800fdf4:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800fdf6:	4b4e      	ldr	r3, [pc, #312]	@ (800ff30 <tcp_listen_input+0x1f0>)
 800fdf8:	691a      	ldr	r2, [r3, #16]
 800fdfa:	697b      	ldr	r3, [r7, #20]
 800fdfc:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	8ada      	ldrh	r2, [r3, #22]
 800fe02:	697b      	ldr	r3, [r7, #20]
 800fe04:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800fe06:	4b47      	ldr	r3, [pc, #284]	@ (800ff24 <tcp_listen_input+0x1e4>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	881b      	ldrh	r3, [r3, #0]
 800fe0c:	b29a      	uxth	r2, r3
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800fe12:	697b      	ldr	r3, [r7, #20]
 800fe14:	2203      	movs	r2, #3
 800fe16:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800fe18:	4b41      	ldr	r3, [pc, #260]	@ (800ff20 <tcp_listen_input+0x1e0>)
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	1c5a      	adds	r2, r3, #1
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800fe22:	697b      	ldr	r3, [r7, #20]
 800fe24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fe26:	697b      	ldr	r3, [r7, #20]
 800fe28:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800fe2a:	6978      	ldr	r0, [r7, #20]
 800fe2c:	f7ff fa58 	bl	800f2e0 <tcp_next_iss>
 800fe30:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	693a      	ldr	r2, [r7, #16]
 800fe36:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800fe38:	697b      	ldr	r3, [r7, #20]
 800fe3a:	693a      	ldr	r2, [r7, #16]
 800fe3c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800fe3e:	697b      	ldr	r3, [r7, #20]
 800fe40:	693a      	ldr	r2, [r7, #16]
 800fe42:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800fe44:	697b      	ldr	r3, [r7, #20]
 800fe46:	693a      	ldr	r2, [r7, #16]
 800fe48:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800fe4a:	4b35      	ldr	r3, [pc, #212]	@ (800ff20 <tcp_listen_input+0x1e0>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	1e5a      	subs	r2, r3, #1
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	691a      	ldr	r2, [r3, #16]
 800fe58:	697b      	ldr	r3, [r7, #20]
 800fe5a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	687a      	ldr	r2, [r7, #4]
 800fe60:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	7a5b      	ldrb	r3, [r3, #9]
 800fe66:	f003 030c 	and.w	r3, r3, #12
 800fe6a:	b2da      	uxtb	r2, r3
 800fe6c:	697b      	ldr	r3, [r7, #20]
 800fe6e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	7a1a      	ldrb	r2, [r3, #8]
 800fe74:	697b      	ldr	r3, [r7, #20]
 800fe76:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800fe78:	4b2e      	ldr	r3, [pc, #184]	@ (800ff34 <tcp_listen_input+0x1f4>)
 800fe7a:	681a      	ldr	r2, [r3, #0]
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	60da      	str	r2, [r3, #12]
 800fe80:	4a2c      	ldr	r2, [pc, #176]	@ (800ff34 <tcp_listen_input+0x1f4>)
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	6013      	str	r3, [r2, #0]
 800fe86:	f003 f8cb 	bl	8013020 <tcp_timer_needed>
 800fe8a:	4b2b      	ldr	r3, [pc, #172]	@ (800ff38 <tcp_listen_input+0x1f8>)
 800fe8c:	2201      	movs	r2, #1
 800fe8e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800fe90:	6978      	ldr	r0, [r7, #20]
 800fe92:	f001 fd8b 	bl	80119ac <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800fe96:	4b23      	ldr	r3, [pc, #140]	@ (800ff24 <tcp_listen_input+0x1e4>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	89db      	ldrh	r3, [r3, #14]
 800fe9c:	b29a      	uxth	r2, r3
 800fe9e:	697b      	ldr	r3, [r7, #20]
 800fea0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800fea4:	697b      	ldr	r3, [r7, #20]
 800fea6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800feb0:	697b      	ldr	r3, [r7, #20]
 800feb2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800feb4:	697b      	ldr	r3, [r7, #20]
 800feb6:	3304      	adds	r3, #4
 800feb8:	4618      	mov	r0, r3
 800feba:	f005 f875 	bl	8014fa8 <ip4_route>
 800febe:	4601      	mov	r1, r0
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	3304      	adds	r3, #4
 800fec4:	461a      	mov	r2, r3
 800fec6:	4620      	mov	r0, r4
 800fec8:	f7ff fa30 	bl	800f32c <tcp_eff_send_mss_netif>
 800fecc:	4603      	mov	r3, r0
 800fece:	461a      	mov	r2, r3
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fed4:	2112      	movs	r1, #18
 800fed6:	6978      	ldr	r0, [r7, #20]
 800fed8:	f002 f83e 	bl	8011f58 <tcp_enqueue_flags>
 800fedc:	4603      	mov	r3, r0
 800fede:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d004      	beq.n	800fef2 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800fee8:	2100      	movs	r1, #0
 800feea:	6978      	ldr	r0, [r7, #20]
 800feec:	f7fe f97c 	bl	800e1e8 <tcp_abandon>
      return;
 800fef0:	e006      	b.n	800ff00 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800fef2:	6978      	ldr	r0, [r7, #20]
 800fef4:	f002 f91e 	bl	8012134 <tcp_output>
  return;
 800fef8:	e001      	b.n	800fefe <tcp_listen_input+0x1be>
    return;
 800fefa:	bf00      	nop
 800fefc:	e000      	b.n	800ff00 <tcp_listen_input+0x1c0>
  return;
 800fefe:	bf00      	nop
}
 800ff00:	371c      	adds	r7, #28
 800ff02:	46bd      	mov	sp, r7
 800ff04:	bd90      	pop	{r4, r7, pc}
 800ff06:	bf00      	nop
 800ff08:	2000c81c 	.word	0x2000c81c
 800ff0c:	08019888 	.word	0x08019888
 800ff10:	08019a80 	.word	0x08019a80
 800ff14:	080198d4 	.word	0x080198d4
 800ff18:	2000c814 	.word	0x2000c814
 800ff1c:	2000c81a 	.word	0x2000c81a
 800ff20:	2000c810 	.word	0x2000c810
 800ff24:	2000c800 	.word	0x2000c800
 800ff28:	2000958c 	.word	0x2000958c
 800ff2c:	20009590 	.word	0x20009590
 800ff30:	2000957c 	.word	0x2000957c
 800ff34:	2000c7e4 	.word	0x2000c7e4
 800ff38:	2000c7ec 	.word	0x2000c7ec

0800ff3c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b086      	sub	sp, #24
 800ff40:	af04      	add	r7, sp, #16
 800ff42:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800ff44:	4b2f      	ldr	r3, [pc, #188]	@ (8010004 <tcp_timewait_input+0xc8>)
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	f003 0304 	and.w	r3, r3, #4
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d153      	bne.n	800fff8 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d106      	bne.n	800ff64 <tcp_timewait_input+0x28>
 800ff56:	4b2c      	ldr	r3, [pc, #176]	@ (8010008 <tcp_timewait_input+0xcc>)
 800ff58:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800ff5c:	492b      	ldr	r1, [pc, #172]	@ (801000c <tcp_timewait_input+0xd0>)
 800ff5e:	482c      	ldr	r0, [pc, #176]	@ (8010010 <tcp_timewait_input+0xd4>)
 800ff60:	f006 fea2 	bl	8016ca8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800ff64:	4b27      	ldr	r3, [pc, #156]	@ (8010004 <tcp_timewait_input+0xc8>)
 800ff66:	781b      	ldrb	r3, [r3, #0]
 800ff68:	f003 0302 	and.w	r3, r3, #2
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d02a      	beq.n	800ffc6 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800ff70:	4b28      	ldr	r3, [pc, #160]	@ (8010014 <tcp_timewait_input+0xd8>)
 800ff72:	681a      	ldr	r2, [r3, #0]
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff78:	1ad3      	subs	r3, r2, r3
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	db2d      	blt.n	800ffda <tcp_timewait_input+0x9e>
 800ff7e:	4b25      	ldr	r3, [pc, #148]	@ (8010014 <tcp_timewait_input+0xd8>)
 800ff80:	681a      	ldr	r2, [r3, #0]
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff86:	6879      	ldr	r1, [r7, #4]
 800ff88:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ff8a:	440b      	add	r3, r1
 800ff8c:	1ad3      	subs	r3, r2, r3
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	dc23      	bgt.n	800ffda <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ff92:	4b21      	ldr	r3, [pc, #132]	@ (8010018 <tcp_timewait_input+0xdc>)
 800ff94:	6819      	ldr	r1, [r3, #0]
 800ff96:	4b21      	ldr	r3, [pc, #132]	@ (801001c <tcp_timewait_input+0xe0>)
 800ff98:	881b      	ldrh	r3, [r3, #0]
 800ff9a:	461a      	mov	r2, r3
 800ff9c:	4b1d      	ldr	r3, [pc, #116]	@ (8010014 <tcp_timewait_input+0xd8>)
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ffa2:	4b1f      	ldr	r3, [pc, #124]	@ (8010020 <tcp_timewait_input+0xe4>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ffa6:	885b      	ldrh	r3, [r3, #2]
 800ffa8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ffaa:	4a1d      	ldr	r2, [pc, #116]	@ (8010020 <tcp_timewait_input+0xe4>)
 800ffac:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ffae:	8812      	ldrh	r2, [r2, #0]
 800ffb0:	b292      	uxth	r2, r2
 800ffb2:	9202      	str	r2, [sp, #8]
 800ffb4:	9301      	str	r3, [sp, #4]
 800ffb6:	4b1b      	ldr	r3, [pc, #108]	@ (8010024 <tcp_timewait_input+0xe8>)
 800ffb8:	9300      	str	r3, [sp, #0]
 800ffba:	4b1b      	ldr	r3, [pc, #108]	@ (8010028 <tcp_timewait_input+0xec>)
 800ffbc:	4602      	mov	r2, r0
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f002 fe6c 	bl	8012c9c <tcp_rst>
      return;
 800ffc4:	e01b      	b.n	800fffe <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800ffc6:	4b0f      	ldr	r3, [pc, #60]	@ (8010004 <tcp_timewait_input+0xc8>)
 800ffc8:	781b      	ldrb	r3, [r3, #0]
 800ffca:	f003 0301 	and.w	r3, r3, #1
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d003      	beq.n	800ffda <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800ffd2:	4b16      	ldr	r3, [pc, #88]	@ (801002c <tcp_timewait_input+0xf0>)
 800ffd4:	681a      	ldr	r2, [r3, #0]
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800ffda:	4b10      	ldr	r3, [pc, #64]	@ (801001c <tcp_timewait_input+0xe0>)
 800ffdc:	881b      	ldrh	r3, [r3, #0]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d00c      	beq.n	800fffc <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	8b5b      	ldrh	r3, [r3, #26]
 800ffe6:	f043 0302 	orr.w	r3, r3, #2
 800ffea:	b29a      	uxth	r2, r3
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800fff0:	6878      	ldr	r0, [r7, #4]
 800fff2:	f002 f89f 	bl	8012134 <tcp_output>
  }
  return;
 800fff6:	e001      	b.n	800fffc <tcp_timewait_input+0xc0>
    return;
 800fff8:	bf00      	nop
 800fffa:	e000      	b.n	800fffe <tcp_timewait_input+0xc2>
  return;
 800fffc:	bf00      	nop
}
 800fffe:	3708      	adds	r7, #8
 8010000:	46bd      	mov	sp, r7
 8010002:	bd80      	pop	{r7, pc}
 8010004:	2000c81c 	.word	0x2000c81c
 8010008:	08019888 	.word	0x08019888
 801000c:	08019aa0 	.word	0x08019aa0
 8010010:	080198d4 	.word	0x080198d4
 8010014:	2000c810 	.word	0x2000c810
 8010018:	2000c814 	.word	0x2000c814
 801001c:	2000c81a 	.word	0x2000c81a
 8010020:	2000c800 	.word	0x2000c800
 8010024:	2000958c 	.word	0x2000958c
 8010028:	20009590 	.word	0x20009590
 801002c:	2000c7d8 	.word	0x2000c7d8

08010030 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8010030:	b590      	push	{r4, r7, lr}
 8010032:	b08d      	sub	sp, #52	@ 0x34
 8010034:	af04      	add	r7, sp, #16
 8010036:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8010038:	2300      	movs	r3, #0
 801003a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801003c:	2300      	movs	r3, #0
 801003e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d106      	bne.n	8010054 <tcp_process+0x24>
 8010046:	4b9d      	ldr	r3, [pc, #628]	@ (80102bc <tcp_process+0x28c>)
 8010048:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801004c:	499c      	ldr	r1, [pc, #624]	@ (80102c0 <tcp_process+0x290>)
 801004e:	489d      	ldr	r0, [pc, #628]	@ (80102c4 <tcp_process+0x294>)
 8010050:	f006 fe2a 	bl	8016ca8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8010054:	4b9c      	ldr	r3, [pc, #624]	@ (80102c8 <tcp_process+0x298>)
 8010056:	781b      	ldrb	r3, [r3, #0]
 8010058:	f003 0304 	and.w	r3, r3, #4
 801005c:	2b00      	cmp	r3, #0
 801005e:	d04e      	beq.n	80100fe <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	7d1b      	ldrb	r3, [r3, #20]
 8010064:	2b02      	cmp	r3, #2
 8010066:	d108      	bne.n	801007a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801006c:	4b97      	ldr	r3, [pc, #604]	@ (80102cc <tcp_process+0x29c>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	429a      	cmp	r2, r3
 8010072:	d123      	bne.n	80100bc <tcp_process+0x8c>
        acceptable = 1;
 8010074:	2301      	movs	r3, #1
 8010076:	76fb      	strb	r3, [r7, #27]
 8010078:	e020      	b.n	80100bc <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801007e:	4b94      	ldr	r3, [pc, #592]	@ (80102d0 <tcp_process+0x2a0>)
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	429a      	cmp	r2, r3
 8010084:	d102      	bne.n	801008c <tcp_process+0x5c>
        acceptable = 1;
 8010086:	2301      	movs	r3, #1
 8010088:	76fb      	strb	r3, [r7, #27]
 801008a:	e017      	b.n	80100bc <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801008c:	4b90      	ldr	r3, [pc, #576]	@ (80102d0 <tcp_process+0x2a0>)
 801008e:	681a      	ldr	r2, [r3, #0]
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010094:	1ad3      	subs	r3, r2, r3
 8010096:	2b00      	cmp	r3, #0
 8010098:	db10      	blt.n	80100bc <tcp_process+0x8c>
 801009a:	4b8d      	ldr	r3, [pc, #564]	@ (80102d0 <tcp_process+0x2a0>)
 801009c:	681a      	ldr	r2, [r3, #0]
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100a2:	6879      	ldr	r1, [r7, #4]
 80100a4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80100a6:	440b      	add	r3, r1
 80100a8:	1ad3      	subs	r3, r2, r3
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	dc06      	bgt.n	80100bc <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	8b5b      	ldrh	r3, [r3, #26]
 80100b2:	f043 0302 	orr.w	r3, r3, #2
 80100b6:	b29a      	uxth	r2, r3
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80100bc:	7efb      	ldrb	r3, [r7, #27]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d01b      	beq.n	80100fa <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	7d1b      	ldrb	r3, [r3, #20]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d106      	bne.n	80100d8 <tcp_process+0xa8>
 80100ca:	4b7c      	ldr	r3, [pc, #496]	@ (80102bc <tcp_process+0x28c>)
 80100cc:	f44f 724e 	mov.w	r2, #824	@ 0x338
 80100d0:	4980      	ldr	r1, [pc, #512]	@ (80102d4 <tcp_process+0x2a4>)
 80100d2:	487c      	ldr	r0, [pc, #496]	@ (80102c4 <tcp_process+0x294>)
 80100d4:	f006 fde8 	bl	8016ca8 <iprintf>
      recv_flags |= TF_RESET;
 80100d8:	4b7f      	ldr	r3, [pc, #508]	@ (80102d8 <tcp_process+0x2a8>)
 80100da:	781b      	ldrb	r3, [r3, #0]
 80100dc:	f043 0308 	orr.w	r3, r3, #8
 80100e0:	b2da      	uxtb	r2, r3
 80100e2:	4b7d      	ldr	r3, [pc, #500]	@ (80102d8 <tcp_process+0x2a8>)
 80100e4:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	8b5b      	ldrh	r3, [r3, #26]
 80100ea:	f023 0301 	bic.w	r3, r3, #1
 80100ee:	b29a      	uxth	r2, r3
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80100f4:	f06f 030d 	mvn.w	r3, #13
 80100f8:	e37a      	b.n	80107f0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80100fa:	2300      	movs	r3, #0
 80100fc:	e378      	b.n	80107f0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80100fe:	4b72      	ldr	r3, [pc, #456]	@ (80102c8 <tcp_process+0x298>)
 8010100:	781b      	ldrb	r3, [r3, #0]
 8010102:	f003 0302 	and.w	r3, r3, #2
 8010106:	2b00      	cmp	r3, #0
 8010108:	d010      	beq.n	801012c <tcp_process+0xfc>
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	7d1b      	ldrb	r3, [r3, #20]
 801010e:	2b02      	cmp	r3, #2
 8010110:	d00c      	beq.n	801012c <tcp_process+0xfc>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	7d1b      	ldrb	r3, [r3, #20]
 8010116:	2b03      	cmp	r3, #3
 8010118:	d008      	beq.n	801012c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	8b5b      	ldrh	r3, [r3, #26]
 801011e:	f043 0302 	orr.w	r3, r3, #2
 8010122:	b29a      	uxth	r2, r3
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8010128:	2300      	movs	r3, #0
 801012a:	e361      	b.n	80107f0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	8b5b      	ldrh	r3, [r3, #26]
 8010130:	f003 0310 	and.w	r3, r3, #16
 8010134:	2b00      	cmp	r3, #0
 8010136:	d103      	bne.n	8010140 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8010138:	4b68      	ldr	r3, [pc, #416]	@ (80102dc <tcp_process+0x2ac>)
 801013a:	681a      	ldr	r2, [r3, #0]
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	2200      	movs	r2, #0
 8010144:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2200      	movs	r2, #0
 801014c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f001 fc2b 	bl	80119ac <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	7d1b      	ldrb	r3, [r3, #20]
 801015a:	3b02      	subs	r3, #2
 801015c:	2b07      	cmp	r3, #7
 801015e:	f200 8337 	bhi.w	80107d0 <tcp_process+0x7a0>
 8010162:	a201      	add	r2, pc, #4	@ (adr r2, 8010168 <tcp_process+0x138>)
 8010164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010168:	08010189 	.word	0x08010189
 801016c:	080103b9 	.word	0x080103b9
 8010170:	08010531 	.word	0x08010531
 8010174:	0801055b 	.word	0x0801055b
 8010178:	0801067f 	.word	0x0801067f
 801017c:	08010531 	.word	0x08010531
 8010180:	0801070b 	.word	0x0801070b
 8010184:	0801079b 	.word	0x0801079b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8010188:	4b4f      	ldr	r3, [pc, #316]	@ (80102c8 <tcp_process+0x298>)
 801018a:	781b      	ldrb	r3, [r3, #0]
 801018c:	f003 0310 	and.w	r3, r3, #16
 8010190:	2b00      	cmp	r3, #0
 8010192:	f000 80e4 	beq.w	801035e <tcp_process+0x32e>
 8010196:	4b4c      	ldr	r3, [pc, #304]	@ (80102c8 <tcp_process+0x298>)
 8010198:	781b      	ldrb	r3, [r3, #0]
 801019a:	f003 0302 	and.w	r3, r3, #2
 801019e:	2b00      	cmp	r3, #0
 80101a0:	f000 80dd 	beq.w	801035e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a8:	1c5a      	adds	r2, r3, #1
 80101aa:	4b48      	ldr	r3, [pc, #288]	@ (80102cc <tcp_process+0x29c>)
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	429a      	cmp	r2, r3
 80101b0:	f040 80d5 	bne.w	801035e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80101b4:	4b46      	ldr	r3, [pc, #280]	@ (80102d0 <tcp_process+0x2a0>)
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	1c5a      	adds	r2, r3, #1
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 80101c6:	4b41      	ldr	r3, [pc, #260]	@ (80102cc <tcp_process+0x29c>)
 80101c8:	681a      	ldr	r2, [r3, #0]
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80101ce:	4b44      	ldr	r3, [pc, #272]	@ (80102e0 <tcp_process+0x2b0>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	89db      	ldrh	r3, [r3, #14]
 80101d4:	b29a      	uxth	r2, r3
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80101e8:	4b39      	ldr	r3, [pc, #228]	@ (80102d0 <tcp_process+0x2a0>)
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	1e5a      	subs	r2, r3, #1
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	2204      	movs	r2, #4
 80101f6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	3304      	adds	r3, #4
 8010200:	4618      	mov	r0, r3
 8010202:	f004 fed1 	bl	8014fa8 <ip4_route>
 8010206:	4601      	mov	r1, r0
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	3304      	adds	r3, #4
 801020c:	461a      	mov	r2, r3
 801020e:	4620      	mov	r0, r4
 8010210:	f7ff f88c 	bl	800f32c <tcp_eff_send_mss_netif>
 8010214:	4603      	mov	r3, r0
 8010216:	461a      	mov	r2, r3
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010220:	009a      	lsls	r2, r3, #2
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010226:	005b      	lsls	r3, r3, #1
 8010228:	f241 111c 	movw	r1, #4380	@ 0x111c
 801022c:	428b      	cmp	r3, r1
 801022e:	bf38      	it	cc
 8010230:	460b      	movcc	r3, r1
 8010232:	429a      	cmp	r2, r3
 8010234:	d204      	bcs.n	8010240 <tcp_process+0x210>
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801023a:	009b      	lsls	r3, r3, #2
 801023c:	b29b      	uxth	r3, r3
 801023e:	e00d      	b.n	801025c <tcp_process+0x22c>
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010244:	005b      	lsls	r3, r3, #1
 8010246:	f241 121c 	movw	r2, #4380	@ 0x111c
 801024a:	4293      	cmp	r3, r2
 801024c:	d904      	bls.n	8010258 <tcp_process+0x228>
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010252:	005b      	lsls	r3, r3, #1
 8010254:	b29b      	uxth	r3, r3
 8010256:	e001      	b.n	801025c <tcp_process+0x22c>
 8010258:	f241 131c 	movw	r3, #4380	@ 0x111c
 801025c:	687a      	ldr	r2, [r7, #4]
 801025e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010268:	2b00      	cmp	r3, #0
 801026a:	d106      	bne.n	801027a <tcp_process+0x24a>
 801026c:	4b13      	ldr	r3, [pc, #76]	@ (80102bc <tcp_process+0x28c>)
 801026e:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8010272:	491c      	ldr	r1, [pc, #112]	@ (80102e4 <tcp_process+0x2b4>)
 8010274:	4813      	ldr	r0, [pc, #76]	@ (80102c4 <tcp_process+0x294>)
 8010276:	f006 fd17 	bl	8016ca8 <iprintf>
        --pcb->snd_queuelen;
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010280:	3b01      	subs	r3, #1
 8010282:	b29a      	uxth	r2, r3
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801028e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8010290:	69fb      	ldr	r3, [r7, #28]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d12a      	bne.n	80102ec <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801029a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801029c:	69fb      	ldr	r3, [r7, #28]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d106      	bne.n	80102b0 <tcp_process+0x280>
 80102a2:	4b06      	ldr	r3, [pc, #24]	@ (80102bc <tcp_process+0x28c>)
 80102a4:	f44f 725d 	mov.w	r2, #884	@ 0x374
 80102a8:	490f      	ldr	r1, [pc, #60]	@ (80102e8 <tcp_process+0x2b8>)
 80102aa:	4806      	ldr	r0, [pc, #24]	@ (80102c4 <tcp_process+0x294>)
 80102ac:	f006 fcfc 	bl	8016ca8 <iprintf>
          pcb->unsent = rseg->next;
 80102b0:	69fb      	ldr	r3, [r7, #28]
 80102b2:	681a      	ldr	r2, [r3, #0]
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80102b8:	e01c      	b.n	80102f4 <tcp_process+0x2c4>
 80102ba:	bf00      	nop
 80102bc:	08019888 	.word	0x08019888
 80102c0:	08019ac0 	.word	0x08019ac0
 80102c4:	080198d4 	.word	0x080198d4
 80102c8:	2000c81c 	.word	0x2000c81c
 80102cc:	2000c814 	.word	0x2000c814
 80102d0:	2000c810 	.word	0x2000c810
 80102d4:	08019adc 	.word	0x08019adc
 80102d8:	2000c81d 	.word	0x2000c81d
 80102dc:	2000c7d8 	.word	0x2000c7d8
 80102e0:	2000c800 	.word	0x2000c800
 80102e4:	08019afc 	.word	0x08019afc
 80102e8:	08019b14 	.word	0x08019b14
        } else {
          pcb->unacked = rseg->next;
 80102ec:	69fb      	ldr	r3, [r7, #28]
 80102ee:	681a      	ldr	r2, [r3, #0]
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 80102f4:	69f8      	ldr	r0, [r7, #28]
 80102f6:	f7fe fd22 	bl	800ed3e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d104      	bne.n	801030c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010308:	861a      	strh	r2, [r3, #48]	@ 0x30
 801030a:	e006      	b.n	801031a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2200      	movs	r2, #0
 8010310:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2200      	movs	r2, #0
 8010316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010320:	2b00      	cmp	r3, #0
 8010322:	d00a      	beq.n	801033a <tcp_process+0x30a>
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801032a:	687a      	ldr	r2, [r7, #4]
 801032c:	6910      	ldr	r0, [r2, #16]
 801032e:	2200      	movs	r2, #0
 8010330:	6879      	ldr	r1, [r7, #4]
 8010332:	4798      	blx	r3
 8010334:	4603      	mov	r3, r0
 8010336:	76bb      	strb	r3, [r7, #26]
 8010338:	e001      	b.n	801033e <tcp_process+0x30e>
 801033a:	2300      	movs	r3, #0
 801033c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801033e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010342:	f113 0f0d 	cmn.w	r3, #13
 8010346:	d102      	bne.n	801034e <tcp_process+0x31e>
          return ERR_ABRT;
 8010348:	f06f 030c 	mvn.w	r3, #12
 801034c:	e250      	b.n	80107f0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	8b5b      	ldrh	r3, [r3, #26]
 8010352:	f043 0302 	orr.w	r3, r3, #2
 8010356:	b29a      	uxth	r2, r3
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801035c:	e23a      	b.n	80107d4 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801035e:	4b98      	ldr	r3, [pc, #608]	@ (80105c0 <tcp_process+0x590>)
 8010360:	781b      	ldrb	r3, [r3, #0]
 8010362:	f003 0310 	and.w	r3, r3, #16
 8010366:	2b00      	cmp	r3, #0
 8010368:	f000 8234 	beq.w	80107d4 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801036c:	4b95      	ldr	r3, [pc, #596]	@ (80105c4 <tcp_process+0x594>)
 801036e:	6819      	ldr	r1, [r3, #0]
 8010370:	4b95      	ldr	r3, [pc, #596]	@ (80105c8 <tcp_process+0x598>)
 8010372:	881b      	ldrh	r3, [r3, #0]
 8010374:	461a      	mov	r2, r3
 8010376:	4b95      	ldr	r3, [pc, #596]	@ (80105cc <tcp_process+0x59c>)
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801037c:	4b94      	ldr	r3, [pc, #592]	@ (80105d0 <tcp_process+0x5a0>)
 801037e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010380:	885b      	ldrh	r3, [r3, #2]
 8010382:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010384:	4a92      	ldr	r2, [pc, #584]	@ (80105d0 <tcp_process+0x5a0>)
 8010386:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010388:	8812      	ldrh	r2, [r2, #0]
 801038a:	b292      	uxth	r2, r2
 801038c:	9202      	str	r2, [sp, #8]
 801038e:	9301      	str	r3, [sp, #4]
 8010390:	4b90      	ldr	r3, [pc, #576]	@ (80105d4 <tcp_process+0x5a4>)
 8010392:	9300      	str	r3, [sp, #0]
 8010394:	4b90      	ldr	r3, [pc, #576]	@ (80105d8 <tcp_process+0x5a8>)
 8010396:	4602      	mov	r2, r0
 8010398:	6878      	ldr	r0, [r7, #4]
 801039a:	f002 fc7f 	bl	8012c9c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80103a4:	2b05      	cmp	r3, #5
 80103a6:	f200 8215 	bhi.w	80107d4 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	2200      	movs	r2, #0
 80103ae:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f002 fa4b 	bl	801284c <tcp_rexmit_rto>
      break;
 80103b6:	e20d      	b.n	80107d4 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80103b8:	4b81      	ldr	r3, [pc, #516]	@ (80105c0 <tcp_process+0x590>)
 80103ba:	781b      	ldrb	r3, [r3, #0]
 80103bc:	f003 0310 	and.w	r3, r3, #16
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	f000 80a1 	beq.w	8010508 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80103c6:	4b7f      	ldr	r3, [pc, #508]	@ (80105c4 <tcp_process+0x594>)
 80103c8:	681a      	ldr	r2, [r3, #0]
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103ce:	1ad3      	subs	r3, r2, r3
 80103d0:	3b01      	subs	r3, #1
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	db7e      	blt.n	80104d4 <tcp_process+0x4a4>
 80103d6:	4b7b      	ldr	r3, [pc, #492]	@ (80105c4 <tcp_process+0x594>)
 80103d8:	681a      	ldr	r2, [r3, #0]
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103de:	1ad3      	subs	r3, r2, r3
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	dc77      	bgt.n	80104d4 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2204      	movs	r2, #4
 80103e8:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d102      	bne.n	80103f8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80103f2:	23fa      	movs	r3, #250	@ 0xfa
 80103f4:	76bb      	strb	r3, [r7, #26]
 80103f6:	e01d      	b.n	8010434 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80103fc:	699b      	ldr	r3, [r3, #24]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d106      	bne.n	8010410 <tcp_process+0x3e0>
 8010402:	4b76      	ldr	r3, [pc, #472]	@ (80105dc <tcp_process+0x5ac>)
 8010404:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8010408:	4975      	ldr	r1, [pc, #468]	@ (80105e0 <tcp_process+0x5b0>)
 801040a:	4876      	ldr	r0, [pc, #472]	@ (80105e4 <tcp_process+0x5b4>)
 801040c:	f006 fc4c 	bl	8016ca8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010414:	699b      	ldr	r3, [r3, #24]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d00a      	beq.n	8010430 <tcp_process+0x400>
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801041e:	699b      	ldr	r3, [r3, #24]
 8010420:	687a      	ldr	r2, [r7, #4]
 8010422:	6910      	ldr	r0, [r2, #16]
 8010424:	2200      	movs	r2, #0
 8010426:	6879      	ldr	r1, [r7, #4]
 8010428:	4798      	blx	r3
 801042a:	4603      	mov	r3, r0
 801042c:	76bb      	strb	r3, [r7, #26]
 801042e:	e001      	b.n	8010434 <tcp_process+0x404>
 8010430:	23f0      	movs	r3, #240	@ 0xf0
 8010432:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8010434:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d00a      	beq.n	8010452 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801043c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010440:	f113 0f0d 	cmn.w	r3, #13
 8010444:	d002      	beq.n	801044c <tcp_process+0x41c>
              tcp_abort(pcb);
 8010446:	6878      	ldr	r0, [r7, #4]
 8010448:	f7fd ff8c 	bl	800e364 <tcp_abort>
            }
            return ERR_ABRT;
 801044c:	f06f 030c 	mvn.w	r3, #12
 8010450:	e1ce      	b.n	80107f0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8010452:	6878      	ldr	r0, [r7, #4]
 8010454:	f000 fae0 	bl	8010a18 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8010458:	4b63      	ldr	r3, [pc, #396]	@ (80105e8 <tcp_process+0x5b8>)
 801045a:	881b      	ldrh	r3, [r3, #0]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d005      	beq.n	801046c <tcp_process+0x43c>
            recv_acked--;
 8010460:	4b61      	ldr	r3, [pc, #388]	@ (80105e8 <tcp_process+0x5b8>)
 8010462:	881b      	ldrh	r3, [r3, #0]
 8010464:	3b01      	subs	r3, #1
 8010466:	b29a      	uxth	r2, r3
 8010468:	4b5f      	ldr	r3, [pc, #380]	@ (80105e8 <tcp_process+0x5b8>)
 801046a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010470:	009a      	lsls	r2, r3, #2
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010476:	005b      	lsls	r3, r3, #1
 8010478:	f241 111c 	movw	r1, #4380	@ 0x111c
 801047c:	428b      	cmp	r3, r1
 801047e:	bf38      	it	cc
 8010480:	460b      	movcc	r3, r1
 8010482:	429a      	cmp	r2, r3
 8010484:	d204      	bcs.n	8010490 <tcp_process+0x460>
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801048a:	009b      	lsls	r3, r3, #2
 801048c:	b29b      	uxth	r3, r3
 801048e:	e00d      	b.n	80104ac <tcp_process+0x47c>
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010494:	005b      	lsls	r3, r3, #1
 8010496:	f241 121c 	movw	r2, #4380	@ 0x111c
 801049a:	4293      	cmp	r3, r2
 801049c:	d904      	bls.n	80104a8 <tcp_process+0x478>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80104a2:	005b      	lsls	r3, r3, #1
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	e001      	b.n	80104ac <tcp_process+0x47c>
 80104a8:	f241 131c 	movw	r3, #4380	@ 0x111c
 80104ac:	687a      	ldr	r2, [r7, #4]
 80104ae:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80104b2:	4b4e      	ldr	r3, [pc, #312]	@ (80105ec <tcp_process+0x5bc>)
 80104b4:	781b      	ldrb	r3, [r3, #0]
 80104b6:	f003 0320 	and.w	r3, r3, #32
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d037      	beq.n	801052e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	8b5b      	ldrh	r3, [r3, #26]
 80104c2:	f043 0302 	orr.w	r3, r3, #2
 80104c6:	b29a      	uxth	r2, r3
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2207      	movs	r2, #7
 80104d0:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80104d2:	e02c      	b.n	801052e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104d4:	4b3b      	ldr	r3, [pc, #236]	@ (80105c4 <tcp_process+0x594>)
 80104d6:	6819      	ldr	r1, [r3, #0]
 80104d8:	4b3b      	ldr	r3, [pc, #236]	@ (80105c8 <tcp_process+0x598>)
 80104da:	881b      	ldrh	r3, [r3, #0]
 80104dc:	461a      	mov	r2, r3
 80104de:	4b3b      	ldr	r3, [pc, #236]	@ (80105cc <tcp_process+0x59c>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80104e4:	4b3a      	ldr	r3, [pc, #232]	@ (80105d0 <tcp_process+0x5a0>)
 80104e6:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104e8:	885b      	ldrh	r3, [r3, #2]
 80104ea:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80104ec:	4a38      	ldr	r2, [pc, #224]	@ (80105d0 <tcp_process+0x5a0>)
 80104ee:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104f0:	8812      	ldrh	r2, [r2, #0]
 80104f2:	b292      	uxth	r2, r2
 80104f4:	9202      	str	r2, [sp, #8]
 80104f6:	9301      	str	r3, [sp, #4]
 80104f8:	4b36      	ldr	r3, [pc, #216]	@ (80105d4 <tcp_process+0x5a4>)
 80104fa:	9300      	str	r3, [sp, #0]
 80104fc:	4b36      	ldr	r3, [pc, #216]	@ (80105d8 <tcp_process+0x5a8>)
 80104fe:	4602      	mov	r2, r0
 8010500:	6878      	ldr	r0, [r7, #4]
 8010502:	f002 fbcb 	bl	8012c9c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010506:	e167      	b.n	80107d8 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010508:	4b2d      	ldr	r3, [pc, #180]	@ (80105c0 <tcp_process+0x590>)
 801050a:	781b      	ldrb	r3, [r3, #0]
 801050c:	f003 0302 	and.w	r3, r3, #2
 8010510:	2b00      	cmp	r3, #0
 8010512:	f000 8161 	beq.w	80107d8 <tcp_process+0x7a8>
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801051a:	1e5a      	subs	r2, r3, #1
 801051c:	4b2b      	ldr	r3, [pc, #172]	@ (80105cc <tcp_process+0x59c>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	429a      	cmp	r2, r3
 8010522:	f040 8159 	bne.w	80107d8 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f002 f9b2 	bl	8012890 <tcp_rexmit>
      break;
 801052c:	e154      	b.n	80107d8 <tcp_process+0x7a8>
 801052e:	e153      	b.n	80107d8 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8010530:	6878      	ldr	r0, [r7, #4]
 8010532:	f000 fa71 	bl	8010a18 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8010536:	4b2d      	ldr	r3, [pc, #180]	@ (80105ec <tcp_process+0x5bc>)
 8010538:	781b      	ldrb	r3, [r3, #0]
 801053a:	f003 0320 	and.w	r3, r3, #32
 801053e:	2b00      	cmp	r3, #0
 8010540:	f000 814c 	beq.w	80107dc <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	8b5b      	ldrh	r3, [r3, #26]
 8010548:	f043 0302 	orr.w	r3, r3, #2
 801054c:	b29a      	uxth	r2, r3
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2207      	movs	r2, #7
 8010556:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010558:	e140      	b.n	80107dc <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f000 fa5c 	bl	8010a18 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010560:	4b22      	ldr	r3, [pc, #136]	@ (80105ec <tcp_process+0x5bc>)
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	f003 0320 	and.w	r3, r3, #32
 8010568:	2b00      	cmp	r3, #0
 801056a:	d071      	beq.n	8010650 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801056c:	4b14      	ldr	r3, [pc, #80]	@ (80105c0 <tcp_process+0x590>)
 801056e:	781b      	ldrb	r3, [r3, #0]
 8010570:	f003 0310 	and.w	r3, r3, #16
 8010574:	2b00      	cmp	r3, #0
 8010576:	d060      	beq.n	801063a <tcp_process+0x60a>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801057c:	4b11      	ldr	r3, [pc, #68]	@ (80105c4 <tcp_process+0x594>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	429a      	cmp	r2, r3
 8010582:	d15a      	bne.n	801063a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010588:	2b00      	cmp	r3, #0
 801058a:	d156      	bne.n	801063a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	8b5b      	ldrh	r3, [r3, #26]
 8010590:	f043 0302 	orr.w	r3, r3, #2
 8010594:	b29a      	uxth	r2, r3
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801059a:	6878      	ldr	r0, [r7, #4]
 801059c:	f7fe fdbc 	bl	800f118 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80105a0:	4b13      	ldr	r3, [pc, #76]	@ (80105f0 <tcp_process+0x5c0>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	687a      	ldr	r2, [r7, #4]
 80105a6:	429a      	cmp	r2, r3
 80105a8:	d105      	bne.n	80105b6 <tcp_process+0x586>
 80105aa:	4b11      	ldr	r3, [pc, #68]	@ (80105f0 <tcp_process+0x5c0>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	68db      	ldr	r3, [r3, #12]
 80105b0:	4a0f      	ldr	r2, [pc, #60]	@ (80105f0 <tcp_process+0x5c0>)
 80105b2:	6013      	str	r3, [r2, #0]
 80105b4:	e02e      	b.n	8010614 <tcp_process+0x5e4>
 80105b6:	4b0e      	ldr	r3, [pc, #56]	@ (80105f0 <tcp_process+0x5c0>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	617b      	str	r3, [r7, #20]
 80105bc:	e027      	b.n	801060e <tcp_process+0x5de>
 80105be:	bf00      	nop
 80105c0:	2000c81c 	.word	0x2000c81c
 80105c4:	2000c814 	.word	0x2000c814
 80105c8:	2000c81a 	.word	0x2000c81a
 80105cc:	2000c810 	.word	0x2000c810
 80105d0:	2000c800 	.word	0x2000c800
 80105d4:	2000958c 	.word	0x2000958c
 80105d8:	20009590 	.word	0x20009590
 80105dc:	08019888 	.word	0x08019888
 80105e0:	08019b28 	.word	0x08019b28
 80105e4:	080198d4 	.word	0x080198d4
 80105e8:	2000c818 	.word	0x2000c818
 80105ec:	2000c81d 	.word	0x2000c81d
 80105f0:	2000c7e4 	.word	0x2000c7e4
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	68db      	ldr	r3, [r3, #12]
 80105f8:	687a      	ldr	r2, [r7, #4]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d104      	bne.n	8010608 <tcp_process+0x5d8>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	68da      	ldr	r2, [r3, #12]
 8010602:	697b      	ldr	r3, [r7, #20]
 8010604:	60da      	str	r2, [r3, #12]
 8010606:	e005      	b.n	8010614 <tcp_process+0x5e4>
 8010608:	697b      	ldr	r3, [r7, #20]
 801060a:	68db      	ldr	r3, [r3, #12]
 801060c:	617b      	str	r3, [r7, #20]
 801060e:	697b      	ldr	r3, [r7, #20]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d1ef      	bne.n	80105f4 <tcp_process+0x5c4>
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	2200      	movs	r2, #0
 8010618:	60da      	str	r2, [r3, #12]
 801061a:	4b77      	ldr	r3, [pc, #476]	@ (80107f8 <tcp_process+0x7c8>)
 801061c:	2201      	movs	r2, #1
 801061e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	220a      	movs	r2, #10
 8010624:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8010626:	4b75      	ldr	r3, [pc, #468]	@ (80107fc <tcp_process+0x7cc>)
 8010628:	681a      	ldr	r2, [r3, #0]
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	60da      	str	r2, [r3, #12]
 801062e:	4a73      	ldr	r2, [pc, #460]	@ (80107fc <tcp_process+0x7cc>)
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	6013      	str	r3, [r2, #0]
 8010634:	f002 fcf4 	bl	8013020 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8010638:	e0d2      	b.n	80107e0 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	8b5b      	ldrh	r3, [r3, #26]
 801063e:	f043 0302 	orr.w	r3, r3, #2
 8010642:	b29a      	uxth	r2, r3
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2208      	movs	r2, #8
 801064c:	751a      	strb	r2, [r3, #20]
      break;
 801064e:	e0c7      	b.n	80107e0 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010650:	4b6b      	ldr	r3, [pc, #428]	@ (8010800 <tcp_process+0x7d0>)
 8010652:	781b      	ldrb	r3, [r3, #0]
 8010654:	f003 0310 	and.w	r3, r3, #16
 8010658:	2b00      	cmp	r3, #0
 801065a:	f000 80c1 	beq.w	80107e0 <tcp_process+0x7b0>
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010662:	4b68      	ldr	r3, [pc, #416]	@ (8010804 <tcp_process+0x7d4>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	429a      	cmp	r2, r3
 8010668:	f040 80ba 	bne.w	80107e0 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010670:	2b00      	cmp	r3, #0
 8010672:	f040 80b5 	bne.w	80107e0 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	2206      	movs	r2, #6
 801067a:	751a      	strb	r2, [r3, #20]
      break;
 801067c:	e0b0      	b.n	80107e0 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f000 f9ca 	bl	8010a18 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010684:	4b60      	ldr	r3, [pc, #384]	@ (8010808 <tcp_process+0x7d8>)
 8010686:	781b      	ldrb	r3, [r3, #0]
 8010688:	f003 0320 	and.w	r3, r3, #32
 801068c:	2b00      	cmp	r3, #0
 801068e:	f000 80a9 	beq.w	80107e4 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	8b5b      	ldrh	r3, [r3, #26]
 8010696:	f043 0302 	orr.w	r3, r3, #2
 801069a:	b29a      	uxth	r2, r3
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f7fe fd39 	bl	800f118 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80106a6:	4b59      	ldr	r3, [pc, #356]	@ (801080c <tcp_process+0x7dc>)
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	687a      	ldr	r2, [r7, #4]
 80106ac:	429a      	cmp	r2, r3
 80106ae:	d105      	bne.n	80106bc <tcp_process+0x68c>
 80106b0:	4b56      	ldr	r3, [pc, #344]	@ (801080c <tcp_process+0x7dc>)
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	68db      	ldr	r3, [r3, #12]
 80106b6:	4a55      	ldr	r2, [pc, #340]	@ (801080c <tcp_process+0x7dc>)
 80106b8:	6013      	str	r3, [r2, #0]
 80106ba:	e013      	b.n	80106e4 <tcp_process+0x6b4>
 80106bc:	4b53      	ldr	r3, [pc, #332]	@ (801080c <tcp_process+0x7dc>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	613b      	str	r3, [r7, #16]
 80106c2:	e00c      	b.n	80106de <tcp_process+0x6ae>
 80106c4:	693b      	ldr	r3, [r7, #16]
 80106c6:	68db      	ldr	r3, [r3, #12]
 80106c8:	687a      	ldr	r2, [r7, #4]
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d104      	bne.n	80106d8 <tcp_process+0x6a8>
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	68da      	ldr	r2, [r3, #12]
 80106d2:	693b      	ldr	r3, [r7, #16]
 80106d4:	60da      	str	r2, [r3, #12]
 80106d6:	e005      	b.n	80106e4 <tcp_process+0x6b4>
 80106d8:	693b      	ldr	r3, [r7, #16]
 80106da:	68db      	ldr	r3, [r3, #12]
 80106dc:	613b      	str	r3, [r7, #16]
 80106de:	693b      	ldr	r3, [r7, #16]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d1ef      	bne.n	80106c4 <tcp_process+0x694>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2200      	movs	r2, #0
 80106e8:	60da      	str	r2, [r3, #12]
 80106ea:	4b43      	ldr	r3, [pc, #268]	@ (80107f8 <tcp_process+0x7c8>)
 80106ec:	2201      	movs	r2, #1
 80106ee:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	220a      	movs	r2, #10
 80106f4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80106f6:	4b41      	ldr	r3, [pc, #260]	@ (80107fc <tcp_process+0x7cc>)
 80106f8:	681a      	ldr	r2, [r3, #0]
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	60da      	str	r2, [r3, #12]
 80106fe:	4a3f      	ldr	r2, [pc, #252]	@ (80107fc <tcp_process+0x7cc>)
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	6013      	str	r3, [r2, #0]
 8010704:	f002 fc8c 	bl	8013020 <tcp_timer_needed>
      }
      break;
 8010708:	e06c      	b.n	80107e4 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801070a:	6878      	ldr	r0, [r7, #4]
 801070c:	f000 f984 	bl	8010a18 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010710:	4b3b      	ldr	r3, [pc, #236]	@ (8010800 <tcp_process+0x7d0>)
 8010712:	781b      	ldrb	r3, [r3, #0]
 8010714:	f003 0310 	and.w	r3, r3, #16
 8010718:	2b00      	cmp	r3, #0
 801071a:	d065      	beq.n	80107e8 <tcp_process+0x7b8>
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010720:	4b38      	ldr	r3, [pc, #224]	@ (8010804 <tcp_process+0x7d4>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	429a      	cmp	r2, r3
 8010726:	d15f      	bne.n	80107e8 <tcp_process+0x7b8>
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801072c:	2b00      	cmp	r3, #0
 801072e:	d15b      	bne.n	80107e8 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8010730:	6878      	ldr	r0, [r7, #4]
 8010732:	f7fe fcf1 	bl	800f118 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010736:	4b35      	ldr	r3, [pc, #212]	@ (801080c <tcp_process+0x7dc>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	687a      	ldr	r2, [r7, #4]
 801073c:	429a      	cmp	r2, r3
 801073e:	d105      	bne.n	801074c <tcp_process+0x71c>
 8010740:	4b32      	ldr	r3, [pc, #200]	@ (801080c <tcp_process+0x7dc>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	68db      	ldr	r3, [r3, #12]
 8010746:	4a31      	ldr	r2, [pc, #196]	@ (801080c <tcp_process+0x7dc>)
 8010748:	6013      	str	r3, [r2, #0]
 801074a:	e013      	b.n	8010774 <tcp_process+0x744>
 801074c:	4b2f      	ldr	r3, [pc, #188]	@ (801080c <tcp_process+0x7dc>)
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	60fb      	str	r3, [r7, #12]
 8010752:	e00c      	b.n	801076e <tcp_process+0x73e>
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	68db      	ldr	r3, [r3, #12]
 8010758:	687a      	ldr	r2, [r7, #4]
 801075a:	429a      	cmp	r2, r3
 801075c:	d104      	bne.n	8010768 <tcp_process+0x738>
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	68da      	ldr	r2, [r3, #12]
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	60da      	str	r2, [r3, #12]
 8010766:	e005      	b.n	8010774 <tcp_process+0x744>
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	68db      	ldr	r3, [r3, #12]
 801076c:	60fb      	str	r3, [r7, #12]
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d1ef      	bne.n	8010754 <tcp_process+0x724>
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	2200      	movs	r2, #0
 8010778:	60da      	str	r2, [r3, #12]
 801077a:	4b1f      	ldr	r3, [pc, #124]	@ (80107f8 <tcp_process+0x7c8>)
 801077c:	2201      	movs	r2, #1
 801077e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	220a      	movs	r2, #10
 8010784:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010786:	4b1d      	ldr	r3, [pc, #116]	@ (80107fc <tcp_process+0x7cc>)
 8010788:	681a      	ldr	r2, [r3, #0]
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	60da      	str	r2, [r3, #12]
 801078e:	4a1b      	ldr	r2, [pc, #108]	@ (80107fc <tcp_process+0x7cc>)
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6013      	str	r3, [r2, #0]
 8010794:	f002 fc44 	bl	8013020 <tcp_timer_needed>
      }
      break;
 8010798:	e026      	b.n	80107e8 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801079a:	6878      	ldr	r0, [r7, #4]
 801079c:	f000 f93c 	bl	8010a18 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80107a0:	4b17      	ldr	r3, [pc, #92]	@ (8010800 <tcp_process+0x7d0>)
 80107a2:	781b      	ldrb	r3, [r3, #0]
 80107a4:	f003 0310 	and.w	r3, r3, #16
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d01f      	beq.n	80107ec <tcp_process+0x7bc>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80107b0:	4b14      	ldr	r3, [pc, #80]	@ (8010804 <tcp_process+0x7d4>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d119      	bne.n	80107ec <tcp_process+0x7bc>
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d115      	bne.n	80107ec <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80107c0:	4b11      	ldr	r3, [pc, #68]	@ (8010808 <tcp_process+0x7d8>)
 80107c2:	781b      	ldrb	r3, [r3, #0]
 80107c4:	f043 0310 	orr.w	r3, r3, #16
 80107c8:	b2da      	uxtb	r2, r3
 80107ca:	4b0f      	ldr	r3, [pc, #60]	@ (8010808 <tcp_process+0x7d8>)
 80107cc:	701a      	strb	r2, [r3, #0]
      }
      break;
 80107ce:	e00d      	b.n	80107ec <tcp_process+0x7bc>
    default:
      break;
 80107d0:	bf00      	nop
 80107d2:	e00c      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107d4:	bf00      	nop
 80107d6:	e00a      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107d8:	bf00      	nop
 80107da:	e008      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107dc:	bf00      	nop
 80107de:	e006      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107e0:	bf00      	nop
 80107e2:	e004      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107e4:	bf00      	nop
 80107e6:	e002      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107e8:	bf00      	nop
 80107ea:	e000      	b.n	80107ee <tcp_process+0x7be>
      break;
 80107ec:	bf00      	nop
  }
  return ERR_OK;
 80107ee:	2300      	movs	r3, #0
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3724      	adds	r7, #36	@ 0x24
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd90      	pop	{r4, r7, pc}
 80107f8:	2000c7ec 	.word	0x2000c7ec
 80107fc:	2000c7e8 	.word	0x2000c7e8
 8010800:	2000c81c 	.word	0x2000c81c
 8010804:	2000c814 	.word	0x2000c814
 8010808:	2000c81d 	.word	0x2000c81d
 801080c:	2000c7e4 	.word	0x2000c7e4

08010810 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8010810:	b590      	push	{r4, r7, lr}
 8010812:	b085      	sub	sp, #20
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]
 8010818:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d106      	bne.n	801082e <tcp_oos_insert_segment+0x1e>
 8010820:	4b3b      	ldr	r3, [pc, #236]	@ (8010910 <tcp_oos_insert_segment+0x100>)
 8010822:	f240 421f 	movw	r2, #1055	@ 0x41f
 8010826:	493b      	ldr	r1, [pc, #236]	@ (8010914 <tcp_oos_insert_segment+0x104>)
 8010828:	483b      	ldr	r0, [pc, #236]	@ (8010918 <tcp_oos_insert_segment+0x108>)
 801082a:	f006 fa3d 	bl	8016ca8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	68db      	ldr	r3, [r3, #12]
 8010832:	899b      	ldrh	r3, [r3, #12]
 8010834:	b29b      	uxth	r3, r3
 8010836:	4618      	mov	r0, r3
 8010838:	f7fa fa9a 	bl	800ad70 <lwip_htons>
 801083c:	4603      	mov	r3, r0
 801083e:	b2db      	uxtb	r3, r3
 8010840:	f003 0301 	and.w	r3, r3, #1
 8010844:	2b00      	cmp	r3, #0
 8010846:	d028      	beq.n	801089a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8010848:	6838      	ldr	r0, [r7, #0]
 801084a:	f7fe fa63 	bl	800ed14 <tcp_segs_free>
    next = NULL;
 801084e:	2300      	movs	r3, #0
 8010850:	603b      	str	r3, [r7, #0]
 8010852:	e056      	b.n	8010902 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	68db      	ldr	r3, [r3, #12]
 8010858:	899b      	ldrh	r3, [r3, #12]
 801085a:	b29b      	uxth	r3, r3
 801085c:	4618      	mov	r0, r3
 801085e:	f7fa fa87 	bl	800ad70 <lwip_htons>
 8010862:	4603      	mov	r3, r0
 8010864:	b2db      	uxtb	r3, r3
 8010866:	f003 0301 	and.w	r3, r3, #1
 801086a:	2b00      	cmp	r3, #0
 801086c:	d00d      	beq.n	801088a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	68db      	ldr	r3, [r3, #12]
 8010872:	899b      	ldrh	r3, [r3, #12]
 8010874:	b29c      	uxth	r4, r3
 8010876:	2001      	movs	r0, #1
 8010878:	f7fa fa7a 	bl	800ad70 <lwip_htons>
 801087c:	4603      	mov	r3, r0
 801087e:	461a      	mov	r2, r3
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	68db      	ldr	r3, [r3, #12]
 8010884:	4322      	orrs	r2, r4
 8010886:	b292      	uxth	r2, r2
 8010888:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010894:	68f8      	ldr	r0, [r7, #12]
 8010896:	f7fe fa52 	bl	800ed3e <tcp_seg_free>
    while (next &&
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d00e      	beq.n	80108be <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	891b      	ldrh	r3, [r3, #8]
 80108a4:	461a      	mov	r2, r3
 80108a6:	4b1d      	ldr	r3, [pc, #116]	@ (801091c <tcp_oos_insert_segment+0x10c>)
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	441a      	add	r2, r3
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	68db      	ldr	r3, [r3, #12]
 80108b0:	685b      	ldr	r3, [r3, #4]
 80108b2:	6839      	ldr	r1, [r7, #0]
 80108b4:	8909      	ldrh	r1, [r1, #8]
 80108b6:	440b      	add	r3, r1
 80108b8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	daca      	bge.n	8010854 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80108be:	683b      	ldr	r3, [r7, #0]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d01e      	beq.n	8010902 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	891b      	ldrh	r3, [r3, #8]
 80108c8:	461a      	mov	r2, r3
 80108ca:	4b14      	ldr	r3, [pc, #80]	@ (801091c <tcp_oos_insert_segment+0x10c>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	441a      	add	r2, r3
 80108d0:	683b      	ldr	r3, [r7, #0]
 80108d2:	68db      	ldr	r3, [r3, #12]
 80108d4:	685b      	ldr	r3, [r3, #4]
 80108d6:	1ad3      	subs	r3, r2, r3
    if (next &&
 80108d8:	2b00      	cmp	r3, #0
 80108da:	dd12      	ble.n	8010902 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	68db      	ldr	r3, [r3, #12]
 80108e0:	685b      	ldr	r3, [r3, #4]
 80108e2:	b29a      	uxth	r2, r3
 80108e4:	4b0d      	ldr	r3, [pc, #52]	@ (801091c <tcp_oos_insert_segment+0x10c>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	b29b      	uxth	r3, r3
 80108ea:	1ad3      	subs	r3, r2, r3
 80108ec:	b29a      	uxth	r2, r3
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	685a      	ldr	r2, [r3, #4]
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	891b      	ldrh	r3, [r3, #8]
 80108fa:	4619      	mov	r1, r3
 80108fc:	4610      	mov	r0, r2
 80108fe:	f7fc fc8b 	bl	800d218 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	683a      	ldr	r2, [r7, #0]
 8010906:	601a      	str	r2, [r3, #0]
}
 8010908:	bf00      	nop
 801090a:	3714      	adds	r7, #20
 801090c:	46bd      	mov	sp, r7
 801090e:	bd90      	pop	{r4, r7, pc}
 8010910:	08019888 	.word	0x08019888
 8010914:	08019b48 	.word	0x08019b48
 8010918:	080198d4 	.word	0x080198d4
 801091c:	2000c810 	.word	0x2000c810

08010920 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8010920:	b5b0      	push	{r4, r5, r7, lr}
 8010922:	b086      	sub	sp, #24
 8010924:	af00      	add	r7, sp, #0
 8010926:	60f8      	str	r0, [r7, #12]
 8010928:	60b9      	str	r1, [r7, #8]
 801092a:	607a      	str	r2, [r7, #4]
 801092c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801092e:	e03e      	b.n	80109ae <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8010934:	68bb      	ldr	r3, [r7, #8]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801093a:	697b      	ldr	r3, [r7, #20]
 801093c:	685b      	ldr	r3, [r3, #4]
 801093e:	4618      	mov	r0, r3
 8010940:	f7fc fe7e 	bl	800d640 <pbuf_clen>
 8010944:	4603      	mov	r3, r0
 8010946:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801094e:	8a7a      	ldrh	r2, [r7, #18]
 8010950:	429a      	cmp	r2, r3
 8010952:	d906      	bls.n	8010962 <tcp_free_acked_segments+0x42>
 8010954:	4b2a      	ldr	r3, [pc, #168]	@ (8010a00 <tcp_free_acked_segments+0xe0>)
 8010956:	f240 4257 	movw	r2, #1111	@ 0x457
 801095a:	492a      	ldr	r1, [pc, #168]	@ (8010a04 <tcp_free_acked_segments+0xe4>)
 801095c:	482a      	ldr	r0, [pc, #168]	@ (8010a08 <tcp_free_acked_segments+0xe8>)
 801095e:	f006 f9a3 	bl	8016ca8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8010968:	8a7b      	ldrh	r3, [r7, #18]
 801096a:	1ad3      	subs	r3, r2, r3
 801096c:	b29a      	uxth	r2, r3
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8010974:	697b      	ldr	r3, [r7, #20]
 8010976:	891a      	ldrh	r2, [r3, #8]
 8010978:	4b24      	ldr	r3, [pc, #144]	@ (8010a0c <tcp_free_acked_segments+0xec>)
 801097a:	881b      	ldrh	r3, [r3, #0]
 801097c:	4413      	add	r3, r2
 801097e:	b29a      	uxth	r2, r3
 8010980:	4b22      	ldr	r3, [pc, #136]	@ (8010a0c <tcp_free_acked_segments+0xec>)
 8010982:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010984:	6978      	ldr	r0, [r7, #20]
 8010986:	f7fe f9da 	bl	800ed3e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010990:	2b00      	cmp	r3, #0
 8010992:	d00c      	beq.n	80109ae <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010994:	68bb      	ldr	r3, [r7, #8]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d109      	bne.n	80109ae <tcp_free_acked_segments+0x8e>
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d106      	bne.n	80109ae <tcp_free_acked_segments+0x8e>
 80109a0:	4b17      	ldr	r3, [pc, #92]	@ (8010a00 <tcp_free_acked_segments+0xe0>)
 80109a2:	f240 4261 	movw	r2, #1121	@ 0x461
 80109a6:	491a      	ldr	r1, [pc, #104]	@ (8010a10 <tcp_free_acked_segments+0xf0>)
 80109a8:	4817      	ldr	r0, [pc, #92]	@ (8010a08 <tcp_free_acked_segments+0xe8>)
 80109aa:	f006 f97d 	bl	8016ca8 <iprintf>
  while (seg_list != NULL &&
 80109ae:	68bb      	ldr	r3, [r7, #8]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d020      	beq.n	80109f6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80109b4:	68bb      	ldr	r3, [r7, #8]
 80109b6:	68db      	ldr	r3, [r3, #12]
 80109b8:	685b      	ldr	r3, [r3, #4]
 80109ba:	4618      	mov	r0, r3
 80109bc:	f7fa f9ee 	bl	800ad9c <lwip_htonl>
 80109c0:	4604      	mov	r4, r0
 80109c2:	68bb      	ldr	r3, [r7, #8]
 80109c4:	891b      	ldrh	r3, [r3, #8]
 80109c6:	461d      	mov	r5, r3
 80109c8:	68bb      	ldr	r3, [r7, #8]
 80109ca:	68db      	ldr	r3, [r3, #12]
 80109cc:	899b      	ldrh	r3, [r3, #12]
 80109ce:	b29b      	uxth	r3, r3
 80109d0:	4618      	mov	r0, r3
 80109d2:	f7fa f9cd 	bl	800ad70 <lwip_htons>
 80109d6:	4603      	mov	r3, r0
 80109d8:	b2db      	uxtb	r3, r3
 80109da:	f003 0303 	and.w	r3, r3, #3
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d001      	beq.n	80109e6 <tcp_free_acked_segments+0xc6>
 80109e2:	2301      	movs	r3, #1
 80109e4:	e000      	b.n	80109e8 <tcp_free_acked_segments+0xc8>
 80109e6:	2300      	movs	r3, #0
 80109e8:	442b      	add	r3, r5
 80109ea:	18e2      	adds	r2, r4, r3
 80109ec:	4b09      	ldr	r3, [pc, #36]	@ (8010a14 <tcp_free_acked_segments+0xf4>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	dd9c      	ble.n	8010930 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80109f6:	68bb      	ldr	r3, [r7, #8]
}
 80109f8:	4618      	mov	r0, r3
 80109fa:	3718      	adds	r7, #24
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bdb0      	pop	{r4, r5, r7, pc}
 8010a00:	08019888 	.word	0x08019888
 8010a04:	08019b70 	.word	0x08019b70
 8010a08:	080198d4 	.word	0x080198d4
 8010a0c:	2000c818 	.word	0x2000c818
 8010a10:	08019b98 	.word	0x08019b98
 8010a14:	2000c814 	.word	0x2000c814

08010a18 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010a18:	b5b0      	push	{r4, r5, r7, lr}
 8010a1a:	b094      	sub	sp, #80	@ 0x50
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8010a20:	2300      	movs	r3, #0
 8010a22:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d106      	bne.n	8010a38 <tcp_receive+0x20>
 8010a2a:	4b91      	ldr	r3, [pc, #580]	@ (8010c70 <tcp_receive+0x258>)
 8010a2c:	f240 427b 	movw	r2, #1147	@ 0x47b
 8010a30:	4990      	ldr	r1, [pc, #576]	@ (8010c74 <tcp_receive+0x25c>)
 8010a32:	4891      	ldr	r0, [pc, #580]	@ (8010c78 <tcp_receive+0x260>)
 8010a34:	f006 f938 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	7d1b      	ldrb	r3, [r3, #20]
 8010a3c:	2b03      	cmp	r3, #3
 8010a3e:	d806      	bhi.n	8010a4e <tcp_receive+0x36>
 8010a40:	4b8b      	ldr	r3, [pc, #556]	@ (8010c70 <tcp_receive+0x258>)
 8010a42:	f240 427c 	movw	r2, #1148	@ 0x47c
 8010a46:	498d      	ldr	r1, [pc, #564]	@ (8010c7c <tcp_receive+0x264>)
 8010a48:	488b      	ldr	r0, [pc, #556]	@ (8010c78 <tcp_receive+0x260>)
 8010a4a:	f006 f92d 	bl	8016ca8 <iprintf>

  if (flags & TCP_ACK) {
 8010a4e:	4b8c      	ldr	r3, [pc, #560]	@ (8010c80 <tcp_receive+0x268>)
 8010a50:	781b      	ldrb	r3, [r3, #0]
 8010a52:	f003 0310 	and.w	r3, r3, #16
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	f000 8264 	beq.w	8010f24 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010a62:	461a      	mov	r2, r3
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a68:	4413      	add	r3, r2
 8010a6a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010a70:	4b84      	ldr	r3, [pc, #528]	@ (8010c84 <tcp_receive+0x26c>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	1ad3      	subs	r3, r2, r3
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	db1b      	blt.n	8010ab2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010a7e:	4b81      	ldr	r3, [pc, #516]	@ (8010c84 <tcp_receive+0x26c>)
 8010a80:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010a82:	429a      	cmp	r2, r3
 8010a84:	d106      	bne.n	8010a94 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010a8a:	4b7f      	ldr	r3, [pc, #508]	@ (8010c88 <tcp_receive+0x270>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	1ad3      	subs	r3, r2, r3
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	db0e      	blt.n	8010ab2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010a98:	4b7b      	ldr	r3, [pc, #492]	@ (8010c88 <tcp_receive+0x270>)
 8010a9a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	d125      	bne.n	8010aec <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010aa0:	4b7a      	ldr	r3, [pc, #488]	@ (8010c8c <tcp_receive+0x274>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	89db      	ldrh	r3, [r3, #14]
 8010aa6:	b29a      	uxth	r2, r3
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010aae:	429a      	cmp	r2, r3
 8010ab0:	d91c      	bls.n	8010aec <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010ab2:	4b76      	ldr	r3, [pc, #472]	@ (8010c8c <tcp_receive+0x274>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	89db      	ldrh	r3, [r3, #14]
 8010ab8:	b29a      	uxth	r2, r3
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d205      	bcs.n	8010adc <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8010adc:	4b69      	ldr	r3, [pc, #420]	@ (8010c84 <tcp_receive+0x26c>)
 8010ade:	681a      	ldr	r2, [r3, #0]
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8010ae4:	4b68      	ldr	r3, [pc, #416]	@ (8010c88 <tcp_receive+0x270>)
 8010ae6:	681a      	ldr	r2, [r3, #0]
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010aec:	4b66      	ldr	r3, [pc, #408]	@ (8010c88 <tcp_receive+0x270>)
 8010aee:	681a      	ldr	r2, [r3, #0]
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010af4:	1ad3      	subs	r3, r2, r3
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	dc58      	bgt.n	8010bac <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010afa:	4b65      	ldr	r3, [pc, #404]	@ (8010c90 <tcp_receive+0x278>)
 8010afc:	881b      	ldrh	r3, [r3, #0]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d14b      	bne.n	8010b9a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b06:	687a      	ldr	r2, [r7, #4]
 8010b08:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8010b0c:	4413      	add	r3, r2
 8010b0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b10:	429a      	cmp	r2, r3
 8010b12:	d142      	bne.n	8010b9a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	db3d      	blt.n	8010b9a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010b22:	4b59      	ldr	r3, [pc, #356]	@ (8010c88 <tcp_receive+0x270>)
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	429a      	cmp	r2, r3
 8010b28:	d137      	bne.n	8010b9a <tcp_receive+0x182>
              found_dupack = 1;
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010b34:	2bff      	cmp	r3, #255	@ 0xff
 8010b36:	d007      	beq.n	8010b48 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010b3e:	3301      	adds	r3, #1
 8010b40:	b2da      	uxtb	r2, r3
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010b4e:	2b03      	cmp	r3, #3
 8010b50:	d91b      	bls.n	8010b8a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010b5c:	4413      	add	r3, r2
 8010b5e:	b29a      	uxth	r2, r3
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010b66:	429a      	cmp	r2, r3
 8010b68:	d30a      	bcc.n	8010b80 <tcp_receive+0x168>
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010b74:	4413      	add	r3, r2
 8010b76:	b29a      	uxth	r2, r3
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010b7e:	e004      	b.n	8010b8a <tcp_receive+0x172>
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010b86:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010b90:	2b02      	cmp	r3, #2
 8010b92:	d902      	bls.n	8010b9a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f001 fee7 	bl	8012968 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8010b9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	f040 8161 	bne.w	8010e64 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010baa:	e15b      	b.n	8010e64 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010bac:	4b36      	ldr	r3, [pc, #216]	@ (8010c88 <tcp_receive+0x270>)
 8010bae:	681a      	ldr	r2, [r3, #0]
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010bb4:	1ad3      	subs	r3, r2, r3
 8010bb6:	3b01      	subs	r3, #1
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	f2c0 814e 	blt.w	8010e5a <tcp_receive+0x442>
 8010bbe:	4b32      	ldr	r3, [pc, #200]	@ (8010c88 <tcp_receive+0x270>)
 8010bc0:	681a      	ldr	r2, [r3, #0]
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010bc6:	1ad3      	subs	r3, r2, r3
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f300 8146 	bgt.w	8010e5a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	8b5b      	ldrh	r3, [r3, #26]
 8010bd2:	f003 0304 	and.w	r3, r3, #4
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d010      	beq.n	8010bfc <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	8b5b      	ldrh	r3, [r3, #26]
 8010bde:	f023 0304 	bic.w	r3, r3, #4
 8010be2:	b29a      	uxth	r2, r3
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	2200      	movs	r2, #0
 8010c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010c0a:	10db      	asrs	r3, r3, #3
 8010c0c:	b21b      	sxth	r3, r3
 8010c0e:	b29a      	uxth	r2, r3
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c16:	b29b      	uxth	r3, r3
 8010c18:	4413      	add	r3, r2
 8010c1a:	b29b      	uxth	r3, r3
 8010c1c:	b21a      	sxth	r2, r3
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010c24:	4b18      	ldr	r3, [pc, #96]	@ (8010c88 <tcp_receive+0x270>)
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	b29a      	uxth	r2, r3
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c2e:	b29b      	uxth	r3, r3
 8010c30:	1ad3      	subs	r3, r2, r3
 8010c32:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	2200      	movs	r2, #0
 8010c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8010c3c:	4b12      	ldr	r3, [pc, #72]	@ (8010c88 <tcp_receive+0x270>)
 8010c3e:	681a      	ldr	r2, [r3, #0]
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	7d1b      	ldrb	r3, [r3, #20]
 8010c48:	2b03      	cmp	r3, #3
 8010c4a:	f240 8097 	bls.w	8010d7c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d245      	bcs.n	8010cea <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	8b5b      	ldrh	r3, [r3, #26]
 8010c62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d014      	beq.n	8010c94 <tcp_receive+0x27c>
 8010c6a:	2301      	movs	r3, #1
 8010c6c:	e013      	b.n	8010c96 <tcp_receive+0x27e>
 8010c6e:	bf00      	nop
 8010c70:	08019888 	.word	0x08019888
 8010c74:	08019bb8 	.word	0x08019bb8
 8010c78:	080198d4 	.word	0x080198d4
 8010c7c:	08019bd4 	.word	0x08019bd4
 8010c80:	2000c81c 	.word	0x2000c81c
 8010c84:	2000c810 	.word	0x2000c810
 8010c88:	2000c814 	.word	0x2000c814
 8010c8c:	2000c800 	.word	0x2000c800
 8010c90:	2000c81a 	.word	0x2000c81a
 8010c94:	2302      	movs	r3, #2
 8010c96:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8010c9a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8010c9e:	b29a      	uxth	r2, r3
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010ca4:	fb12 f303 	smulbb	r3, r2, r3
 8010ca8:	b29b      	uxth	r3, r3
 8010caa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010cac:	4293      	cmp	r3, r2
 8010cae:	bf28      	it	cs
 8010cb0:	4613      	movcs	r3, r2
 8010cb2:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010cba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010cbc:	4413      	add	r3, r2
 8010cbe:	b29a      	uxth	r2, r3
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010cc6:	429a      	cmp	r2, r3
 8010cc8:	d309      	bcc.n	8010cde <tcp_receive+0x2c6>
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010cd0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010cd2:	4413      	add	r3, r2
 8010cd4:	b29a      	uxth	r2, r3
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010cdc:	e04e      	b.n	8010d7c <tcp_receive+0x364>
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010ce4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010ce8:	e048      	b.n	8010d7c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010cf0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010cf2:	4413      	add	r3, r2
 8010cf4:	b29a      	uxth	r2, r3
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010cfc:	429a      	cmp	r2, r3
 8010cfe:	d309      	bcc.n	8010d14 <tcp_receive+0x2fc>
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010d06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d08:	4413      	add	r3, r2
 8010d0a:	b29a      	uxth	r2, r3
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8010d12:	e004      	b.n	8010d1e <tcp_receive+0x306>
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010d2a:	429a      	cmp	r2, r3
 8010d2c:	d326      	bcc.n	8010d7c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010d3a:	1ad3      	subs	r3, r2, r3
 8010d3c:	b29a      	uxth	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010d4e:	4413      	add	r3, r2
 8010d50:	b29a      	uxth	r2, r3
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010d58:	429a      	cmp	r2, r3
 8010d5a:	d30a      	bcc.n	8010d72 <tcp_receive+0x35a>
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010d66:	4413      	add	r3, r2
 8010d68:	b29a      	uxth	r2, r3
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010d70:	e004      	b.n	8010d7c <tcp_receive+0x364>
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d78:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d84:	4a98      	ldr	r2, [pc, #608]	@ (8010fe8 <tcp_receive+0x5d0>)
 8010d86:	6878      	ldr	r0, [r7, #4]
 8010d88:	f7ff fdca 	bl	8010920 <tcp_free_acked_segments>
 8010d8c:	4602      	mov	r2, r0
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010d9a:	4a94      	ldr	r2, [pc, #592]	@ (8010fec <tcp_receive+0x5d4>)
 8010d9c:	6878      	ldr	r0, [r7, #4]
 8010d9e:	f7ff fdbf 	bl	8010920 <tcp_free_acked_segments>
 8010da2:	4602      	mov	r2, r0
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d104      	bne.n	8010dba <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010db6:	861a      	strh	r2, [r3, #48]	@ 0x30
 8010db8:	e002      	b.n	8010dc0 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d103      	bne.n	8010dd6 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010ddc:	4b84      	ldr	r3, [pc, #528]	@ (8010ff0 <tcp_receive+0x5d8>)
 8010dde:	881b      	ldrh	r3, [r3, #0]
 8010de0:	4413      	add	r3, r2
 8010de2:	b29a      	uxth	r2, r3
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	8b5b      	ldrh	r3, [r3, #26]
 8010dee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d035      	beq.n	8010e62 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d118      	bne.n	8010e30 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d00c      	beq.n	8010e20 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e0e:	68db      	ldr	r3, [r3, #12]
 8010e10:	685b      	ldr	r3, [r3, #4]
 8010e12:	4618      	mov	r0, r3
 8010e14:	f7f9 ffc2 	bl	800ad9c <lwip_htonl>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	dc20      	bgt.n	8010e62 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	8b5b      	ldrh	r3, [r3, #26]
 8010e24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010e28:	b29a      	uxth	r2, r3
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010e2e:	e018      	b.n	8010e62 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e38:	68db      	ldr	r3, [r3, #12]
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	f7f9 ffad 	bl	800ad9c <lwip_htonl>
 8010e42:	4603      	mov	r3, r0
 8010e44:	1ae3      	subs	r3, r4, r3
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	dc0b      	bgt.n	8010e62 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	8b5b      	ldrh	r3, [r3, #26]
 8010e4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010e52:	b29a      	uxth	r2, r3
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010e58:	e003      	b.n	8010e62 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010e5a:	6878      	ldr	r0, [r7, #4]
 8010e5c:	f001 ff70 	bl	8012d40 <tcp_send_empty_ack>
 8010e60:	e000      	b.n	8010e64 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010e62:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d05b      	beq.n	8010f24 <tcp_receive+0x50c>
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010e70:	4b60      	ldr	r3, [pc, #384]	@ (8010ff4 <tcp_receive+0x5dc>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	1ad3      	subs	r3, r2, r3
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	da54      	bge.n	8010f24 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010e7a:	4b5f      	ldr	r3, [pc, #380]	@ (8010ff8 <tcp_receive+0x5e0>)
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	b29a      	uxth	r2, r3
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	1ad3      	subs	r3, r2, r3
 8010e88:	b29b      	uxth	r3, r3
 8010e8a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010e8e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010e98:	10db      	asrs	r3, r3, #3
 8010e9a:	b21b      	sxth	r3, r3
 8010e9c:	b29b      	uxth	r3, r3
 8010e9e:	1ad3      	subs	r3, r2, r3
 8010ea0:	b29b      	uxth	r3, r3
 8010ea2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010eac:	b29a      	uxth	r2, r3
 8010eae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010eb2:	4413      	add	r3, r2
 8010eb4:	b29b      	uxth	r3, r3
 8010eb6:	b21a      	sxth	r2, r3
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8010ebc:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	da05      	bge.n	8010ed0 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8010ec4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010ec8:	425b      	negs	r3, r3
 8010eca:	b29b      	uxth	r3, r3
 8010ecc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010ed0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010eda:	109b      	asrs	r3, r3, #2
 8010edc:	b21b      	sxth	r3, r3
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	1ad3      	subs	r3, r2, r3
 8010ee2:	b29b      	uxth	r3, r3
 8010ee4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010eee:	b29a      	uxth	r2, r3
 8010ef0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010ef4:	4413      	add	r3, r2
 8010ef6:	b29b      	uxth	r3, r3
 8010ef8:	b21a      	sxth	r2, r3
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010f04:	10db      	asrs	r3, r3, #3
 8010f06:	b21b      	sxth	r3, r3
 8010f08:	b29a      	uxth	r2, r3
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010f10:	b29b      	uxth	r3, r3
 8010f12:	4413      	add	r3, r2
 8010f14:	b29b      	uxth	r3, r3
 8010f16:	b21a      	sxth	r2, r3
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2200      	movs	r2, #0
 8010f22:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010f24:	4b35      	ldr	r3, [pc, #212]	@ (8010ffc <tcp_receive+0x5e4>)
 8010f26:	881b      	ldrh	r3, [r3, #0]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	f000 84df 	beq.w	80118ec <tcp_receive+0xed4>
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	7d1b      	ldrb	r3, [r3, #20]
 8010f32:	2b06      	cmp	r3, #6
 8010f34:	f200 84da 	bhi.w	80118ec <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f3c:	4b30      	ldr	r3, [pc, #192]	@ (8011000 <tcp_receive+0x5e8>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	1ad3      	subs	r3, r2, r3
 8010f42:	3b01      	subs	r3, #1
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	f2c0 808f 	blt.w	8011068 <tcp_receive+0x650>
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8010ffc <tcp_receive+0x5e4>)
 8010f50:	881b      	ldrh	r3, [r3, #0]
 8010f52:	4619      	mov	r1, r3
 8010f54:	4b2a      	ldr	r3, [pc, #168]	@ (8011000 <tcp_receive+0x5e8>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	440b      	add	r3, r1
 8010f5a:	1ad3      	subs	r3, r2, r3
 8010f5c:	3301      	adds	r3, #1
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	f300 8082 	bgt.w	8011068 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010f64:	4b27      	ldr	r3, [pc, #156]	@ (8011004 <tcp_receive+0x5ec>)
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f6e:	4b24      	ldr	r3, [pc, #144]	@ (8011000 <tcp_receive+0x5e8>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	1ad3      	subs	r3, r2, r3
 8010f74:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010f76:	4b23      	ldr	r3, [pc, #140]	@ (8011004 <tcp_receive+0x5ec>)
 8010f78:	685b      	ldr	r3, [r3, #4]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d106      	bne.n	8010f8c <tcp_receive+0x574>
 8010f7e:	4b22      	ldr	r3, [pc, #136]	@ (8011008 <tcp_receive+0x5f0>)
 8010f80:	f240 5294 	movw	r2, #1428	@ 0x594
 8010f84:	4921      	ldr	r1, [pc, #132]	@ (801100c <tcp_receive+0x5f4>)
 8010f86:	4822      	ldr	r0, [pc, #136]	@ (8011010 <tcp_receive+0x5f8>)
 8010f88:	f005 fe8e 	bl	8016ca8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f8e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010f92:	4293      	cmp	r3, r2
 8010f94:	d906      	bls.n	8010fa4 <tcp_receive+0x58c>
 8010f96:	4b1c      	ldr	r3, [pc, #112]	@ (8011008 <tcp_receive+0x5f0>)
 8010f98:	f240 5295 	movw	r2, #1429	@ 0x595
 8010f9c:	491d      	ldr	r1, [pc, #116]	@ (8011014 <tcp_receive+0x5fc>)
 8010f9e:	481c      	ldr	r0, [pc, #112]	@ (8011010 <tcp_receive+0x5f8>)
 8010fa0:	f005 fe82 	bl	8016ca8 <iprintf>
      off = (u16_t)off32;
 8010fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fa6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010faa:	4b16      	ldr	r3, [pc, #88]	@ (8011004 <tcp_receive+0x5ec>)
 8010fac:	685b      	ldr	r3, [r3, #4]
 8010fae:	891b      	ldrh	r3, [r3, #8]
 8010fb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010fb4:	429a      	cmp	r2, r3
 8010fb6:	d906      	bls.n	8010fc6 <tcp_receive+0x5ae>
 8010fb8:	4b13      	ldr	r3, [pc, #76]	@ (8011008 <tcp_receive+0x5f0>)
 8010fba:	f240 5297 	movw	r2, #1431	@ 0x597
 8010fbe:	4916      	ldr	r1, [pc, #88]	@ (8011018 <tcp_receive+0x600>)
 8010fc0:	4813      	ldr	r0, [pc, #76]	@ (8011010 <tcp_receive+0x5f8>)
 8010fc2:	f005 fe71 	bl	8016ca8 <iprintf>
      inseg.len -= off;
 8010fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8011004 <tcp_receive+0x5ec>)
 8010fc8:	891a      	ldrh	r2, [r3, #8]
 8010fca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010fce:	1ad3      	subs	r3, r2, r3
 8010fd0:	b29a      	uxth	r2, r3
 8010fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8011004 <tcp_receive+0x5ec>)
 8010fd4:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8011004 <tcp_receive+0x5ec>)
 8010fd8:	685b      	ldr	r3, [r3, #4]
 8010fda:	891a      	ldrh	r2, [r3, #8]
 8010fdc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010fe0:	1ad3      	subs	r3, r2, r3
 8010fe2:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010fe4:	e02a      	b.n	801103c <tcp_receive+0x624>
 8010fe6:	bf00      	nop
 8010fe8:	08019bf0 	.word	0x08019bf0
 8010fec:	08019bf8 	.word	0x08019bf8
 8010ff0:	2000c818 	.word	0x2000c818
 8010ff4:	2000c814 	.word	0x2000c814
 8010ff8:	2000c7d8 	.word	0x2000c7d8
 8010ffc:	2000c81a 	.word	0x2000c81a
 8011000:	2000c810 	.word	0x2000c810
 8011004:	2000c7f0 	.word	0x2000c7f0
 8011008:	08019888 	.word	0x08019888
 801100c:	08019c00 	.word	0x08019c00
 8011010:	080198d4 	.word	0x080198d4
 8011014:	08019c10 	.word	0x08019c10
 8011018:	08019c20 	.word	0x08019c20
        off -= p->len;
 801101c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801101e:	895b      	ldrh	r3, [r3, #10]
 8011020:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011024:	1ad3      	subs	r3, r2, r3
 8011026:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801102a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801102c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801102e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8011030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011032:	2200      	movs	r2, #0
 8011034:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8011036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801103c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801103e:	895b      	ldrh	r3, [r3, #10]
 8011040:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011044:	429a      	cmp	r2, r3
 8011046:	d8e9      	bhi.n	801101c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8011048:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801104c:	4619      	mov	r1, r3
 801104e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8011050:	f7fc f9e2 	bl	800d418 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011058:	4a90      	ldr	r2, [pc, #576]	@ (801129c <tcp_receive+0x884>)
 801105a:	6013      	str	r3, [r2, #0]
 801105c:	4b90      	ldr	r3, [pc, #576]	@ (80112a0 <tcp_receive+0x888>)
 801105e:	68db      	ldr	r3, [r3, #12]
 8011060:	4a8e      	ldr	r2, [pc, #568]	@ (801129c <tcp_receive+0x884>)
 8011062:	6812      	ldr	r2, [r2, #0]
 8011064:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011066:	e00d      	b.n	8011084 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8011068:	4b8c      	ldr	r3, [pc, #560]	@ (801129c <tcp_receive+0x884>)
 801106a:	681a      	ldr	r2, [r3, #0]
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011070:	1ad3      	subs	r3, r2, r3
 8011072:	2b00      	cmp	r3, #0
 8011074:	da06      	bge.n	8011084 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	8b5b      	ldrh	r3, [r3, #26]
 801107a:	f043 0302 	orr.w	r3, r3, #2
 801107e:	b29a      	uxth	r2, r3
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011084:	4b85      	ldr	r3, [pc, #532]	@ (801129c <tcp_receive+0x884>)
 8011086:	681a      	ldr	r2, [r3, #0]
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801108c:	1ad3      	subs	r3, r2, r3
 801108e:	2b00      	cmp	r3, #0
 8011090:	f2c0 8427 	blt.w	80118e2 <tcp_receive+0xeca>
 8011094:	4b81      	ldr	r3, [pc, #516]	@ (801129c <tcp_receive+0x884>)
 8011096:	681a      	ldr	r2, [r3, #0]
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801109c:	6879      	ldr	r1, [r7, #4]
 801109e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80110a0:	440b      	add	r3, r1
 80110a2:	1ad3      	subs	r3, r2, r3
 80110a4:	3301      	adds	r3, #1
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	f300 841b 	bgt.w	80118e2 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80110b0:	4b7a      	ldr	r3, [pc, #488]	@ (801129c <tcp_receive+0x884>)
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	429a      	cmp	r2, r3
 80110b6:	f040 8298 	bne.w	80115ea <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80110ba:	4b79      	ldr	r3, [pc, #484]	@ (80112a0 <tcp_receive+0x888>)
 80110bc:	891c      	ldrh	r4, [r3, #8]
 80110be:	4b78      	ldr	r3, [pc, #480]	@ (80112a0 <tcp_receive+0x888>)
 80110c0:	68db      	ldr	r3, [r3, #12]
 80110c2:	899b      	ldrh	r3, [r3, #12]
 80110c4:	b29b      	uxth	r3, r3
 80110c6:	4618      	mov	r0, r3
 80110c8:	f7f9 fe52 	bl	800ad70 <lwip_htons>
 80110cc:	4603      	mov	r3, r0
 80110ce:	b2db      	uxtb	r3, r3
 80110d0:	f003 0303 	and.w	r3, r3, #3
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d001      	beq.n	80110dc <tcp_receive+0x6c4>
 80110d8:	2301      	movs	r3, #1
 80110da:	e000      	b.n	80110de <tcp_receive+0x6c6>
 80110dc:	2300      	movs	r3, #0
 80110de:	4423      	add	r3, r4
 80110e0:	b29a      	uxth	r2, r3
 80110e2:	4b70      	ldr	r3, [pc, #448]	@ (80112a4 <tcp_receive+0x88c>)
 80110e4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80110ea:	4b6e      	ldr	r3, [pc, #440]	@ (80112a4 <tcp_receive+0x88c>)
 80110ec:	881b      	ldrh	r3, [r3, #0]
 80110ee:	429a      	cmp	r2, r3
 80110f0:	d274      	bcs.n	80111dc <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80110f2:	4b6b      	ldr	r3, [pc, #428]	@ (80112a0 <tcp_receive+0x888>)
 80110f4:	68db      	ldr	r3, [r3, #12]
 80110f6:	899b      	ldrh	r3, [r3, #12]
 80110f8:	b29b      	uxth	r3, r3
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7f9 fe38 	bl	800ad70 <lwip_htons>
 8011100:	4603      	mov	r3, r0
 8011102:	b2db      	uxtb	r3, r3
 8011104:	f003 0301 	and.w	r3, r3, #1
 8011108:	2b00      	cmp	r3, #0
 801110a:	d01e      	beq.n	801114a <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801110c:	4b64      	ldr	r3, [pc, #400]	@ (80112a0 <tcp_receive+0x888>)
 801110e:	68db      	ldr	r3, [r3, #12]
 8011110:	899b      	ldrh	r3, [r3, #12]
 8011112:	b29b      	uxth	r3, r3
 8011114:	b21b      	sxth	r3, r3
 8011116:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801111a:	b21c      	sxth	r4, r3
 801111c:	4b60      	ldr	r3, [pc, #384]	@ (80112a0 <tcp_receive+0x888>)
 801111e:	68db      	ldr	r3, [r3, #12]
 8011120:	899b      	ldrh	r3, [r3, #12]
 8011122:	b29b      	uxth	r3, r3
 8011124:	4618      	mov	r0, r3
 8011126:	f7f9 fe23 	bl	800ad70 <lwip_htons>
 801112a:	4603      	mov	r3, r0
 801112c:	b2db      	uxtb	r3, r3
 801112e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8011132:	b29b      	uxth	r3, r3
 8011134:	4618      	mov	r0, r3
 8011136:	f7f9 fe1b 	bl	800ad70 <lwip_htons>
 801113a:	4603      	mov	r3, r0
 801113c:	b21b      	sxth	r3, r3
 801113e:	4323      	orrs	r3, r4
 8011140:	b21a      	sxth	r2, r3
 8011142:	4b57      	ldr	r3, [pc, #348]	@ (80112a0 <tcp_receive+0x888>)
 8011144:	68db      	ldr	r3, [r3, #12]
 8011146:	b292      	uxth	r2, r2
 8011148:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801114e:	4b54      	ldr	r3, [pc, #336]	@ (80112a0 <tcp_receive+0x888>)
 8011150:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011152:	4b53      	ldr	r3, [pc, #332]	@ (80112a0 <tcp_receive+0x888>)
 8011154:	68db      	ldr	r3, [r3, #12]
 8011156:	899b      	ldrh	r3, [r3, #12]
 8011158:	b29b      	uxth	r3, r3
 801115a:	4618      	mov	r0, r3
 801115c:	f7f9 fe08 	bl	800ad70 <lwip_htons>
 8011160:	4603      	mov	r3, r0
 8011162:	b2db      	uxtb	r3, r3
 8011164:	f003 0302 	and.w	r3, r3, #2
 8011168:	2b00      	cmp	r3, #0
 801116a:	d005      	beq.n	8011178 <tcp_receive+0x760>
            inseg.len -= 1;
 801116c:	4b4c      	ldr	r3, [pc, #304]	@ (80112a0 <tcp_receive+0x888>)
 801116e:	891b      	ldrh	r3, [r3, #8]
 8011170:	3b01      	subs	r3, #1
 8011172:	b29a      	uxth	r2, r3
 8011174:	4b4a      	ldr	r3, [pc, #296]	@ (80112a0 <tcp_receive+0x888>)
 8011176:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8011178:	4b49      	ldr	r3, [pc, #292]	@ (80112a0 <tcp_receive+0x888>)
 801117a:	685b      	ldr	r3, [r3, #4]
 801117c:	4a48      	ldr	r2, [pc, #288]	@ (80112a0 <tcp_receive+0x888>)
 801117e:	8912      	ldrh	r2, [r2, #8]
 8011180:	4611      	mov	r1, r2
 8011182:	4618      	mov	r0, r3
 8011184:	f7fc f848 	bl	800d218 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8011188:	4b45      	ldr	r3, [pc, #276]	@ (80112a0 <tcp_receive+0x888>)
 801118a:	891c      	ldrh	r4, [r3, #8]
 801118c:	4b44      	ldr	r3, [pc, #272]	@ (80112a0 <tcp_receive+0x888>)
 801118e:	68db      	ldr	r3, [r3, #12]
 8011190:	899b      	ldrh	r3, [r3, #12]
 8011192:	b29b      	uxth	r3, r3
 8011194:	4618      	mov	r0, r3
 8011196:	f7f9 fdeb 	bl	800ad70 <lwip_htons>
 801119a:	4603      	mov	r3, r0
 801119c:	b2db      	uxtb	r3, r3
 801119e:	f003 0303 	and.w	r3, r3, #3
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d001      	beq.n	80111aa <tcp_receive+0x792>
 80111a6:	2301      	movs	r3, #1
 80111a8:	e000      	b.n	80111ac <tcp_receive+0x794>
 80111aa:	2300      	movs	r3, #0
 80111ac:	4423      	add	r3, r4
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	4b3c      	ldr	r3, [pc, #240]	@ (80112a4 <tcp_receive+0x88c>)
 80111b2:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80111b4:	4b3b      	ldr	r3, [pc, #236]	@ (80112a4 <tcp_receive+0x88c>)
 80111b6:	881b      	ldrh	r3, [r3, #0]
 80111b8:	461a      	mov	r2, r3
 80111ba:	4b38      	ldr	r3, [pc, #224]	@ (801129c <tcp_receive+0x884>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	441a      	add	r2, r3
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111c4:	6879      	ldr	r1, [r7, #4]
 80111c6:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80111c8:	440b      	add	r3, r1
 80111ca:	429a      	cmp	r2, r3
 80111cc:	d006      	beq.n	80111dc <tcp_receive+0x7c4>
 80111ce:	4b36      	ldr	r3, [pc, #216]	@ (80112a8 <tcp_receive+0x890>)
 80111d0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80111d4:	4935      	ldr	r1, [pc, #212]	@ (80112ac <tcp_receive+0x894>)
 80111d6:	4836      	ldr	r0, [pc, #216]	@ (80112b0 <tcp_receive+0x898>)
 80111d8:	f005 fd66 	bl	8016ca8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f000 80e6 	beq.w	80113b2 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80111e6:	4b2e      	ldr	r3, [pc, #184]	@ (80112a0 <tcp_receive+0x888>)
 80111e8:	68db      	ldr	r3, [r3, #12]
 80111ea:	899b      	ldrh	r3, [r3, #12]
 80111ec:	b29b      	uxth	r3, r3
 80111ee:	4618      	mov	r0, r3
 80111f0:	f7f9 fdbe 	bl	800ad70 <lwip_htons>
 80111f4:	4603      	mov	r3, r0
 80111f6:	b2db      	uxtb	r3, r3
 80111f8:	f003 0301 	and.w	r3, r3, #1
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d010      	beq.n	8011222 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8011200:	e00a      	b.n	8011218 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011206:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801120c:	681a      	ldr	r2, [r3, #0]
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8011212:	68f8      	ldr	r0, [r7, #12]
 8011214:	f7fd fd93 	bl	800ed3e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801121c:	2b00      	cmp	r3, #0
 801121e:	d1f0      	bne.n	8011202 <tcp_receive+0x7ea>
 8011220:	e0c7      	b.n	80113b2 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011226:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8011228:	e051      	b.n	80112ce <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801122a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801122c:	68db      	ldr	r3, [r3, #12]
 801122e:	899b      	ldrh	r3, [r3, #12]
 8011230:	b29b      	uxth	r3, r3
 8011232:	4618      	mov	r0, r3
 8011234:	f7f9 fd9c 	bl	800ad70 <lwip_htons>
 8011238:	4603      	mov	r3, r0
 801123a:	b2db      	uxtb	r3, r3
 801123c:	f003 0301 	and.w	r3, r3, #1
 8011240:	2b00      	cmp	r3, #0
 8011242:	d03c      	beq.n	80112be <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8011244:	4b16      	ldr	r3, [pc, #88]	@ (80112a0 <tcp_receive+0x888>)
 8011246:	68db      	ldr	r3, [r3, #12]
 8011248:	899b      	ldrh	r3, [r3, #12]
 801124a:	b29b      	uxth	r3, r3
 801124c:	4618      	mov	r0, r3
 801124e:	f7f9 fd8f 	bl	800ad70 <lwip_htons>
 8011252:	4603      	mov	r3, r0
 8011254:	b2db      	uxtb	r3, r3
 8011256:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801125a:	2b00      	cmp	r3, #0
 801125c:	d12f      	bne.n	80112be <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801125e:	4b10      	ldr	r3, [pc, #64]	@ (80112a0 <tcp_receive+0x888>)
 8011260:	68db      	ldr	r3, [r3, #12]
 8011262:	899b      	ldrh	r3, [r3, #12]
 8011264:	b29c      	uxth	r4, r3
 8011266:	2001      	movs	r0, #1
 8011268:	f7f9 fd82 	bl	800ad70 <lwip_htons>
 801126c:	4603      	mov	r3, r0
 801126e:	461a      	mov	r2, r3
 8011270:	4b0b      	ldr	r3, [pc, #44]	@ (80112a0 <tcp_receive+0x888>)
 8011272:	68db      	ldr	r3, [r3, #12]
 8011274:	4322      	orrs	r2, r4
 8011276:	b292      	uxth	r2, r2
 8011278:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801127a:	4b09      	ldr	r3, [pc, #36]	@ (80112a0 <tcp_receive+0x888>)
 801127c:	891c      	ldrh	r4, [r3, #8]
 801127e:	4b08      	ldr	r3, [pc, #32]	@ (80112a0 <tcp_receive+0x888>)
 8011280:	68db      	ldr	r3, [r3, #12]
 8011282:	899b      	ldrh	r3, [r3, #12]
 8011284:	b29b      	uxth	r3, r3
 8011286:	4618      	mov	r0, r3
 8011288:	f7f9 fd72 	bl	800ad70 <lwip_htons>
 801128c:	4603      	mov	r3, r0
 801128e:	b2db      	uxtb	r3, r3
 8011290:	f003 0303 	and.w	r3, r3, #3
 8011294:	2b00      	cmp	r3, #0
 8011296:	d00d      	beq.n	80112b4 <tcp_receive+0x89c>
 8011298:	2301      	movs	r3, #1
 801129a:	e00c      	b.n	80112b6 <tcp_receive+0x89e>
 801129c:	2000c810 	.word	0x2000c810
 80112a0:	2000c7f0 	.word	0x2000c7f0
 80112a4:	2000c81a 	.word	0x2000c81a
 80112a8:	08019888 	.word	0x08019888
 80112ac:	08019c30 	.word	0x08019c30
 80112b0:	080198d4 	.word	0x080198d4
 80112b4:	2300      	movs	r3, #0
 80112b6:	4423      	add	r3, r4
 80112b8:	b29a      	uxth	r2, r3
 80112ba:	4b98      	ldr	r3, [pc, #608]	@ (801151c <tcp_receive+0xb04>)
 80112bc:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80112be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112c0:	613b      	str	r3, [r7, #16]
              next = next->next;
 80112c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80112c8:	6938      	ldr	r0, [r7, #16]
 80112ca:	f7fd fd38 	bl	800ed3e <tcp_seg_free>
            while (next &&
 80112ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d00e      	beq.n	80112f2 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80112d4:	4b91      	ldr	r3, [pc, #580]	@ (801151c <tcp_receive+0xb04>)
 80112d6:	881b      	ldrh	r3, [r3, #0]
 80112d8:	461a      	mov	r2, r3
 80112da:	4b91      	ldr	r3, [pc, #580]	@ (8011520 <tcp_receive+0xb08>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	441a      	add	r2, r3
 80112e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112e2:	68db      	ldr	r3, [r3, #12]
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80112e8:	8909      	ldrh	r1, [r1, #8]
 80112ea:	440b      	add	r3, r1
 80112ec:	1ad3      	subs	r3, r2, r3
            while (next &&
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	da9b      	bge.n	801122a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80112f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d059      	beq.n	80113ac <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80112f8:	4b88      	ldr	r3, [pc, #544]	@ (801151c <tcp_receive+0xb04>)
 80112fa:	881b      	ldrh	r3, [r3, #0]
 80112fc:	461a      	mov	r2, r3
 80112fe:	4b88      	ldr	r3, [pc, #544]	@ (8011520 <tcp_receive+0xb08>)
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	441a      	add	r2, r3
 8011304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011306:	68db      	ldr	r3, [r3, #12]
 8011308:	685b      	ldr	r3, [r3, #4]
 801130a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801130c:	2b00      	cmp	r3, #0
 801130e:	dd4d      	ble.n	80113ac <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8011310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011312:	68db      	ldr	r3, [r3, #12]
 8011314:	685b      	ldr	r3, [r3, #4]
 8011316:	b29a      	uxth	r2, r3
 8011318:	4b81      	ldr	r3, [pc, #516]	@ (8011520 <tcp_receive+0xb08>)
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	b29b      	uxth	r3, r3
 801131e:	1ad3      	subs	r3, r2, r3
 8011320:	b29a      	uxth	r2, r3
 8011322:	4b80      	ldr	r3, [pc, #512]	@ (8011524 <tcp_receive+0xb0c>)
 8011324:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011326:	4b7f      	ldr	r3, [pc, #508]	@ (8011524 <tcp_receive+0xb0c>)
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	899b      	ldrh	r3, [r3, #12]
 801132c:	b29b      	uxth	r3, r3
 801132e:	4618      	mov	r0, r3
 8011330:	f7f9 fd1e 	bl	800ad70 <lwip_htons>
 8011334:	4603      	mov	r3, r0
 8011336:	b2db      	uxtb	r3, r3
 8011338:	f003 0302 	and.w	r3, r3, #2
 801133c:	2b00      	cmp	r3, #0
 801133e:	d005      	beq.n	801134c <tcp_receive+0x934>
                inseg.len -= 1;
 8011340:	4b78      	ldr	r3, [pc, #480]	@ (8011524 <tcp_receive+0xb0c>)
 8011342:	891b      	ldrh	r3, [r3, #8]
 8011344:	3b01      	subs	r3, #1
 8011346:	b29a      	uxth	r2, r3
 8011348:	4b76      	ldr	r3, [pc, #472]	@ (8011524 <tcp_receive+0xb0c>)
 801134a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801134c:	4b75      	ldr	r3, [pc, #468]	@ (8011524 <tcp_receive+0xb0c>)
 801134e:	685b      	ldr	r3, [r3, #4]
 8011350:	4a74      	ldr	r2, [pc, #464]	@ (8011524 <tcp_receive+0xb0c>)
 8011352:	8912      	ldrh	r2, [r2, #8]
 8011354:	4611      	mov	r1, r2
 8011356:	4618      	mov	r0, r3
 8011358:	f7fb ff5e 	bl	800d218 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801135c:	4b71      	ldr	r3, [pc, #452]	@ (8011524 <tcp_receive+0xb0c>)
 801135e:	891c      	ldrh	r4, [r3, #8]
 8011360:	4b70      	ldr	r3, [pc, #448]	@ (8011524 <tcp_receive+0xb0c>)
 8011362:	68db      	ldr	r3, [r3, #12]
 8011364:	899b      	ldrh	r3, [r3, #12]
 8011366:	b29b      	uxth	r3, r3
 8011368:	4618      	mov	r0, r3
 801136a:	f7f9 fd01 	bl	800ad70 <lwip_htons>
 801136e:	4603      	mov	r3, r0
 8011370:	b2db      	uxtb	r3, r3
 8011372:	f003 0303 	and.w	r3, r3, #3
 8011376:	2b00      	cmp	r3, #0
 8011378:	d001      	beq.n	801137e <tcp_receive+0x966>
 801137a:	2301      	movs	r3, #1
 801137c:	e000      	b.n	8011380 <tcp_receive+0x968>
 801137e:	2300      	movs	r3, #0
 8011380:	4423      	add	r3, r4
 8011382:	b29a      	uxth	r2, r3
 8011384:	4b65      	ldr	r3, [pc, #404]	@ (801151c <tcp_receive+0xb04>)
 8011386:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8011388:	4b64      	ldr	r3, [pc, #400]	@ (801151c <tcp_receive+0xb04>)
 801138a:	881b      	ldrh	r3, [r3, #0]
 801138c:	461a      	mov	r2, r3
 801138e:	4b64      	ldr	r3, [pc, #400]	@ (8011520 <tcp_receive+0xb08>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	441a      	add	r2, r3
 8011394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011396:	68db      	ldr	r3, [r3, #12]
 8011398:	685b      	ldr	r3, [r3, #4]
 801139a:	429a      	cmp	r2, r3
 801139c:	d006      	beq.n	80113ac <tcp_receive+0x994>
 801139e:	4b62      	ldr	r3, [pc, #392]	@ (8011528 <tcp_receive+0xb10>)
 80113a0:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80113a4:	4961      	ldr	r1, [pc, #388]	@ (801152c <tcp_receive+0xb14>)
 80113a6:	4862      	ldr	r0, [pc, #392]	@ (8011530 <tcp_receive+0xb18>)
 80113a8:	f005 fc7e 	bl	8016ca8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80113b0:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80113b2:	4b5a      	ldr	r3, [pc, #360]	@ (801151c <tcp_receive+0xb04>)
 80113b4:	881b      	ldrh	r3, [r3, #0]
 80113b6:	461a      	mov	r2, r3
 80113b8:	4b59      	ldr	r3, [pc, #356]	@ (8011520 <tcp_receive+0xb08>)
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	441a      	add	r2, r3
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80113c6:	4b55      	ldr	r3, [pc, #340]	@ (801151c <tcp_receive+0xb04>)
 80113c8:	881b      	ldrh	r3, [r3, #0]
 80113ca:	429a      	cmp	r2, r3
 80113cc:	d206      	bcs.n	80113dc <tcp_receive+0x9c4>
 80113ce:	4b56      	ldr	r3, [pc, #344]	@ (8011528 <tcp_receive+0xb10>)
 80113d0:	f240 6207 	movw	r2, #1543	@ 0x607
 80113d4:	4957      	ldr	r1, [pc, #348]	@ (8011534 <tcp_receive+0xb1c>)
 80113d6:	4856      	ldr	r0, [pc, #344]	@ (8011530 <tcp_receive+0xb18>)
 80113d8:	f005 fc66 	bl	8016ca8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80113e0:	4b4e      	ldr	r3, [pc, #312]	@ (801151c <tcp_receive+0xb04>)
 80113e2:	881b      	ldrh	r3, [r3, #0]
 80113e4:	1ad3      	subs	r3, r2, r3
 80113e6:	b29a      	uxth	r2, r3
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f7fc ffc5 	bl	800e37c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80113f2:	4b4c      	ldr	r3, [pc, #304]	@ (8011524 <tcp_receive+0xb0c>)
 80113f4:	685b      	ldr	r3, [r3, #4]
 80113f6:	891b      	ldrh	r3, [r3, #8]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d006      	beq.n	801140a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80113fc:	4b49      	ldr	r3, [pc, #292]	@ (8011524 <tcp_receive+0xb0c>)
 80113fe:	685b      	ldr	r3, [r3, #4]
 8011400:	4a4d      	ldr	r2, [pc, #308]	@ (8011538 <tcp_receive+0xb20>)
 8011402:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011404:	4b47      	ldr	r3, [pc, #284]	@ (8011524 <tcp_receive+0xb0c>)
 8011406:	2200      	movs	r2, #0
 8011408:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801140a:	4b46      	ldr	r3, [pc, #280]	@ (8011524 <tcp_receive+0xb0c>)
 801140c:	68db      	ldr	r3, [r3, #12]
 801140e:	899b      	ldrh	r3, [r3, #12]
 8011410:	b29b      	uxth	r3, r3
 8011412:	4618      	mov	r0, r3
 8011414:	f7f9 fcac 	bl	800ad70 <lwip_htons>
 8011418:	4603      	mov	r3, r0
 801141a:	b2db      	uxtb	r3, r3
 801141c:	f003 0301 	and.w	r3, r3, #1
 8011420:	2b00      	cmp	r3, #0
 8011422:	f000 80b8 	beq.w	8011596 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8011426:	4b45      	ldr	r3, [pc, #276]	@ (801153c <tcp_receive+0xb24>)
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	f043 0320 	orr.w	r3, r3, #32
 801142e:	b2da      	uxtb	r2, r3
 8011430:	4b42      	ldr	r3, [pc, #264]	@ (801153c <tcp_receive+0xb24>)
 8011432:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8011434:	e0af      	b.n	8011596 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801143a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011440:	68db      	ldr	r3, [r3, #12]
 8011442:	685b      	ldr	r3, [r3, #4]
 8011444:	4a36      	ldr	r2, [pc, #216]	@ (8011520 <tcp_receive+0xb08>)
 8011446:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	891b      	ldrh	r3, [r3, #8]
 801144c:	461c      	mov	r4, r3
 801144e:	68bb      	ldr	r3, [r7, #8]
 8011450:	68db      	ldr	r3, [r3, #12]
 8011452:	899b      	ldrh	r3, [r3, #12]
 8011454:	b29b      	uxth	r3, r3
 8011456:	4618      	mov	r0, r3
 8011458:	f7f9 fc8a 	bl	800ad70 <lwip_htons>
 801145c:	4603      	mov	r3, r0
 801145e:	b2db      	uxtb	r3, r3
 8011460:	f003 0303 	and.w	r3, r3, #3
 8011464:	2b00      	cmp	r3, #0
 8011466:	d001      	beq.n	801146c <tcp_receive+0xa54>
 8011468:	2301      	movs	r3, #1
 801146a:	e000      	b.n	801146e <tcp_receive+0xa56>
 801146c:	2300      	movs	r3, #0
 801146e:	191a      	adds	r2, r3, r4
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011474:	441a      	add	r2, r3
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801147e:	461c      	mov	r4, r3
 8011480:	68bb      	ldr	r3, [r7, #8]
 8011482:	891b      	ldrh	r3, [r3, #8]
 8011484:	461d      	mov	r5, r3
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	68db      	ldr	r3, [r3, #12]
 801148a:	899b      	ldrh	r3, [r3, #12]
 801148c:	b29b      	uxth	r3, r3
 801148e:	4618      	mov	r0, r3
 8011490:	f7f9 fc6e 	bl	800ad70 <lwip_htons>
 8011494:	4603      	mov	r3, r0
 8011496:	b2db      	uxtb	r3, r3
 8011498:	f003 0303 	and.w	r3, r3, #3
 801149c:	2b00      	cmp	r3, #0
 801149e:	d001      	beq.n	80114a4 <tcp_receive+0xa8c>
 80114a0:	2301      	movs	r3, #1
 80114a2:	e000      	b.n	80114a6 <tcp_receive+0xa8e>
 80114a4:	2300      	movs	r3, #0
 80114a6:	442b      	add	r3, r5
 80114a8:	429c      	cmp	r4, r3
 80114aa:	d206      	bcs.n	80114ba <tcp_receive+0xaa2>
 80114ac:	4b1e      	ldr	r3, [pc, #120]	@ (8011528 <tcp_receive+0xb10>)
 80114ae:	f240 622b 	movw	r2, #1579	@ 0x62b
 80114b2:	4923      	ldr	r1, [pc, #140]	@ (8011540 <tcp_receive+0xb28>)
 80114b4:	481e      	ldr	r0, [pc, #120]	@ (8011530 <tcp_receive+0xb18>)
 80114b6:	f005 fbf7 	bl	8016ca8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80114ba:	68bb      	ldr	r3, [r7, #8]
 80114bc:	891b      	ldrh	r3, [r3, #8]
 80114be:	461c      	mov	r4, r3
 80114c0:	68bb      	ldr	r3, [r7, #8]
 80114c2:	68db      	ldr	r3, [r3, #12]
 80114c4:	899b      	ldrh	r3, [r3, #12]
 80114c6:	b29b      	uxth	r3, r3
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7f9 fc51 	bl	800ad70 <lwip_htons>
 80114ce:	4603      	mov	r3, r0
 80114d0:	b2db      	uxtb	r3, r3
 80114d2:	f003 0303 	and.w	r3, r3, #3
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d001      	beq.n	80114de <tcp_receive+0xac6>
 80114da:	2301      	movs	r3, #1
 80114dc:	e000      	b.n	80114e0 <tcp_receive+0xac8>
 80114de:	2300      	movs	r3, #0
 80114e0:	1919      	adds	r1, r3, r4
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80114e6:	b28b      	uxth	r3, r1
 80114e8:	1ad3      	subs	r3, r2, r3
 80114ea:	b29a      	uxth	r2, r3
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	f7fc ff43 	bl	800e37c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80114f6:	68bb      	ldr	r3, [r7, #8]
 80114f8:	685b      	ldr	r3, [r3, #4]
 80114fa:	891b      	ldrh	r3, [r3, #8]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d028      	beq.n	8011552 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8011500:	4b0d      	ldr	r3, [pc, #52]	@ (8011538 <tcp_receive+0xb20>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d01d      	beq.n	8011544 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011508:	4b0b      	ldr	r3, [pc, #44]	@ (8011538 <tcp_receive+0xb20>)
 801150a:	681a      	ldr	r2, [r3, #0]
 801150c:	68bb      	ldr	r3, [r7, #8]
 801150e:	685b      	ldr	r3, [r3, #4]
 8011510:	4619      	mov	r1, r3
 8011512:	4610      	mov	r0, r2
 8011514:	f7fc f8d4 	bl	800d6c0 <pbuf_cat>
 8011518:	e018      	b.n	801154c <tcp_receive+0xb34>
 801151a:	bf00      	nop
 801151c:	2000c81a 	.word	0x2000c81a
 8011520:	2000c810 	.word	0x2000c810
 8011524:	2000c7f0 	.word	0x2000c7f0
 8011528:	08019888 	.word	0x08019888
 801152c:	08019c68 	.word	0x08019c68
 8011530:	080198d4 	.word	0x080198d4
 8011534:	08019ca4 	.word	0x08019ca4
 8011538:	2000c820 	.word	0x2000c820
 801153c:	2000c81d 	.word	0x2000c81d
 8011540:	08019cc4 	.word	0x08019cc4
            } else {
              recv_data = cseg->p;
 8011544:	68bb      	ldr	r3, [r7, #8]
 8011546:	685b      	ldr	r3, [r3, #4]
 8011548:	4a70      	ldr	r2, [pc, #448]	@ (801170c <tcp_receive+0xcf4>)
 801154a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801154c:	68bb      	ldr	r3, [r7, #8]
 801154e:	2200      	movs	r2, #0
 8011550:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	68db      	ldr	r3, [r3, #12]
 8011556:	899b      	ldrh	r3, [r3, #12]
 8011558:	b29b      	uxth	r3, r3
 801155a:	4618      	mov	r0, r3
 801155c:	f7f9 fc08 	bl	800ad70 <lwip_htons>
 8011560:	4603      	mov	r3, r0
 8011562:	b2db      	uxtb	r3, r3
 8011564:	f003 0301 	and.w	r3, r3, #1
 8011568:	2b00      	cmp	r3, #0
 801156a:	d00d      	beq.n	8011588 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801156c:	4b68      	ldr	r3, [pc, #416]	@ (8011710 <tcp_receive+0xcf8>)
 801156e:	781b      	ldrb	r3, [r3, #0]
 8011570:	f043 0320 	orr.w	r3, r3, #32
 8011574:	b2da      	uxtb	r2, r3
 8011576:	4b66      	ldr	r3, [pc, #408]	@ (8011710 <tcp_receive+0xcf8>)
 8011578:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	7d1b      	ldrb	r3, [r3, #20]
 801157e:	2b04      	cmp	r3, #4
 8011580:	d102      	bne.n	8011588 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2207      	movs	r2, #7
 8011586:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8011588:	68bb      	ldr	r3, [r7, #8]
 801158a:	681a      	ldr	r2, [r3, #0]
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8011590:	68b8      	ldr	r0, [r7, #8]
 8011592:	f7fd fbd4 	bl	800ed3e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801159a:	2b00      	cmp	r3, #0
 801159c:	d008      	beq.n	80115b0 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115a2:	68db      	ldr	r3, [r3, #12]
 80115a4:	685a      	ldr	r2, [r3, #4]
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80115aa:	429a      	cmp	r2, r3
 80115ac:	f43f af43 	beq.w	8011436 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	8b5b      	ldrh	r3, [r3, #26]
 80115b4:	f003 0301 	and.w	r3, r3, #1
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d00e      	beq.n	80115da <tcp_receive+0xbc2>
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	8b5b      	ldrh	r3, [r3, #26]
 80115c0:	f023 0301 	bic.w	r3, r3, #1
 80115c4:	b29a      	uxth	r2, r3
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	835a      	strh	r2, [r3, #26]
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	8b5b      	ldrh	r3, [r3, #26]
 80115ce:	f043 0302 	orr.w	r3, r3, #2
 80115d2:	b29a      	uxth	r2, r3
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80115d8:	e187      	b.n	80118ea <tcp_receive+0xed2>
        tcp_ack(pcb);
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	8b5b      	ldrh	r3, [r3, #26]
 80115de:	f043 0301 	orr.w	r3, r3, #1
 80115e2:	b29a      	uxth	r2, r3
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80115e8:	e17f      	b.n	80118ea <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d106      	bne.n	8011600 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80115f2:	4848      	ldr	r0, [pc, #288]	@ (8011714 <tcp_receive+0xcfc>)
 80115f4:	f7fd fbbc 	bl	800ed70 <tcp_seg_copy>
 80115f8:	4602      	mov	r2, r0
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80115fe:	e16c      	b.n	80118da <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8011600:	2300      	movs	r3, #0
 8011602:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011608:	63bb      	str	r3, [r7, #56]	@ 0x38
 801160a:	e156      	b.n	80118ba <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801160c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801160e:	68db      	ldr	r3, [r3, #12]
 8011610:	685a      	ldr	r2, [r3, #4]
 8011612:	4b41      	ldr	r3, [pc, #260]	@ (8011718 <tcp_receive+0xd00>)
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	429a      	cmp	r2, r3
 8011618:	d11d      	bne.n	8011656 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801161a:	4b3e      	ldr	r3, [pc, #248]	@ (8011714 <tcp_receive+0xcfc>)
 801161c:	891a      	ldrh	r2, [r3, #8]
 801161e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011620:	891b      	ldrh	r3, [r3, #8]
 8011622:	429a      	cmp	r2, r3
 8011624:	f240 814e 	bls.w	80118c4 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011628:	483a      	ldr	r0, [pc, #232]	@ (8011714 <tcp_receive+0xcfc>)
 801162a:	f7fd fba1 	bl	800ed70 <tcp_seg_copy>
 801162e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8011630:	697b      	ldr	r3, [r7, #20]
 8011632:	2b00      	cmp	r3, #0
 8011634:	f000 8148 	beq.w	80118c8 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8011638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801163a:	2b00      	cmp	r3, #0
 801163c:	d003      	beq.n	8011646 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801163e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011640:	697a      	ldr	r2, [r7, #20]
 8011642:	601a      	str	r2, [r3, #0]
 8011644:	e002      	b.n	801164c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	697a      	ldr	r2, [r7, #20]
 801164a:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801164c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801164e:	6978      	ldr	r0, [r7, #20]
 8011650:	f7ff f8de 	bl	8010810 <tcp_oos_insert_segment>
                }
                break;
 8011654:	e138      	b.n	80118c8 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8011656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011658:	2b00      	cmp	r3, #0
 801165a:	d117      	bne.n	801168c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801165c:	4b2e      	ldr	r3, [pc, #184]	@ (8011718 <tcp_receive+0xd00>)
 801165e:	681a      	ldr	r2, [r3, #0]
 8011660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011662:	68db      	ldr	r3, [r3, #12]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	1ad3      	subs	r3, r2, r3
 8011668:	2b00      	cmp	r3, #0
 801166a:	da57      	bge.n	801171c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801166c:	4829      	ldr	r0, [pc, #164]	@ (8011714 <tcp_receive+0xcfc>)
 801166e:	f7fd fb7f 	bl	800ed70 <tcp_seg_copy>
 8011672:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8011674:	69bb      	ldr	r3, [r7, #24]
 8011676:	2b00      	cmp	r3, #0
 8011678:	f000 8128 	beq.w	80118cc <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	69ba      	ldr	r2, [r7, #24]
 8011680:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011682:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011684:	69b8      	ldr	r0, [r7, #24]
 8011686:	f7ff f8c3 	bl	8010810 <tcp_oos_insert_segment>
                  }
                  break;
 801168a:	e11f      	b.n	80118cc <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801168c:	4b22      	ldr	r3, [pc, #136]	@ (8011718 <tcp_receive+0xd00>)
 801168e:	681a      	ldr	r2, [r3, #0]
 8011690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011692:	68db      	ldr	r3, [r3, #12]
 8011694:	685b      	ldr	r3, [r3, #4]
 8011696:	1ad3      	subs	r3, r2, r3
 8011698:	3b01      	subs	r3, #1
 801169a:	2b00      	cmp	r3, #0
 801169c:	db3e      	blt.n	801171c <tcp_receive+0xd04>
 801169e:	4b1e      	ldr	r3, [pc, #120]	@ (8011718 <tcp_receive+0xd00>)
 80116a0:	681a      	ldr	r2, [r3, #0]
 80116a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116a4:	68db      	ldr	r3, [r3, #12]
 80116a6:	685b      	ldr	r3, [r3, #4]
 80116a8:	1ad3      	subs	r3, r2, r3
 80116aa:	3301      	adds	r3, #1
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	dc35      	bgt.n	801171c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80116b0:	4818      	ldr	r0, [pc, #96]	@ (8011714 <tcp_receive+0xcfc>)
 80116b2:	f7fd fb5d 	bl	800ed70 <tcp_seg_copy>
 80116b6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80116b8:	69fb      	ldr	r3, [r7, #28]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	f000 8108 	beq.w	80118d0 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80116c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116c2:	68db      	ldr	r3, [r3, #12]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80116c8:	8912      	ldrh	r2, [r2, #8]
 80116ca:	441a      	add	r2, r3
 80116cc:	4b12      	ldr	r3, [pc, #72]	@ (8011718 <tcp_receive+0xd00>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	1ad3      	subs	r3, r2, r3
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	dd12      	ble.n	80116fc <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80116d6:	4b10      	ldr	r3, [pc, #64]	@ (8011718 <tcp_receive+0xd00>)
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	b29a      	uxth	r2, r3
 80116dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116de:	68db      	ldr	r3, [r3, #12]
 80116e0:	685b      	ldr	r3, [r3, #4]
 80116e2:	b29b      	uxth	r3, r3
 80116e4:	1ad3      	subs	r3, r2, r3
 80116e6:	b29a      	uxth	r2, r3
 80116e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116ea:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80116ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116ee:	685a      	ldr	r2, [r3, #4]
 80116f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116f2:	891b      	ldrh	r3, [r3, #8]
 80116f4:	4619      	mov	r1, r3
 80116f6:	4610      	mov	r0, r2
 80116f8:	f7fb fd8e 	bl	800d218 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80116fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116fe:	69fa      	ldr	r2, [r7, #28]
 8011700:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8011702:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011704:	69f8      	ldr	r0, [r7, #28]
 8011706:	f7ff f883 	bl	8010810 <tcp_oos_insert_segment>
                  }
                  break;
 801170a:	e0e1      	b.n	80118d0 <tcp_receive+0xeb8>
 801170c:	2000c820 	.word	0x2000c820
 8011710:	2000c81d 	.word	0x2000c81d
 8011714:	2000c7f0 	.word	0x2000c7f0
 8011718:	2000c810 	.word	0x2000c810
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801171c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8011720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	2b00      	cmp	r3, #0
 8011726:	f040 80c5 	bne.w	80118b4 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801172a:	4b7f      	ldr	r3, [pc, #508]	@ (8011928 <tcp_receive+0xf10>)
 801172c:	681a      	ldr	r2, [r3, #0]
 801172e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011730:	68db      	ldr	r3, [r3, #12]
 8011732:	685b      	ldr	r3, [r3, #4]
 8011734:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8011736:	2b00      	cmp	r3, #0
 8011738:	f340 80bc 	ble.w	80118b4 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801173c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801173e:	68db      	ldr	r3, [r3, #12]
 8011740:	899b      	ldrh	r3, [r3, #12]
 8011742:	b29b      	uxth	r3, r3
 8011744:	4618      	mov	r0, r3
 8011746:	f7f9 fb13 	bl	800ad70 <lwip_htons>
 801174a:	4603      	mov	r3, r0
 801174c:	b2db      	uxtb	r3, r3
 801174e:	f003 0301 	and.w	r3, r3, #1
 8011752:	2b00      	cmp	r3, #0
 8011754:	f040 80be 	bne.w	80118d4 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8011758:	4874      	ldr	r0, [pc, #464]	@ (801192c <tcp_receive+0xf14>)
 801175a:	f7fd fb09 	bl	800ed70 <tcp_seg_copy>
 801175e:	4602      	mov	r2, r0
 8011760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011762:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	2b00      	cmp	r3, #0
 801176a:	f000 80b5 	beq.w	80118d8 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801176e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011770:	68db      	ldr	r3, [r3, #12]
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011776:	8912      	ldrh	r2, [r2, #8]
 8011778:	441a      	add	r2, r3
 801177a:	4b6b      	ldr	r3, [pc, #428]	@ (8011928 <tcp_receive+0xf10>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	1ad3      	subs	r3, r2, r3
 8011780:	2b00      	cmp	r3, #0
 8011782:	dd12      	ble.n	80117aa <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011784:	4b68      	ldr	r3, [pc, #416]	@ (8011928 <tcp_receive+0xf10>)
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	b29a      	uxth	r2, r3
 801178a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178c:	68db      	ldr	r3, [r3, #12]
 801178e:	685b      	ldr	r3, [r3, #4]
 8011790:	b29b      	uxth	r3, r3
 8011792:	1ad3      	subs	r3, r2, r3
 8011794:	b29a      	uxth	r2, r3
 8011796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011798:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801179a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801179c:	685a      	ldr	r2, [r3, #4]
 801179e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a0:	891b      	ldrh	r3, [r3, #8]
 80117a2:	4619      	mov	r1, r3
 80117a4:	4610      	mov	r0, r2
 80117a6:	f7fb fd37 	bl	800d218 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80117aa:	4b61      	ldr	r3, [pc, #388]	@ (8011930 <tcp_receive+0xf18>)
 80117ac:	881b      	ldrh	r3, [r3, #0]
 80117ae:	461a      	mov	r2, r3
 80117b0:	4b5d      	ldr	r3, [pc, #372]	@ (8011928 <tcp_receive+0xf10>)
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	441a      	add	r2, r3
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117ba:	6879      	ldr	r1, [r7, #4]
 80117bc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80117be:	440b      	add	r3, r1
 80117c0:	1ad3      	subs	r3, r2, r3
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	f340 8088 	ble.w	80118d8 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80117c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	68db      	ldr	r3, [r3, #12]
 80117ce:	899b      	ldrh	r3, [r3, #12]
 80117d0:	b29b      	uxth	r3, r3
 80117d2:	4618      	mov	r0, r3
 80117d4:	f7f9 facc 	bl	800ad70 <lwip_htons>
 80117d8:	4603      	mov	r3, r0
 80117da:	b2db      	uxtb	r3, r3
 80117dc:	f003 0301 	and.w	r3, r3, #1
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d021      	beq.n	8011828 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80117e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	68db      	ldr	r3, [r3, #12]
 80117ea:	899b      	ldrh	r3, [r3, #12]
 80117ec:	b29b      	uxth	r3, r3
 80117ee:	b21b      	sxth	r3, r3
 80117f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80117f4:	b21c      	sxth	r4, r3
 80117f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	899b      	ldrh	r3, [r3, #12]
 80117fe:	b29b      	uxth	r3, r3
 8011800:	4618      	mov	r0, r3
 8011802:	f7f9 fab5 	bl	800ad70 <lwip_htons>
 8011806:	4603      	mov	r3, r0
 8011808:	b2db      	uxtb	r3, r3
 801180a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801180e:	b29b      	uxth	r3, r3
 8011810:	4618      	mov	r0, r3
 8011812:	f7f9 faad 	bl	800ad70 <lwip_htons>
 8011816:	4603      	mov	r3, r0
 8011818:	b21b      	sxth	r3, r3
 801181a:	4323      	orrs	r3, r4
 801181c:	b21a      	sxth	r2, r3
 801181e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	68db      	ldr	r3, [r3, #12]
 8011824:	b292      	uxth	r2, r2
 8011826:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801182c:	b29a      	uxth	r2, r3
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011832:	4413      	add	r3, r2
 8011834:	b299      	uxth	r1, r3
 8011836:	4b3c      	ldr	r3, [pc, #240]	@ (8011928 <tcp_receive+0xf10>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	b29a      	uxth	r2, r3
 801183c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	1a8a      	subs	r2, r1, r2
 8011842:	b292      	uxth	r2, r2
 8011844:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8011846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	685a      	ldr	r2, [r3, #4]
 801184c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	891b      	ldrh	r3, [r3, #8]
 8011852:	4619      	mov	r1, r3
 8011854:	4610      	mov	r0, r2
 8011856:	f7fb fcdf 	bl	800d218 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801185a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	891c      	ldrh	r4, [r3, #8]
 8011860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	68db      	ldr	r3, [r3, #12]
 8011866:	899b      	ldrh	r3, [r3, #12]
 8011868:	b29b      	uxth	r3, r3
 801186a:	4618      	mov	r0, r3
 801186c:	f7f9 fa80 	bl	800ad70 <lwip_htons>
 8011870:	4603      	mov	r3, r0
 8011872:	b2db      	uxtb	r3, r3
 8011874:	f003 0303 	and.w	r3, r3, #3
 8011878:	2b00      	cmp	r3, #0
 801187a:	d001      	beq.n	8011880 <tcp_receive+0xe68>
 801187c:	2301      	movs	r3, #1
 801187e:	e000      	b.n	8011882 <tcp_receive+0xe6a>
 8011880:	2300      	movs	r3, #0
 8011882:	4423      	add	r3, r4
 8011884:	b29a      	uxth	r2, r3
 8011886:	4b2a      	ldr	r3, [pc, #168]	@ (8011930 <tcp_receive+0xf18>)
 8011888:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801188a:	4b29      	ldr	r3, [pc, #164]	@ (8011930 <tcp_receive+0xf18>)
 801188c:	881b      	ldrh	r3, [r3, #0]
 801188e:	461a      	mov	r2, r3
 8011890:	4b25      	ldr	r3, [pc, #148]	@ (8011928 <tcp_receive+0xf10>)
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	441a      	add	r2, r3
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801189a:	6879      	ldr	r1, [r7, #4]
 801189c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801189e:	440b      	add	r3, r1
 80118a0:	429a      	cmp	r2, r3
 80118a2:	d019      	beq.n	80118d8 <tcp_receive+0xec0>
 80118a4:	4b23      	ldr	r3, [pc, #140]	@ (8011934 <tcp_receive+0xf1c>)
 80118a6:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80118aa:	4923      	ldr	r1, [pc, #140]	@ (8011938 <tcp_receive+0xf20>)
 80118ac:	4823      	ldr	r0, [pc, #140]	@ (801193c <tcp_receive+0xf24>)
 80118ae:	f005 f9fb 	bl	8016ca8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80118b2:	e011      	b.n	80118d8 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80118b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80118ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118bc:	2b00      	cmp	r3, #0
 80118be:	f47f aea5 	bne.w	801160c <tcp_receive+0xbf4>
 80118c2:	e00a      	b.n	80118da <tcp_receive+0xec2>
                break;
 80118c4:	bf00      	nop
 80118c6:	e008      	b.n	80118da <tcp_receive+0xec2>
                break;
 80118c8:	bf00      	nop
 80118ca:	e006      	b.n	80118da <tcp_receive+0xec2>
                  break;
 80118cc:	bf00      	nop
 80118ce:	e004      	b.n	80118da <tcp_receive+0xec2>
                  break;
 80118d0:	bf00      	nop
 80118d2:	e002      	b.n	80118da <tcp_receive+0xec2>
                  break;
 80118d4:	bf00      	nop
 80118d6:	e000      	b.n	80118da <tcp_receive+0xec2>
                break;
 80118d8:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80118da:	6878      	ldr	r0, [r7, #4]
 80118dc:	f001 fa30 	bl	8012d40 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80118e0:	e003      	b.n	80118ea <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f001 fa2c 	bl	8012d40 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80118e8:	e01a      	b.n	8011920 <tcp_receive+0xf08>
 80118ea:	e019      	b.n	8011920 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80118ec:	4b0e      	ldr	r3, [pc, #56]	@ (8011928 <tcp_receive+0xf10>)
 80118ee:	681a      	ldr	r2, [r3, #0]
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118f4:	1ad3      	subs	r3, r2, r3
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	db0a      	blt.n	8011910 <tcp_receive+0xef8>
 80118fa:	4b0b      	ldr	r3, [pc, #44]	@ (8011928 <tcp_receive+0xf10>)
 80118fc:	681a      	ldr	r2, [r3, #0]
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011902:	6879      	ldr	r1, [r7, #4]
 8011904:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011906:	440b      	add	r3, r1
 8011908:	1ad3      	subs	r3, r2, r3
 801190a:	3301      	adds	r3, #1
 801190c:	2b00      	cmp	r3, #0
 801190e:	dd07      	ble.n	8011920 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	8b5b      	ldrh	r3, [r3, #26]
 8011914:	f043 0302 	orr.w	r3, r3, #2
 8011918:	b29a      	uxth	r2, r3
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801191e:	e7ff      	b.n	8011920 <tcp_receive+0xf08>
 8011920:	bf00      	nop
 8011922:	3750      	adds	r7, #80	@ 0x50
 8011924:	46bd      	mov	sp, r7
 8011926:	bdb0      	pop	{r4, r5, r7, pc}
 8011928:	2000c810 	.word	0x2000c810
 801192c:	2000c7f0 	.word	0x2000c7f0
 8011930:	2000c81a 	.word	0x2000c81a
 8011934:	08019888 	.word	0x08019888
 8011938:	08019c30 	.word	0x08019c30
 801193c:	080198d4 	.word	0x080198d4

08011940 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8011940:	b480      	push	{r7}
 8011942:	b083      	sub	sp, #12
 8011944:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8011946:	4b15      	ldr	r3, [pc, #84]	@ (801199c <tcp_get_next_optbyte+0x5c>)
 8011948:	881b      	ldrh	r3, [r3, #0]
 801194a:	1c5a      	adds	r2, r3, #1
 801194c:	b291      	uxth	r1, r2
 801194e:	4a13      	ldr	r2, [pc, #76]	@ (801199c <tcp_get_next_optbyte+0x5c>)
 8011950:	8011      	strh	r1, [r2, #0]
 8011952:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8011954:	4b12      	ldr	r3, [pc, #72]	@ (80119a0 <tcp_get_next_optbyte+0x60>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d004      	beq.n	8011966 <tcp_get_next_optbyte+0x26>
 801195c:	4b11      	ldr	r3, [pc, #68]	@ (80119a4 <tcp_get_next_optbyte+0x64>)
 801195e:	881b      	ldrh	r3, [r3, #0]
 8011960:	88fa      	ldrh	r2, [r7, #6]
 8011962:	429a      	cmp	r2, r3
 8011964:	d208      	bcs.n	8011978 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8011966:	4b10      	ldr	r3, [pc, #64]	@ (80119a8 <tcp_get_next_optbyte+0x68>)
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	3314      	adds	r3, #20
 801196c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801196e:	88fb      	ldrh	r3, [r7, #6]
 8011970:	683a      	ldr	r2, [r7, #0]
 8011972:	4413      	add	r3, r2
 8011974:	781b      	ldrb	r3, [r3, #0]
 8011976:	e00b      	b.n	8011990 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8011978:	88fb      	ldrh	r3, [r7, #6]
 801197a:	b2da      	uxtb	r2, r3
 801197c:	4b09      	ldr	r3, [pc, #36]	@ (80119a4 <tcp_get_next_optbyte+0x64>)
 801197e:	881b      	ldrh	r3, [r3, #0]
 8011980:	b2db      	uxtb	r3, r3
 8011982:	1ad3      	subs	r3, r2, r3
 8011984:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8011986:	4b06      	ldr	r3, [pc, #24]	@ (80119a0 <tcp_get_next_optbyte+0x60>)
 8011988:	681a      	ldr	r2, [r3, #0]
 801198a:	797b      	ldrb	r3, [r7, #5]
 801198c:	4413      	add	r3, r2
 801198e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011990:	4618      	mov	r0, r3
 8011992:	370c      	adds	r7, #12
 8011994:	46bd      	mov	sp, r7
 8011996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199a:	4770      	bx	lr
 801199c:	2000c80c 	.word	0x2000c80c
 80119a0:	2000c808 	.word	0x2000c808
 80119a4:	2000c806 	.word	0x2000c806
 80119a8:	2000c800 	.word	0x2000c800

080119ac <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b084      	sub	sp, #16
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d106      	bne.n	80119c8 <tcp_parseopt+0x1c>
 80119ba:	4b32      	ldr	r3, [pc, #200]	@ (8011a84 <tcp_parseopt+0xd8>)
 80119bc:	f240 727d 	movw	r2, #1917	@ 0x77d
 80119c0:	4931      	ldr	r1, [pc, #196]	@ (8011a88 <tcp_parseopt+0xdc>)
 80119c2:	4832      	ldr	r0, [pc, #200]	@ (8011a8c <tcp_parseopt+0xe0>)
 80119c4:	f005 f970 	bl	8016ca8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80119c8:	4b31      	ldr	r3, [pc, #196]	@ (8011a90 <tcp_parseopt+0xe4>)
 80119ca:	881b      	ldrh	r3, [r3, #0]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d056      	beq.n	8011a7e <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80119d0:	4b30      	ldr	r3, [pc, #192]	@ (8011a94 <tcp_parseopt+0xe8>)
 80119d2:	2200      	movs	r2, #0
 80119d4:	801a      	strh	r2, [r3, #0]
 80119d6:	e046      	b.n	8011a66 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80119d8:	f7ff ffb2 	bl	8011940 <tcp_get_next_optbyte>
 80119dc:	4603      	mov	r3, r0
 80119de:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80119e0:	7bfb      	ldrb	r3, [r7, #15]
 80119e2:	2b02      	cmp	r3, #2
 80119e4:	d006      	beq.n	80119f4 <tcp_parseopt+0x48>
 80119e6:	2b02      	cmp	r3, #2
 80119e8:	dc2a      	bgt.n	8011a40 <tcp_parseopt+0x94>
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d042      	beq.n	8011a74 <tcp_parseopt+0xc8>
 80119ee:	2b01      	cmp	r3, #1
 80119f0:	d038      	beq.n	8011a64 <tcp_parseopt+0xb8>
 80119f2:	e025      	b.n	8011a40 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80119f4:	f7ff ffa4 	bl	8011940 <tcp_get_next_optbyte>
 80119f8:	4603      	mov	r3, r0
 80119fa:	2b04      	cmp	r3, #4
 80119fc:	d13c      	bne.n	8011a78 <tcp_parseopt+0xcc>
 80119fe:	4b25      	ldr	r3, [pc, #148]	@ (8011a94 <tcp_parseopt+0xe8>)
 8011a00:	881b      	ldrh	r3, [r3, #0]
 8011a02:	3301      	adds	r3, #1
 8011a04:	4a22      	ldr	r2, [pc, #136]	@ (8011a90 <tcp_parseopt+0xe4>)
 8011a06:	8812      	ldrh	r2, [r2, #0]
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	da35      	bge.n	8011a78 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011a0c:	f7ff ff98 	bl	8011940 <tcp_get_next_optbyte>
 8011a10:	4603      	mov	r3, r0
 8011a12:	021b      	lsls	r3, r3, #8
 8011a14:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011a16:	f7ff ff93 	bl	8011940 <tcp_get_next_optbyte>
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	89bb      	ldrh	r3, [r7, #12]
 8011a20:	4313      	orrs	r3, r2
 8011a22:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011a24:	89bb      	ldrh	r3, [r7, #12]
 8011a26:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8011a2a:	d804      	bhi.n	8011a36 <tcp_parseopt+0x8a>
 8011a2c:	89bb      	ldrh	r3, [r7, #12]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d001      	beq.n	8011a36 <tcp_parseopt+0x8a>
 8011a32:	89ba      	ldrh	r2, [r7, #12]
 8011a34:	e001      	b.n	8011a3a <tcp_parseopt+0x8e>
 8011a36:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8011a3e:	e012      	b.n	8011a66 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8011a40:	f7ff ff7e 	bl	8011940 <tcp_get_next_optbyte>
 8011a44:	4603      	mov	r3, r0
 8011a46:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011a48:	7afb      	ldrb	r3, [r7, #11]
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	d916      	bls.n	8011a7c <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8011a4e:	7afb      	ldrb	r3, [r7, #11]
 8011a50:	b29a      	uxth	r2, r3
 8011a52:	4b10      	ldr	r3, [pc, #64]	@ (8011a94 <tcp_parseopt+0xe8>)
 8011a54:	881b      	ldrh	r3, [r3, #0]
 8011a56:	4413      	add	r3, r2
 8011a58:	b29b      	uxth	r3, r3
 8011a5a:	3b02      	subs	r3, #2
 8011a5c:	b29a      	uxth	r2, r3
 8011a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8011a94 <tcp_parseopt+0xe8>)
 8011a60:	801a      	strh	r2, [r3, #0]
 8011a62:	e000      	b.n	8011a66 <tcp_parseopt+0xba>
          break;
 8011a64:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011a66:	4b0b      	ldr	r3, [pc, #44]	@ (8011a94 <tcp_parseopt+0xe8>)
 8011a68:	881a      	ldrh	r2, [r3, #0]
 8011a6a:	4b09      	ldr	r3, [pc, #36]	@ (8011a90 <tcp_parseopt+0xe4>)
 8011a6c:	881b      	ldrh	r3, [r3, #0]
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d3b2      	bcc.n	80119d8 <tcp_parseopt+0x2c>
 8011a72:	e004      	b.n	8011a7e <tcp_parseopt+0xd2>
          return;
 8011a74:	bf00      	nop
 8011a76:	e002      	b.n	8011a7e <tcp_parseopt+0xd2>
            return;
 8011a78:	bf00      	nop
 8011a7a:	e000      	b.n	8011a7e <tcp_parseopt+0xd2>
            return;
 8011a7c:	bf00      	nop
      }
    }
  }
}
 8011a7e:	3710      	adds	r7, #16
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	08019888 	.word	0x08019888
 8011a88:	08019cec 	.word	0x08019cec
 8011a8c:	080198d4 	.word	0x080198d4
 8011a90:	2000c804 	.word	0x2000c804
 8011a94:	2000c80c 	.word	0x2000c80c

08011a98 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011a98:	b480      	push	{r7}
 8011a9a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011a9c:	4b05      	ldr	r3, [pc, #20]	@ (8011ab4 <tcp_trigger_input_pcb_close+0x1c>)
 8011a9e:	781b      	ldrb	r3, [r3, #0]
 8011aa0:	f043 0310 	orr.w	r3, r3, #16
 8011aa4:	b2da      	uxtb	r2, r3
 8011aa6:	4b03      	ldr	r3, [pc, #12]	@ (8011ab4 <tcp_trigger_input_pcb_close+0x1c>)
 8011aa8:	701a      	strb	r2, [r3, #0]
}
 8011aaa:	bf00      	nop
 8011aac:	46bd      	mov	sp, r7
 8011aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab2:	4770      	bx	lr
 8011ab4:	2000c81d 	.word	0x2000c81d

08011ab8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b084      	sub	sp, #16
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	60f8      	str	r0, [r7, #12]
 8011ac0:	60b9      	str	r1, [r7, #8]
 8011ac2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d00a      	beq.n	8011ae0 <tcp_route+0x28>
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	7a1b      	ldrb	r3, [r3, #8]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d006      	beq.n	8011ae0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	7a1b      	ldrb	r3, [r3, #8]
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	f7fb f996 	bl	800ce08 <netif_get_by_index>
 8011adc:	4603      	mov	r3, r0
 8011ade:	e003      	b.n	8011ae8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	f003 fa61 	bl	8014fa8 <ip4_route>
 8011ae6:	4603      	mov	r3, r0
  }
}
 8011ae8:	4618      	mov	r0, r3
 8011aea:	3710      	adds	r7, #16
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011af0:	b590      	push	{r4, r7, lr}
 8011af2:	b087      	sub	sp, #28
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	60f8      	str	r0, [r7, #12]
 8011af8:	60b9      	str	r1, [r7, #8]
 8011afa:	603b      	str	r3, [r7, #0]
 8011afc:	4613      	mov	r3, r2
 8011afe:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d105      	bne.n	8011b12 <tcp_create_segment+0x22>
 8011b06:	4b43      	ldr	r3, [pc, #268]	@ (8011c14 <tcp_create_segment+0x124>)
 8011b08:	22a3      	movs	r2, #163	@ 0xa3
 8011b0a:	4943      	ldr	r1, [pc, #268]	@ (8011c18 <tcp_create_segment+0x128>)
 8011b0c:	4843      	ldr	r0, [pc, #268]	@ (8011c1c <tcp_create_segment+0x12c>)
 8011b0e:	f005 f8cb 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011b12:	68bb      	ldr	r3, [r7, #8]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d105      	bne.n	8011b24 <tcp_create_segment+0x34>
 8011b18:	4b3e      	ldr	r3, [pc, #248]	@ (8011c14 <tcp_create_segment+0x124>)
 8011b1a:	22a4      	movs	r2, #164	@ 0xa4
 8011b1c:	4940      	ldr	r1, [pc, #256]	@ (8011c20 <tcp_create_segment+0x130>)
 8011b1e:	483f      	ldr	r0, [pc, #252]	@ (8011c1c <tcp_create_segment+0x12c>)
 8011b20:	f005 f8c2 	bl	8016ca8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011b24:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011b28:	009b      	lsls	r3, r3, #2
 8011b2a:	b2db      	uxtb	r3, r3
 8011b2c:	f003 0304 	and.w	r3, r3, #4
 8011b30:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8011b32:	2003      	movs	r0, #3
 8011b34:	f7fa fddc 	bl	800c6f0 <memp_malloc>
 8011b38:	6138      	str	r0, [r7, #16]
 8011b3a:	693b      	ldr	r3, [r7, #16]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d104      	bne.n	8011b4a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011b40:	68b8      	ldr	r0, [r7, #8]
 8011b42:	f7fb fcef 	bl	800d524 <pbuf_free>
    return NULL;
 8011b46:	2300      	movs	r3, #0
 8011b48:	e060      	b.n	8011c0c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8011b50:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	2200      	movs	r2, #0
 8011b56:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011b58:	693b      	ldr	r3, [r7, #16]
 8011b5a:	68ba      	ldr	r2, [r7, #8]
 8011b5c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011b5e:	68bb      	ldr	r3, [r7, #8]
 8011b60:	891a      	ldrh	r2, [r3, #8]
 8011b62:	7dfb      	ldrb	r3, [r7, #23]
 8011b64:	b29b      	uxth	r3, r3
 8011b66:	429a      	cmp	r2, r3
 8011b68:	d205      	bcs.n	8011b76 <tcp_create_segment+0x86>
 8011b6a:	4b2a      	ldr	r3, [pc, #168]	@ (8011c14 <tcp_create_segment+0x124>)
 8011b6c:	22b0      	movs	r2, #176	@ 0xb0
 8011b6e:	492d      	ldr	r1, [pc, #180]	@ (8011c24 <tcp_create_segment+0x134>)
 8011b70:	482a      	ldr	r0, [pc, #168]	@ (8011c1c <tcp_create_segment+0x12c>)
 8011b72:	f005 f899 	bl	8016ca8 <iprintf>
  seg->len = p->tot_len - optlen;
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	891a      	ldrh	r2, [r3, #8]
 8011b7a:	7dfb      	ldrb	r3, [r7, #23]
 8011b7c:	b29b      	uxth	r3, r3
 8011b7e:	1ad3      	subs	r3, r2, r3
 8011b80:	b29a      	uxth	r2, r3
 8011b82:	693b      	ldr	r3, [r7, #16]
 8011b84:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8011b86:	2114      	movs	r1, #20
 8011b88:	68b8      	ldr	r0, [r7, #8]
 8011b8a:	f7fb fc35 	bl	800d3f8 <pbuf_add_header>
 8011b8e:	4603      	mov	r3, r0
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d004      	beq.n	8011b9e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011b94:	6938      	ldr	r0, [r7, #16]
 8011b96:	f7fd f8d2 	bl	800ed3e <tcp_seg_free>
    return NULL;
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	e036      	b.n	8011c0c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011b9e:	693b      	ldr	r3, [r7, #16]
 8011ba0:	685b      	ldr	r3, [r3, #4]
 8011ba2:	685a      	ldr	r2, [r3, #4]
 8011ba4:	693b      	ldr	r3, [r7, #16]
 8011ba6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	8ada      	ldrh	r2, [r3, #22]
 8011bac:	693b      	ldr	r3, [r7, #16]
 8011bae:	68dc      	ldr	r4, [r3, #12]
 8011bb0:	4610      	mov	r0, r2
 8011bb2:	f7f9 f8dd 	bl	800ad70 <lwip_htons>
 8011bb6:	4603      	mov	r3, r0
 8011bb8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	8b1a      	ldrh	r2, [r3, #24]
 8011bbe:	693b      	ldr	r3, [r7, #16]
 8011bc0:	68dc      	ldr	r4, [r3, #12]
 8011bc2:	4610      	mov	r0, r2
 8011bc4:	f7f9 f8d4 	bl	800ad70 <lwip_htons>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011bcc:	693b      	ldr	r3, [r7, #16]
 8011bce:	68dc      	ldr	r4, [r3, #12]
 8011bd0:	6838      	ldr	r0, [r7, #0]
 8011bd2:	f7f9 f8e3 	bl	800ad9c <lwip_htonl>
 8011bd6:	4603      	mov	r3, r0
 8011bd8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011bda:	7dfb      	ldrb	r3, [r7, #23]
 8011bdc:	089b      	lsrs	r3, r3, #2
 8011bde:	b2db      	uxtb	r3, r3
 8011be0:	3305      	adds	r3, #5
 8011be2:	b29b      	uxth	r3, r3
 8011be4:	031b      	lsls	r3, r3, #12
 8011be6:	b29a      	uxth	r2, r3
 8011be8:	79fb      	ldrb	r3, [r7, #7]
 8011bea:	b29b      	uxth	r3, r3
 8011bec:	4313      	orrs	r3, r2
 8011bee:	b29a      	uxth	r2, r3
 8011bf0:	693b      	ldr	r3, [r7, #16]
 8011bf2:	68dc      	ldr	r4, [r3, #12]
 8011bf4:	4610      	mov	r0, r2
 8011bf6:	f7f9 f8bb 	bl	800ad70 <lwip_htons>
 8011bfa:	4603      	mov	r3, r0
 8011bfc:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	68db      	ldr	r3, [r3, #12]
 8011c02:	2200      	movs	r2, #0
 8011c04:	749a      	strb	r2, [r3, #18]
 8011c06:	2200      	movs	r2, #0
 8011c08:	74da      	strb	r2, [r3, #19]
  return seg;
 8011c0a:	693b      	ldr	r3, [r7, #16]
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	371c      	adds	r7, #28
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd90      	pop	{r4, r7, pc}
 8011c14:	08019d08 	.word	0x08019d08
 8011c18:	08019d3c 	.word	0x08019d3c
 8011c1c:	08019d5c 	.word	0x08019d5c
 8011c20:	08019d84 	.word	0x08019d84
 8011c24:	08019da8 	.word	0x08019da8

08011c28 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011c28:	b590      	push	{r4, r7, lr}
 8011c2a:	b08b      	sub	sp, #44	@ 0x2c
 8011c2c:	af02      	add	r7, sp, #8
 8011c2e:	6078      	str	r0, [r7, #4]
 8011c30:	460b      	mov	r3, r1
 8011c32:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011c34:	2300      	movs	r3, #0
 8011c36:	61fb      	str	r3, [r7, #28]
 8011c38:	2300      	movs	r3, #0
 8011c3a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d106      	bne.n	8011c54 <tcp_split_unsent_seg+0x2c>
 8011c46:	4b95      	ldr	r3, [pc, #596]	@ (8011e9c <tcp_split_unsent_seg+0x274>)
 8011c48:	f240 324b 	movw	r2, #843	@ 0x34b
 8011c4c:	4994      	ldr	r1, [pc, #592]	@ (8011ea0 <tcp_split_unsent_seg+0x278>)
 8011c4e:	4895      	ldr	r0, [pc, #596]	@ (8011ea4 <tcp_split_unsent_seg+0x27c>)
 8011c50:	f005 f82a 	bl	8016ca8 <iprintf>

  useg = pcb->unsent;
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c58:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011c5a:	697b      	ldr	r3, [r7, #20]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d102      	bne.n	8011c66 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011c60:	f04f 33ff 	mov.w	r3, #4294967295
 8011c64:	e116      	b.n	8011e94 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011c66:	887b      	ldrh	r3, [r7, #2]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d109      	bne.n	8011c80 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011c6c:	4b8b      	ldr	r3, [pc, #556]	@ (8011e9c <tcp_split_unsent_seg+0x274>)
 8011c6e:	f240 3253 	movw	r2, #851	@ 0x353
 8011c72:	498d      	ldr	r1, [pc, #564]	@ (8011ea8 <tcp_split_unsent_seg+0x280>)
 8011c74:	488b      	ldr	r0, [pc, #556]	@ (8011ea4 <tcp_split_unsent_seg+0x27c>)
 8011c76:	f005 f817 	bl	8016ca8 <iprintf>
    return ERR_VAL;
 8011c7a:	f06f 0305 	mvn.w	r3, #5
 8011c7e:	e109      	b.n	8011e94 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011c80:	697b      	ldr	r3, [r7, #20]
 8011c82:	891b      	ldrh	r3, [r3, #8]
 8011c84:	887a      	ldrh	r2, [r7, #2]
 8011c86:	429a      	cmp	r2, r3
 8011c88:	d301      	bcc.n	8011c8e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	e102      	b.n	8011e94 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011c92:	887a      	ldrh	r2, [r7, #2]
 8011c94:	429a      	cmp	r2, r3
 8011c96:	d906      	bls.n	8011ca6 <tcp_split_unsent_seg+0x7e>
 8011c98:	4b80      	ldr	r3, [pc, #512]	@ (8011e9c <tcp_split_unsent_seg+0x274>)
 8011c9a:	f240 325b 	movw	r2, #859	@ 0x35b
 8011c9e:	4983      	ldr	r1, [pc, #524]	@ (8011eac <tcp_split_unsent_seg+0x284>)
 8011ca0:	4880      	ldr	r0, [pc, #512]	@ (8011ea4 <tcp_split_unsent_seg+0x27c>)
 8011ca2:	f005 f801 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011ca6:	697b      	ldr	r3, [r7, #20]
 8011ca8:	891b      	ldrh	r3, [r3, #8]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d106      	bne.n	8011cbc <tcp_split_unsent_seg+0x94>
 8011cae:	4b7b      	ldr	r3, [pc, #492]	@ (8011e9c <tcp_split_unsent_seg+0x274>)
 8011cb0:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8011cb4:	497e      	ldr	r1, [pc, #504]	@ (8011eb0 <tcp_split_unsent_seg+0x288>)
 8011cb6:	487b      	ldr	r0, [pc, #492]	@ (8011ea4 <tcp_split_unsent_seg+0x27c>)
 8011cb8:	f004 fff6 	bl	8016ca8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011cbc:	697b      	ldr	r3, [r7, #20]
 8011cbe:	7a9b      	ldrb	r3, [r3, #10]
 8011cc0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011cc2:	7bfb      	ldrb	r3, [r7, #15]
 8011cc4:	009b      	lsls	r3, r3, #2
 8011cc6:	b2db      	uxtb	r3, r3
 8011cc8:	f003 0304 	and.w	r3, r3, #4
 8011ccc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	891a      	ldrh	r2, [r3, #8]
 8011cd2:	887b      	ldrh	r3, [r7, #2]
 8011cd4:	1ad3      	subs	r3, r2, r3
 8011cd6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011cd8:	7bbb      	ldrb	r3, [r7, #14]
 8011cda:	b29a      	uxth	r2, r3
 8011cdc:	89bb      	ldrh	r3, [r7, #12]
 8011cde:	4413      	add	r3, r2
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011ce6:	4619      	mov	r1, r3
 8011ce8:	2036      	movs	r0, #54	@ 0x36
 8011cea:	f7fb f937 	bl	800cf5c <pbuf_alloc>
 8011cee:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011cf0:	693b      	ldr	r3, [r7, #16]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	f000 80b7 	beq.w	8011e66 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011cf8:	697b      	ldr	r3, [r7, #20]
 8011cfa:	685b      	ldr	r3, [r3, #4]
 8011cfc:	891a      	ldrh	r2, [r3, #8]
 8011cfe:	697b      	ldr	r3, [r7, #20]
 8011d00:	891b      	ldrh	r3, [r3, #8]
 8011d02:	1ad3      	subs	r3, r2, r3
 8011d04:	b29a      	uxth	r2, r3
 8011d06:	887b      	ldrh	r3, [r7, #2]
 8011d08:	4413      	add	r3, r2
 8011d0a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011d0c:	697b      	ldr	r3, [r7, #20]
 8011d0e:	6858      	ldr	r0, [r3, #4]
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	685a      	ldr	r2, [r3, #4]
 8011d14:	7bbb      	ldrb	r3, [r7, #14]
 8011d16:	18d1      	adds	r1, r2, r3
 8011d18:	897b      	ldrh	r3, [r7, #10]
 8011d1a:	89ba      	ldrh	r2, [r7, #12]
 8011d1c:	f7fb fe08 	bl	800d930 <pbuf_copy_partial>
 8011d20:	4603      	mov	r3, r0
 8011d22:	461a      	mov	r2, r3
 8011d24:	89bb      	ldrh	r3, [r7, #12]
 8011d26:	4293      	cmp	r3, r2
 8011d28:	f040 809f 	bne.w	8011e6a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011d2c:	697b      	ldr	r3, [r7, #20]
 8011d2e:	68db      	ldr	r3, [r3, #12]
 8011d30:	899b      	ldrh	r3, [r3, #12]
 8011d32:	b29b      	uxth	r3, r3
 8011d34:	4618      	mov	r0, r3
 8011d36:	f7f9 f81b 	bl	800ad70 <lwip_htons>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	b2db      	uxtb	r3, r3
 8011d3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011d42:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011d44:	2300      	movs	r3, #0
 8011d46:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011d48:	7efb      	ldrb	r3, [r7, #27]
 8011d4a:	f003 0308 	and.w	r3, r3, #8
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d007      	beq.n	8011d62 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011d52:	7efb      	ldrb	r3, [r7, #27]
 8011d54:	f023 0308 	bic.w	r3, r3, #8
 8011d58:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011d5a:	7ebb      	ldrb	r3, [r7, #26]
 8011d5c:	f043 0308 	orr.w	r3, r3, #8
 8011d60:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011d62:	7efb      	ldrb	r3, [r7, #27]
 8011d64:	f003 0301 	and.w	r3, r3, #1
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d007      	beq.n	8011d7c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011d6c:	7efb      	ldrb	r3, [r7, #27]
 8011d6e:	f023 0301 	bic.w	r3, r3, #1
 8011d72:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011d74:	7ebb      	ldrb	r3, [r7, #26]
 8011d76:	f043 0301 	orr.w	r3, r3, #1
 8011d7a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011d7c:	697b      	ldr	r3, [r7, #20]
 8011d7e:	68db      	ldr	r3, [r3, #12]
 8011d80:	685b      	ldr	r3, [r3, #4]
 8011d82:	4618      	mov	r0, r3
 8011d84:	f7f9 f80a 	bl	800ad9c <lwip_htonl>
 8011d88:	4602      	mov	r2, r0
 8011d8a:	887b      	ldrh	r3, [r7, #2]
 8011d8c:	18d1      	adds	r1, r2, r3
 8011d8e:	7eba      	ldrb	r2, [r7, #26]
 8011d90:	7bfb      	ldrb	r3, [r7, #15]
 8011d92:	9300      	str	r3, [sp, #0]
 8011d94:	460b      	mov	r3, r1
 8011d96:	6939      	ldr	r1, [r7, #16]
 8011d98:	6878      	ldr	r0, [r7, #4]
 8011d9a:	f7ff fea9 	bl	8011af0 <tcp_create_segment>
 8011d9e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011da0:	69fb      	ldr	r3, [r7, #28]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d063      	beq.n	8011e6e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011da6:	697b      	ldr	r3, [r7, #20]
 8011da8:	685b      	ldr	r3, [r3, #4]
 8011daa:	4618      	mov	r0, r3
 8011dac:	f7fb fc48 	bl	800d640 <pbuf_clen>
 8011db0:	4603      	mov	r3, r0
 8011db2:	461a      	mov	r2, r3
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011dba:	1a9b      	subs	r3, r3, r2
 8011dbc:	b29a      	uxth	r2, r3
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	6858      	ldr	r0, [r3, #4]
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	685b      	ldr	r3, [r3, #4]
 8011dcc:	891a      	ldrh	r2, [r3, #8]
 8011dce:	89bb      	ldrh	r3, [r7, #12]
 8011dd0:	1ad3      	subs	r3, r2, r3
 8011dd2:	b29b      	uxth	r3, r3
 8011dd4:	4619      	mov	r1, r3
 8011dd6:	f7fb fa1f 	bl	800d218 <pbuf_realloc>
  useg->len -= remainder;
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	891a      	ldrh	r2, [r3, #8]
 8011dde:	89bb      	ldrh	r3, [r7, #12]
 8011de0:	1ad3      	subs	r3, r2, r3
 8011de2:	b29a      	uxth	r2, r3
 8011de4:	697b      	ldr	r3, [r7, #20]
 8011de6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011de8:	697b      	ldr	r3, [r7, #20]
 8011dea:	68db      	ldr	r3, [r3, #12]
 8011dec:	899b      	ldrh	r3, [r3, #12]
 8011dee:	b29c      	uxth	r4, r3
 8011df0:	7efb      	ldrb	r3, [r7, #27]
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	4618      	mov	r0, r3
 8011df6:	f7f8 ffbb 	bl	800ad70 <lwip_htons>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	461a      	mov	r2, r3
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	68db      	ldr	r3, [r3, #12]
 8011e02:	4322      	orrs	r2, r4
 8011e04:	b292      	uxth	r2, r2
 8011e06:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011e08:	697b      	ldr	r3, [r7, #20]
 8011e0a:	685b      	ldr	r3, [r3, #4]
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	f7fb fc17 	bl	800d640 <pbuf_clen>
 8011e12:	4603      	mov	r3, r0
 8011e14:	461a      	mov	r2, r3
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011e1c:	4413      	add	r3, r2
 8011e1e:	b29a      	uxth	r2, r3
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	685b      	ldr	r3, [r3, #4]
 8011e2a:	4618      	mov	r0, r3
 8011e2c:	f7fb fc08 	bl	800d640 <pbuf_clen>
 8011e30:	4603      	mov	r3, r0
 8011e32:	461a      	mov	r2, r3
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011e3a:	4413      	add	r3, r2
 8011e3c:	b29a      	uxth	r2, r3
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011e44:	697b      	ldr	r3, [r7, #20]
 8011e46:	681a      	ldr	r2, [r3, #0]
 8011e48:	69fb      	ldr	r3, [r7, #28]
 8011e4a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	69fa      	ldr	r2, [r7, #28]
 8011e50:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011e52:	69fb      	ldr	r3, [r7, #28]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d103      	bne.n	8011e62 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011e62:	2300      	movs	r3, #0
 8011e64:	e016      	b.n	8011e94 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011e66:	bf00      	nop
 8011e68:	e002      	b.n	8011e70 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011e6a:	bf00      	nop
 8011e6c:	e000      	b.n	8011e70 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011e6e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011e70:	69fb      	ldr	r3, [r7, #28]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d006      	beq.n	8011e84 <tcp_split_unsent_seg+0x25c>
 8011e76:	4b09      	ldr	r3, [pc, #36]	@ (8011e9c <tcp_split_unsent_seg+0x274>)
 8011e78:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8011e7c:	490d      	ldr	r1, [pc, #52]	@ (8011eb4 <tcp_split_unsent_seg+0x28c>)
 8011e7e:	4809      	ldr	r0, [pc, #36]	@ (8011ea4 <tcp_split_unsent_seg+0x27c>)
 8011e80:	f004 ff12 	bl	8016ca8 <iprintf>
  if (p != NULL) {
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d002      	beq.n	8011e90 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011e8a:	6938      	ldr	r0, [r7, #16]
 8011e8c:	f7fb fb4a 	bl	800d524 <pbuf_free>
  }

  return ERR_MEM;
 8011e90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011e94:	4618      	mov	r0, r3
 8011e96:	3724      	adds	r7, #36	@ 0x24
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd90      	pop	{r4, r7, pc}
 8011e9c:	08019d08 	.word	0x08019d08
 8011ea0:	0801a09c 	.word	0x0801a09c
 8011ea4:	08019d5c 	.word	0x08019d5c
 8011ea8:	0801a0c0 	.word	0x0801a0c0
 8011eac:	0801a0e4 	.word	0x0801a0e4
 8011eb0:	0801a0f4 	.word	0x0801a0f4
 8011eb4:	0801a104 	.word	0x0801a104

08011eb8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011eb8:	b590      	push	{r4, r7, lr}
 8011eba:	b085      	sub	sp, #20
 8011ebc:	af00      	add	r7, sp, #0
 8011ebe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d106      	bne.n	8011ed4 <tcp_send_fin+0x1c>
 8011ec6:	4b21      	ldr	r3, [pc, #132]	@ (8011f4c <tcp_send_fin+0x94>)
 8011ec8:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8011ecc:	4920      	ldr	r1, [pc, #128]	@ (8011f50 <tcp_send_fin+0x98>)
 8011ece:	4821      	ldr	r0, [pc, #132]	@ (8011f54 <tcp_send_fin+0x9c>)
 8011ed0:	f004 feea 	bl	8016ca8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d02e      	beq.n	8011f3a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ee0:	60fb      	str	r3, [r7, #12]
 8011ee2:	e002      	b.n	8011eea <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d1f8      	bne.n	8011ee4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	68db      	ldr	r3, [r3, #12]
 8011ef6:	899b      	ldrh	r3, [r3, #12]
 8011ef8:	b29b      	uxth	r3, r3
 8011efa:	4618      	mov	r0, r3
 8011efc:	f7f8 ff38 	bl	800ad70 <lwip_htons>
 8011f00:	4603      	mov	r3, r0
 8011f02:	b2db      	uxtb	r3, r3
 8011f04:	f003 0307 	and.w	r3, r3, #7
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d116      	bne.n	8011f3a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	68db      	ldr	r3, [r3, #12]
 8011f10:	899b      	ldrh	r3, [r3, #12]
 8011f12:	b29c      	uxth	r4, r3
 8011f14:	2001      	movs	r0, #1
 8011f16:	f7f8 ff2b 	bl	800ad70 <lwip_htons>
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	461a      	mov	r2, r3
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	68db      	ldr	r3, [r3, #12]
 8011f22:	4322      	orrs	r2, r4
 8011f24:	b292      	uxth	r2, r2
 8011f26:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	8b5b      	ldrh	r3, [r3, #26]
 8011f2c:	f043 0320 	orr.w	r3, r3, #32
 8011f30:	b29a      	uxth	r2, r3
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011f36:	2300      	movs	r3, #0
 8011f38:	e004      	b.n	8011f44 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011f3a:	2101      	movs	r1, #1
 8011f3c:	6878      	ldr	r0, [r7, #4]
 8011f3e:	f000 f80b 	bl	8011f58 <tcp_enqueue_flags>
 8011f42:	4603      	mov	r3, r0
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	3714      	adds	r7, #20
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	bd90      	pop	{r4, r7, pc}
 8011f4c:	08019d08 	.word	0x08019d08
 8011f50:	0801a110 	.word	0x0801a110
 8011f54:	08019d5c 	.word	0x08019d5c

08011f58 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b08a      	sub	sp, #40	@ 0x28
 8011f5c:	af02      	add	r7, sp, #8
 8011f5e:	6078      	str	r0, [r7, #4]
 8011f60:	460b      	mov	r3, r1
 8011f62:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011f64:	2300      	movs	r3, #0
 8011f66:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011f6c:	78fb      	ldrb	r3, [r7, #3]
 8011f6e:	f003 0303 	and.w	r3, r3, #3
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d106      	bne.n	8011f84 <tcp_enqueue_flags+0x2c>
 8011f76:	4b67      	ldr	r3, [pc, #412]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 8011f78:	f240 4211 	movw	r2, #1041	@ 0x411
 8011f7c:	4966      	ldr	r1, [pc, #408]	@ (8012118 <tcp_enqueue_flags+0x1c0>)
 8011f7e:	4867      	ldr	r0, [pc, #412]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 8011f80:	f004 fe92 	bl	8016ca8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d106      	bne.n	8011f98 <tcp_enqueue_flags+0x40>
 8011f8a:	4b62      	ldr	r3, [pc, #392]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 8011f8c:	f240 4213 	movw	r2, #1043	@ 0x413
 8011f90:	4963      	ldr	r1, [pc, #396]	@ (8012120 <tcp_enqueue_flags+0x1c8>)
 8011f92:	4862      	ldr	r0, [pc, #392]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 8011f94:	f004 fe88 	bl	8016ca8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011f98:	78fb      	ldrb	r3, [r7, #3]
 8011f9a:	f003 0302 	and.w	r3, r3, #2
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d001      	beq.n	8011fa6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011fa2:	2301      	movs	r3, #1
 8011fa4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011fa6:	7ffb      	ldrb	r3, [r7, #31]
 8011fa8:	009b      	lsls	r3, r3, #2
 8011faa:	b2db      	uxtb	r3, r3
 8011fac:	f003 0304 	and.w	r3, r3, #4
 8011fb0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011fb2:	7dfb      	ldrb	r3, [r7, #23]
 8011fb4:	b29b      	uxth	r3, r3
 8011fb6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011fba:	4619      	mov	r1, r3
 8011fbc:	2036      	movs	r0, #54	@ 0x36
 8011fbe:	f7fa ffcd 	bl	800cf5c <pbuf_alloc>
 8011fc2:	6138      	str	r0, [r7, #16]
 8011fc4:	693b      	ldr	r3, [r7, #16]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d109      	bne.n	8011fde <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	8b5b      	ldrh	r3, [r3, #26]
 8011fce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fd2:	b29a      	uxth	r2, r3
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8011fdc:	e095      	b.n	801210a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	895a      	ldrh	r2, [r3, #10]
 8011fe2:	7dfb      	ldrb	r3, [r7, #23]
 8011fe4:	b29b      	uxth	r3, r3
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d206      	bcs.n	8011ff8 <tcp_enqueue_flags+0xa0>
 8011fea:	4b4a      	ldr	r3, [pc, #296]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 8011fec:	f240 4239 	movw	r2, #1081	@ 0x439
 8011ff0:	494c      	ldr	r1, [pc, #304]	@ (8012124 <tcp_enqueue_flags+0x1cc>)
 8011ff2:	484a      	ldr	r0, [pc, #296]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 8011ff4:	f004 fe58 	bl	8016ca8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8011ffc:	78fa      	ldrb	r2, [r7, #3]
 8011ffe:	7ffb      	ldrb	r3, [r7, #31]
 8012000:	9300      	str	r3, [sp, #0]
 8012002:	460b      	mov	r3, r1
 8012004:	6939      	ldr	r1, [r7, #16]
 8012006:	6878      	ldr	r0, [r7, #4]
 8012008:	f7ff fd72 	bl	8011af0 <tcp_create_segment>
 801200c:	60f8      	str	r0, [r7, #12]
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d109      	bne.n	8012028 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	8b5b      	ldrh	r3, [r3, #26]
 8012018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801201c:	b29a      	uxth	r2, r3
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012022:	f04f 33ff 	mov.w	r3, #4294967295
 8012026:	e070      	b.n	801210a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	68db      	ldr	r3, [r3, #12]
 801202c:	f003 0303 	and.w	r3, r3, #3
 8012030:	2b00      	cmp	r3, #0
 8012032:	d006      	beq.n	8012042 <tcp_enqueue_flags+0xea>
 8012034:	4b37      	ldr	r3, [pc, #220]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 8012036:	f240 4242 	movw	r2, #1090	@ 0x442
 801203a:	493b      	ldr	r1, [pc, #236]	@ (8012128 <tcp_enqueue_flags+0x1d0>)
 801203c:	4837      	ldr	r0, [pc, #220]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 801203e:	f004 fe33 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	891b      	ldrh	r3, [r3, #8]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d006      	beq.n	8012058 <tcp_enqueue_flags+0x100>
 801204a:	4b32      	ldr	r3, [pc, #200]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 801204c:	f240 4243 	movw	r2, #1091	@ 0x443
 8012050:	4936      	ldr	r1, [pc, #216]	@ (801212c <tcp_enqueue_flags+0x1d4>)
 8012052:	4832      	ldr	r0, [pc, #200]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 8012054:	f004 fe28 	bl	8016ca8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801205c:	2b00      	cmp	r3, #0
 801205e:	d103      	bne.n	8012068 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	68fa      	ldr	r2, [r7, #12]
 8012064:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012066:	e00d      	b.n	8012084 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801206c:	61bb      	str	r3, [r7, #24]
 801206e:	e002      	b.n	8012076 <tcp_enqueue_flags+0x11e>
 8012070:	69bb      	ldr	r3, [r7, #24]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	61bb      	str	r3, [r7, #24]
 8012076:	69bb      	ldr	r3, [r7, #24]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d1f8      	bne.n	8012070 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801207e:	69bb      	ldr	r3, [r7, #24]
 8012080:	68fa      	ldr	r2, [r7, #12]
 8012082:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	2200      	movs	r2, #0
 8012088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801208c:	78fb      	ldrb	r3, [r7, #3]
 801208e:	f003 0302 	and.w	r3, r3, #2
 8012092:	2b00      	cmp	r3, #0
 8012094:	d104      	bne.n	80120a0 <tcp_enqueue_flags+0x148>
 8012096:	78fb      	ldrb	r3, [r7, #3]
 8012098:	f003 0301 	and.w	r3, r3, #1
 801209c:	2b00      	cmp	r3, #0
 801209e:	d004      	beq.n	80120aa <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80120a4:	1c5a      	adds	r2, r3, #1
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80120aa:	78fb      	ldrb	r3, [r7, #3]
 80120ac:	f003 0301 	and.w	r3, r3, #1
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d006      	beq.n	80120c2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	8b5b      	ldrh	r3, [r3, #26]
 80120b8:	f043 0320 	orr.w	r3, r3, #32
 80120bc:	b29a      	uxth	r2, r3
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	685b      	ldr	r3, [r3, #4]
 80120c6:	4618      	mov	r0, r3
 80120c8:	f7fb faba 	bl	800d640 <pbuf_clen>
 80120cc:	4603      	mov	r3, r0
 80120ce:	461a      	mov	r2, r3
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80120d6:	4413      	add	r3, r2
 80120d8:	b29a      	uxth	r2, r3
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d00e      	beq.n	8012108 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d10a      	bne.n	8012108 <tcp_enqueue_flags+0x1b0>
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d106      	bne.n	8012108 <tcp_enqueue_flags+0x1b0>
 80120fa:	4b06      	ldr	r3, [pc, #24]	@ (8012114 <tcp_enqueue_flags+0x1bc>)
 80120fc:	f240 4265 	movw	r2, #1125	@ 0x465
 8012100:	490b      	ldr	r1, [pc, #44]	@ (8012130 <tcp_enqueue_flags+0x1d8>)
 8012102:	4806      	ldr	r0, [pc, #24]	@ (801211c <tcp_enqueue_flags+0x1c4>)
 8012104:	f004 fdd0 	bl	8016ca8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8012108:	2300      	movs	r3, #0
}
 801210a:	4618      	mov	r0, r3
 801210c:	3720      	adds	r7, #32
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}
 8012112:	bf00      	nop
 8012114:	08019d08 	.word	0x08019d08
 8012118:	0801a12c 	.word	0x0801a12c
 801211c:	08019d5c 	.word	0x08019d5c
 8012120:	0801a184 	.word	0x0801a184
 8012124:	0801a1a4 	.word	0x0801a1a4
 8012128:	0801a1e0 	.word	0x0801a1e0
 801212c:	0801a1f8 	.word	0x0801a1f8
 8012130:	0801a224 	.word	0x0801a224

08012134 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8012134:	b5b0      	push	{r4, r5, r7, lr}
 8012136:	b08a      	sub	sp, #40	@ 0x28
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2b00      	cmp	r3, #0
 8012140:	d106      	bne.n	8012150 <tcp_output+0x1c>
 8012142:	4b8a      	ldr	r3, [pc, #552]	@ (801236c <tcp_output+0x238>)
 8012144:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8012148:	4989      	ldr	r1, [pc, #548]	@ (8012370 <tcp_output+0x23c>)
 801214a:	488a      	ldr	r0, [pc, #552]	@ (8012374 <tcp_output+0x240>)
 801214c:	f004 fdac 	bl	8016ca8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	7d1b      	ldrb	r3, [r3, #20]
 8012154:	2b01      	cmp	r3, #1
 8012156:	d106      	bne.n	8012166 <tcp_output+0x32>
 8012158:	4b84      	ldr	r3, [pc, #528]	@ (801236c <tcp_output+0x238>)
 801215a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801215e:	4986      	ldr	r1, [pc, #536]	@ (8012378 <tcp_output+0x244>)
 8012160:	4884      	ldr	r0, [pc, #528]	@ (8012374 <tcp_output+0x240>)
 8012162:	f004 fda1 	bl	8016ca8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8012166:	4b85      	ldr	r3, [pc, #532]	@ (801237c <tcp_output+0x248>)
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	687a      	ldr	r2, [r7, #4]
 801216c:	429a      	cmp	r2, r3
 801216e:	d101      	bne.n	8012174 <tcp_output+0x40>
    return ERR_OK;
 8012170:	2300      	movs	r3, #0
 8012172:	e1ce      	b.n	8012512 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012180:	4293      	cmp	r3, r2
 8012182:	bf28      	it	cs
 8012184:	4613      	movcs	r3, r2
 8012186:	b29b      	uxth	r3, r3
 8012188:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801218e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8012190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012192:	2b00      	cmp	r3, #0
 8012194:	d10b      	bne.n	80121ae <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	8b5b      	ldrh	r3, [r3, #26]
 801219a:	f003 0302 	and.w	r3, r3, #2
 801219e:	2b00      	cmp	r3, #0
 80121a0:	f000 81aa 	beq.w	80124f8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f000 fdcb 	bl	8012d40 <tcp_send_empty_ack>
 80121aa:	4603      	mov	r3, r0
 80121ac:	e1b1      	b.n	8012512 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80121ae:	6879      	ldr	r1, [r7, #4]
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	3304      	adds	r3, #4
 80121b4:	461a      	mov	r2, r3
 80121b6:	6878      	ldr	r0, [r7, #4]
 80121b8:	f7ff fc7e 	bl	8011ab8 <tcp_route>
 80121bc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80121be:	697b      	ldr	r3, [r7, #20]
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d102      	bne.n	80121ca <tcp_output+0x96>
    return ERR_RTE;
 80121c4:	f06f 0303 	mvn.w	r3, #3
 80121c8:	e1a3      	b.n	8012512 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d003      	beq.n	80121d8 <tcp_output+0xa4>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d111      	bne.n	80121fc <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d002      	beq.n	80121e4 <tcp_output+0xb0>
 80121de:	697b      	ldr	r3, [r7, #20]
 80121e0:	3304      	adds	r3, #4
 80121e2:	e000      	b.n	80121e6 <tcp_output+0xb2>
 80121e4:	2300      	movs	r3, #0
 80121e6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80121e8:	693b      	ldr	r3, [r7, #16]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d102      	bne.n	80121f4 <tcp_output+0xc0>
      return ERR_RTE;
 80121ee:	f06f 0303 	mvn.w	r3, #3
 80121f2:	e18e      	b.n	8012512 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80121f4:	693b      	ldr	r3, [r7, #16]
 80121f6:	681a      	ldr	r2, [r3, #0]
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80121fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121fe:	68db      	ldr	r3, [r3, #12]
 8012200:	685b      	ldr	r3, [r3, #4]
 8012202:	4618      	mov	r0, r3
 8012204:	f7f8 fdca 	bl	800ad9c <lwip_htonl>
 8012208:	4602      	mov	r2, r0
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801220e:	1ad3      	subs	r3, r2, r3
 8012210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012212:	8912      	ldrh	r2, [r2, #8]
 8012214:	4413      	add	r3, r2
 8012216:	69ba      	ldr	r2, [r7, #24]
 8012218:	429a      	cmp	r2, r3
 801221a:	d227      	bcs.n	801226c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012222:	461a      	mov	r2, r3
 8012224:	69bb      	ldr	r3, [r7, #24]
 8012226:	4293      	cmp	r3, r2
 8012228:	d114      	bne.n	8012254 <tcp_output+0x120>
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801222e:	2b00      	cmp	r3, #0
 8012230:	d110      	bne.n	8012254 <tcp_output+0x120>
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012238:	2b00      	cmp	r3, #0
 801223a:	d10b      	bne.n	8012254 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2200      	movs	r2, #0
 8012240:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	2201      	movs	r2, #1
 8012248:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	2200      	movs	r2, #0
 8012250:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	8b5b      	ldrh	r3, [r3, #26]
 8012258:	f003 0302 	and.w	r3, r3, #2
 801225c:	2b00      	cmp	r3, #0
 801225e:	f000 814d 	beq.w	80124fc <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8012262:	6878      	ldr	r0, [r7, #4]
 8012264:	f000 fd6c 	bl	8012d40 <tcp_send_empty_ack>
 8012268:	4603      	mov	r3, r0
 801226a:	e152      	b.n	8012512 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	2200      	movs	r2, #0
 8012270:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012278:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801227a:	6a3b      	ldr	r3, [r7, #32]
 801227c:	2b00      	cmp	r3, #0
 801227e:	f000 811c 	beq.w	80124ba <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8012282:	e002      	b.n	801228a <tcp_output+0x156>
 8012284:	6a3b      	ldr	r3, [r7, #32]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	623b      	str	r3, [r7, #32]
 801228a:	6a3b      	ldr	r3, [r7, #32]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d1f8      	bne.n	8012284 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8012292:	e112      	b.n	80124ba <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8012294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012296:	68db      	ldr	r3, [r3, #12]
 8012298:	899b      	ldrh	r3, [r3, #12]
 801229a:	b29b      	uxth	r3, r3
 801229c:	4618      	mov	r0, r3
 801229e:	f7f8 fd67 	bl	800ad70 <lwip_htons>
 80122a2:	4603      	mov	r3, r0
 80122a4:	b2db      	uxtb	r3, r3
 80122a6:	f003 0304 	and.w	r3, r3, #4
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d006      	beq.n	80122bc <tcp_output+0x188>
 80122ae:	4b2f      	ldr	r3, [pc, #188]	@ (801236c <tcp_output+0x238>)
 80122b0:	f240 5236 	movw	r2, #1334	@ 0x536
 80122b4:	4932      	ldr	r1, [pc, #200]	@ (8012380 <tcp_output+0x24c>)
 80122b6:	482f      	ldr	r0, [pc, #188]	@ (8012374 <tcp_output+0x240>)
 80122b8:	f004 fcf6 	bl	8016ca8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d01f      	beq.n	8012304 <tcp_output+0x1d0>
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	8b5b      	ldrh	r3, [r3, #26]
 80122c8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d119      	bne.n	8012304 <tcp_output+0x1d0>
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d00b      	beq.n	80122f0 <tcp_output+0x1bc>
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d110      	bne.n	8012304 <tcp_output+0x1d0>
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122e6:	891a      	ldrh	r2, [r3, #8]
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80122ec:	429a      	cmp	r2, r3
 80122ee:	d209      	bcs.n	8012304 <tcp_output+0x1d0>
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d004      	beq.n	8012304 <tcp_output+0x1d0>
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012300:	2b08      	cmp	r3, #8
 8012302:	d901      	bls.n	8012308 <tcp_output+0x1d4>
 8012304:	2301      	movs	r3, #1
 8012306:	e000      	b.n	801230a <tcp_output+0x1d6>
 8012308:	2300      	movs	r3, #0
 801230a:	2b00      	cmp	r3, #0
 801230c:	d106      	bne.n	801231c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	8b5b      	ldrh	r3, [r3, #26]
 8012312:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012316:	2b00      	cmp	r3, #0
 8012318:	f000 80e4 	beq.w	80124e4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	7d1b      	ldrb	r3, [r3, #20]
 8012320:	2b02      	cmp	r3, #2
 8012322:	d00d      	beq.n	8012340 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8012324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012326:	68db      	ldr	r3, [r3, #12]
 8012328:	899b      	ldrh	r3, [r3, #12]
 801232a:	b29c      	uxth	r4, r3
 801232c:	2010      	movs	r0, #16
 801232e:	f7f8 fd1f 	bl	800ad70 <lwip_htons>
 8012332:	4603      	mov	r3, r0
 8012334:	461a      	mov	r2, r3
 8012336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012338:	68db      	ldr	r3, [r3, #12]
 801233a:	4322      	orrs	r2, r4
 801233c:	b292      	uxth	r2, r2
 801233e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8012340:	697a      	ldr	r2, [r7, #20]
 8012342:	6879      	ldr	r1, [r7, #4]
 8012344:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012346:	f000 f909 	bl	801255c <tcp_output_segment>
 801234a:	4603      	mov	r3, r0
 801234c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801234e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d016      	beq.n	8012384 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	8b5b      	ldrh	r3, [r3, #26]
 801235a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801235e:	b29a      	uxth	r2, r3
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	835a      	strh	r2, [r3, #26]
      return err;
 8012364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012368:	e0d3      	b.n	8012512 <tcp_output+0x3de>
 801236a:	bf00      	nop
 801236c:	08019d08 	.word	0x08019d08
 8012370:	0801a24c 	.word	0x0801a24c
 8012374:	08019d5c 	.word	0x08019d5c
 8012378:	0801a264 	.word	0x0801a264
 801237c:	2000c824 	.word	0x2000c824
 8012380:	0801a28c 	.word	0x0801a28c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8012384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012386:	681a      	ldr	r2, [r3, #0]
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	7d1b      	ldrb	r3, [r3, #20]
 8012390:	2b02      	cmp	r3, #2
 8012392:	d006      	beq.n	80123a2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	8b5b      	ldrh	r3, [r3, #26]
 8012398:	f023 0303 	bic.w	r3, r3, #3
 801239c:	b29a      	uxth	r2, r3
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80123a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a4:	68db      	ldr	r3, [r3, #12]
 80123a6:	685b      	ldr	r3, [r3, #4]
 80123a8:	4618      	mov	r0, r3
 80123aa:	f7f8 fcf7 	bl	800ad9c <lwip_htonl>
 80123ae:	4604      	mov	r4, r0
 80123b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123b2:	891b      	ldrh	r3, [r3, #8]
 80123b4:	461d      	mov	r5, r3
 80123b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123b8:	68db      	ldr	r3, [r3, #12]
 80123ba:	899b      	ldrh	r3, [r3, #12]
 80123bc:	b29b      	uxth	r3, r3
 80123be:	4618      	mov	r0, r3
 80123c0:	f7f8 fcd6 	bl	800ad70 <lwip_htons>
 80123c4:	4603      	mov	r3, r0
 80123c6:	b2db      	uxtb	r3, r3
 80123c8:	f003 0303 	and.w	r3, r3, #3
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d001      	beq.n	80123d4 <tcp_output+0x2a0>
 80123d0:	2301      	movs	r3, #1
 80123d2:	e000      	b.n	80123d6 <tcp_output+0x2a2>
 80123d4:	2300      	movs	r3, #0
 80123d6:	442b      	add	r3, r5
 80123d8:	4423      	add	r3, r4
 80123da:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80123e0:	68bb      	ldr	r3, [r7, #8]
 80123e2:	1ad3      	subs	r3, r2, r3
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	da02      	bge.n	80123ee <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	68ba      	ldr	r2, [r7, #8]
 80123ec:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80123ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123f0:	891b      	ldrh	r3, [r3, #8]
 80123f2:	461c      	mov	r4, r3
 80123f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123f6:	68db      	ldr	r3, [r3, #12]
 80123f8:	899b      	ldrh	r3, [r3, #12]
 80123fa:	b29b      	uxth	r3, r3
 80123fc:	4618      	mov	r0, r3
 80123fe:	f7f8 fcb7 	bl	800ad70 <lwip_htons>
 8012402:	4603      	mov	r3, r0
 8012404:	b2db      	uxtb	r3, r3
 8012406:	f003 0303 	and.w	r3, r3, #3
 801240a:	2b00      	cmp	r3, #0
 801240c:	d001      	beq.n	8012412 <tcp_output+0x2de>
 801240e:	2301      	movs	r3, #1
 8012410:	e000      	b.n	8012414 <tcp_output+0x2e0>
 8012412:	2300      	movs	r3, #0
 8012414:	4423      	add	r3, r4
 8012416:	2b00      	cmp	r3, #0
 8012418:	d049      	beq.n	80124ae <tcp_output+0x37a>
      seg->next = NULL;
 801241a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801241c:	2200      	movs	r2, #0
 801241e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012424:	2b00      	cmp	r3, #0
 8012426:	d105      	bne.n	8012434 <tcp_output+0x300>
        pcb->unacked = seg;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801242c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012430:	623b      	str	r3, [r7, #32]
 8012432:	e03f      	b.n	80124b4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8012434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012436:	68db      	ldr	r3, [r3, #12]
 8012438:	685b      	ldr	r3, [r3, #4]
 801243a:	4618      	mov	r0, r3
 801243c:	f7f8 fcae 	bl	800ad9c <lwip_htonl>
 8012440:	4604      	mov	r4, r0
 8012442:	6a3b      	ldr	r3, [r7, #32]
 8012444:	68db      	ldr	r3, [r3, #12]
 8012446:	685b      	ldr	r3, [r3, #4]
 8012448:	4618      	mov	r0, r3
 801244a:	f7f8 fca7 	bl	800ad9c <lwip_htonl>
 801244e:	4603      	mov	r3, r0
 8012450:	1ae3      	subs	r3, r4, r3
 8012452:	2b00      	cmp	r3, #0
 8012454:	da24      	bge.n	80124a0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	3370      	adds	r3, #112	@ 0x70
 801245a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801245c:	e002      	b.n	8012464 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801245e:	69fb      	ldr	r3, [r7, #28]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012464:	69fb      	ldr	r3, [r7, #28]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d011      	beq.n	8012490 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	68db      	ldr	r3, [r3, #12]
 8012472:	685b      	ldr	r3, [r3, #4]
 8012474:	4618      	mov	r0, r3
 8012476:	f7f8 fc91 	bl	800ad9c <lwip_htonl>
 801247a:	4604      	mov	r4, r0
 801247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247e:	68db      	ldr	r3, [r3, #12]
 8012480:	685b      	ldr	r3, [r3, #4]
 8012482:	4618      	mov	r0, r3
 8012484:	f7f8 fc8a 	bl	800ad9c <lwip_htonl>
 8012488:	4603      	mov	r3, r0
 801248a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801248c:	2b00      	cmp	r3, #0
 801248e:	dbe6      	blt.n	801245e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8012490:	69fb      	ldr	r3, [r7, #28]
 8012492:	681a      	ldr	r2, [r3, #0]
 8012494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012496:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012498:	69fb      	ldr	r3, [r7, #28]
 801249a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801249c:	601a      	str	r2, [r3, #0]
 801249e:	e009      	b.n	80124b4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80124a0:	6a3b      	ldr	r3, [r7, #32]
 80124a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124a4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80124a6:	6a3b      	ldr	r3, [r7, #32]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	623b      	str	r3, [r7, #32]
 80124ac:	e002      	b.n	80124b4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80124ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80124b0:	f7fc fc45 	bl	800ed3e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124b8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80124ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d012      	beq.n	80124e6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80124c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124c2:	68db      	ldr	r3, [r3, #12]
 80124c4:	685b      	ldr	r3, [r3, #4]
 80124c6:	4618      	mov	r0, r3
 80124c8:	f7f8 fc68 	bl	800ad9c <lwip_htonl>
 80124cc:	4602      	mov	r2, r0
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124d2:	1ad3      	subs	r3, r2, r3
 80124d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124d6:	8912      	ldrh	r2, [r2, #8]
 80124d8:	4413      	add	r3, r2
  while (seg != NULL &&
 80124da:	69ba      	ldr	r2, [r7, #24]
 80124dc:	429a      	cmp	r2, r3
 80124de:	f4bf aed9 	bcs.w	8012294 <tcp_output+0x160>
 80124e2:	e000      	b.n	80124e6 <tcp_output+0x3b2>
      break;
 80124e4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d108      	bne.n	8012500 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	2200      	movs	r2, #0
 80124f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80124f6:	e004      	b.n	8012502 <tcp_output+0x3ce>
    goto output_done;
 80124f8:	bf00      	nop
 80124fa:	e002      	b.n	8012502 <tcp_output+0x3ce>
    goto output_done;
 80124fc:	bf00      	nop
 80124fe:	e000      	b.n	8012502 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012500:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	8b5b      	ldrh	r3, [r3, #26]
 8012506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801250a:	b29a      	uxth	r2, r3
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012510:	2300      	movs	r3, #0
}
 8012512:	4618      	mov	r0, r3
 8012514:	3728      	adds	r7, #40	@ 0x28
 8012516:	46bd      	mov	sp, r7
 8012518:	bdb0      	pop	{r4, r5, r7, pc}
 801251a:	bf00      	nop

0801251c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801251c:	b580      	push	{r7, lr}
 801251e:	b082      	sub	sp, #8
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d106      	bne.n	8012538 <tcp_output_segment_busy+0x1c>
 801252a:	4b09      	ldr	r3, [pc, #36]	@ (8012550 <tcp_output_segment_busy+0x34>)
 801252c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8012530:	4908      	ldr	r1, [pc, #32]	@ (8012554 <tcp_output_segment_busy+0x38>)
 8012532:	4809      	ldr	r0, [pc, #36]	@ (8012558 <tcp_output_segment_busy+0x3c>)
 8012534:	f004 fbb8 	bl	8016ca8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	685b      	ldr	r3, [r3, #4]
 801253c:	7b9b      	ldrb	r3, [r3, #14]
 801253e:	2b01      	cmp	r3, #1
 8012540:	d001      	beq.n	8012546 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8012542:	2301      	movs	r3, #1
 8012544:	e000      	b.n	8012548 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8012546:	2300      	movs	r3, #0
}
 8012548:	4618      	mov	r0, r3
 801254a:	3708      	adds	r7, #8
 801254c:	46bd      	mov	sp, r7
 801254e:	bd80      	pop	{r7, pc}
 8012550:	08019d08 	.word	0x08019d08
 8012554:	0801a2a4 	.word	0x0801a2a4
 8012558:	08019d5c 	.word	0x08019d5c

0801255c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801255c:	b5b0      	push	{r4, r5, r7, lr}
 801255e:	b08c      	sub	sp, #48	@ 0x30
 8012560:	af04      	add	r7, sp, #16
 8012562:	60f8      	str	r0, [r7, #12]
 8012564:	60b9      	str	r1, [r7, #8]
 8012566:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d106      	bne.n	801257c <tcp_output_segment+0x20>
 801256e:	4b64      	ldr	r3, [pc, #400]	@ (8012700 <tcp_output_segment+0x1a4>)
 8012570:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8012574:	4963      	ldr	r1, [pc, #396]	@ (8012704 <tcp_output_segment+0x1a8>)
 8012576:	4864      	ldr	r0, [pc, #400]	@ (8012708 <tcp_output_segment+0x1ac>)
 8012578:	f004 fb96 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801257c:	68bb      	ldr	r3, [r7, #8]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d106      	bne.n	8012590 <tcp_output_segment+0x34>
 8012582:	4b5f      	ldr	r3, [pc, #380]	@ (8012700 <tcp_output_segment+0x1a4>)
 8012584:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8012588:	4960      	ldr	r1, [pc, #384]	@ (801270c <tcp_output_segment+0x1b0>)
 801258a:	485f      	ldr	r0, [pc, #380]	@ (8012708 <tcp_output_segment+0x1ac>)
 801258c:	f004 fb8c 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d106      	bne.n	80125a4 <tcp_output_segment+0x48>
 8012596:	4b5a      	ldr	r3, [pc, #360]	@ (8012700 <tcp_output_segment+0x1a4>)
 8012598:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801259c:	495c      	ldr	r1, [pc, #368]	@ (8012710 <tcp_output_segment+0x1b4>)
 801259e:	485a      	ldr	r0, [pc, #360]	@ (8012708 <tcp_output_segment+0x1ac>)
 80125a0:	f004 fb82 	bl	8016ca8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80125a4:	68f8      	ldr	r0, [r7, #12]
 80125a6:	f7ff ffb9 	bl	801251c <tcp_output_segment_busy>
 80125aa:	4603      	mov	r3, r0
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d001      	beq.n	80125b4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80125b0:	2300      	movs	r3, #0
 80125b2:	e0a1      	b.n	80126f8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80125b4:	68bb      	ldr	r3, [r7, #8]
 80125b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	68dc      	ldr	r4, [r3, #12]
 80125bc:	4610      	mov	r0, r2
 80125be:	f7f8 fbed 	bl	800ad9c <lwip_htonl>
 80125c2:	4603      	mov	r3, r0
 80125c4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80125c6:	68bb      	ldr	r3, [r7, #8]
 80125c8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	68dc      	ldr	r4, [r3, #12]
 80125ce:	4610      	mov	r0, r2
 80125d0:	f7f8 fbce 	bl	800ad70 <lwip_htons>
 80125d4:	4603      	mov	r3, r0
 80125d6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80125d8:	68bb      	ldr	r3, [r7, #8]
 80125da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125dc:	68ba      	ldr	r2, [r7, #8]
 80125de:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80125e0:	441a      	add	r2, r3
 80125e2:	68bb      	ldr	r3, [r7, #8]
 80125e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	68db      	ldr	r3, [r3, #12]
 80125ea:	3314      	adds	r3, #20
 80125ec:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	7a9b      	ldrb	r3, [r3, #10]
 80125f2:	f003 0301 	and.w	r3, r3, #1
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d015      	beq.n	8012626 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80125fa:	68bb      	ldr	r3, [r7, #8]
 80125fc:	3304      	adds	r3, #4
 80125fe:	461a      	mov	r2, r3
 8012600:	6879      	ldr	r1, [r7, #4]
 8012602:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8012606:	f7fc fe91 	bl	800f32c <tcp_eff_send_mss_netif>
 801260a:	4603      	mov	r3, r0
 801260c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801260e:	8b7b      	ldrh	r3, [r7, #26]
 8012610:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8012614:	4618      	mov	r0, r3
 8012616:	f7f8 fbc1 	bl	800ad9c <lwip_htonl>
 801261a:	4602      	mov	r2, r0
 801261c:	69fb      	ldr	r3, [r7, #28]
 801261e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8012620:	69fb      	ldr	r3, [r7, #28]
 8012622:	3304      	adds	r3, #4
 8012624:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8012626:	68bb      	ldr	r3, [r7, #8]
 8012628:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801262c:	2b00      	cmp	r3, #0
 801262e:	da02      	bge.n	8012636 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8012630:	68bb      	ldr	r3, [r7, #8]
 8012632:	2200      	movs	r2, #0
 8012634:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8012636:	68bb      	ldr	r3, [r7, #8]
 8012638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801263a:	2b00      	cmp	r3, #0
 801263c:	d10c      	bne.n	8012658 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801263e:	4b35      	ldr	r3, [pc, #212]	@ (8012714 <tcp_output_segment+0x1b8>)
 8012640:	681a      	ldr	r2, [r3, #0]
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	68db      	ldr	r3, [r3, #12]
 801264a:	685b      	ldr	r3, [r3, #4]
 801264c:	4618      	mov	r0, r3
 801264e:	f7f8 fba5 	bl	800ad9c <lwip_htonl>
 8012652:	4602      	mov	r2, r0
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	68da      	ldr	r2, [r3, #12]
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	685b      	ldr	r3, [r3, #4]
 8012660:	685b      	ldr	r3, [r3, #4]
 8012662:	1ad3      	subs	r3, r2, r3
 8012664:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	685b      	ldr	r3, [r3, #4]
 801266a:	8959      	ldrh	r1, [r3, #10]
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	685b      	ldr	r3, [r3, #4]
 8012670:	8b3a      	ldrh	r2, [r7, #24]
 8012672:	1a8a      	subs	r2, r1, r2
 8012674:	b292      	uxth	r2, r2
 8012676:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	685b      	ldr	r3, [r3, #4]
 801267c:	8919      	ldrh	r1, [r3, #8]
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	685b      	ldr	r3, [r3, #4]
 8012682:	8b3a      	ldrh	r2, [r7, #24]
 8012684:	1a8a      	subs	r2, r1, r2
 8012686:	b292      	uxth	r2, r2
 8012688:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	685b      	ldr	r3, [r3, #4]
 801268e:	68fa      	ldr	r2, [r7, #12]
 8012690:	68d2      	ldr	r2, [r2, #12]
 8012692:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	68db      	ldr	r3, [r3, #12]
 8012698:	2200      	movs	r2, #0
 801269a:	741a      	strb	r2, [r3, #16]
 801269c:	2200      	movs	r2, #0
 801269e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	68da      	ldr	r2, [r3, #12]
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	7a9b      	ldrb	r3, [r3, #10]
 80126a8:	f003 0301 	and.w	r3, r3, #1
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d001      	beq.n	80126b4 <tcp_output_segment+0x158>
 80126b0:	2318      	movs	r3, #24
 80126b2:	e000      	b.n	80126b6 <tcp_output_segment+0x15a>
 80126b4:	2314      	movs	r3, #20
 80126b6:	4413      	add	r3, r2
 80126b8:	69fa      	ldr	r2, [r7, #28]
 80126ba:	429a      	cmp	r2, r3
 80126bc:	d006      	beq.n	80126cc <tcp_output_segment+0x170>
 80126be:	4b10      	ldr	r3, [pc, #64]	@ (8012700 <tcp_output_segment+0x1a4>)
 80126c0:	f240 621c 	movw	r2, #1564	@ 0x61c
 80126c4:	4914      	ldr	r1, [pc, #80]	@ (8012718 <tcp_output_segment+0x1bc>)
 80126c6:	4810      	ldr	r0, [pc, #64]	@ (8012708 <tcp_output_segment+0x1ac>)
 80126c8:	f004 faee 	bl	8016ca8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80126cc:	68fb      	ldr	r3, [r7, #12]
 80126ce:	6858      	ldr	r0, [r3, #4]
 80126d0:	68b9      	ldr	r1, [r7, #8]
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	1d1c      	adds	r4, r3, #4
 80126d6:	68bb      	ldr	r3, [r7, #8]
 80126d8:	7add      	ldrb	r5, [r3, #11]
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	7a9b      	ldrb	r3, [r3, #10]
 80126de:	687a      	ldr	r2, [r7, #4]
 80126e0:	9202      	str	r2, [sp, #8]
 80126e2:	2206      	movs	r2, #6
 80126e4:	9201      	str	r2, [sp, #4]
 80126e6:	9300      	str	r3, [sp, #0]
 80126e8:	462b      	mov	r3, r5
 80126ea:	4622      	mov	r2, r4
 80126ec:	f002 fede 	bl	80154ac <ip4_output_if>
 80126f0:	4603      	mov	r3, r0
 80126f2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80126f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80126f8:	4618      	mov	r0, r3
 80126fa:	3720      	adds	r7, #32
 80126fc:	46bd      	mov	sp, r7
 80126fe:	bdb0      	pop	{r4, r5, r7, pc}
 8012700:	08019d08 	.word	0x08019d08
 8012704:	0801a2cc 	.word	0x0801a2cc
 8012708:	08019d5c 	.word	0x08019d5c
 801270c:	0801a2ec 	.word	0x0801a2ec
 8012710:	0801a30c 	.word	0x0801a30c
 8012714:	2000c7d8 	.word	0x2000c7d8
 8012718:	0801a330 	.word	0x0801a330

0801271c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801271c:	b5b0      	push	{r4, r5, r7, lr}
 801271e:	b084      	sub	sp, #16
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2b00      	cmp	r3, #0
 8012728:	d106      	bne.n	8012738 <tcp_rexmit_rto_prepare+0x1c>
 801272a:	4b31      	ldr	r3, [pc, #196]	@ (80127f0 <tcp_rexmit_rto_prepare+0xd4>)
 801272c:	f240 6263 	movw	r2, #1635	@ 0x663
 8012730:	4930      	ldr	r1, [pc, #192]	@ (80127f4 <tcp_rexmit_rto_prepare+0xd8>)
 8012732:	4831      	ldr	r0, [pc, #196]	@ (80127f8 <tcp_rexmit_rto_prepare+0xdc>)
 8012734:	f004 fab8 	bl	8016ca8 <iprintf>

  if (pcb->unacked == NULL) {
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801273c:	2b00      	cmp	r3, #0
 801273e:	d102      	bne.n	8012746 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012740:	f06f 0305 	mvn.w	r3, #5
 8012744:	e050      	b.n	80127e8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801274a:	60fb      	str	r3, [r7, #12]
 801274c:	e00b      	b.n	8012766 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801274e:	68f8      	ldr	r0, [r7, #12]
 8012750:	f7ff fee4 	bl	801251c <tcp_output_segment_busy>
 8012754:	4603      	mov	r3, r0
 8012756:	2b00      	cmp	r3, #0
 8012758:	d002      	beq.n	8012760 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801275a:	f06f 0305 	mvn.w	r3, #5
 801275e:	e043      	b.n	80127e8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	60fb      	str	r3, [r7, #12]
 8012766:	68fb      	ldr	r3, [r7, #12]
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d1ef      	bne.n	801274e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801276e:	68f8      	ldr	r0, [r7, #12]
 8012770:	f7ff fed4 	bl	801251c <tcp_output_segment_busy>
 8012774:	4603      	mov	r3, r0
 8012776:	2b00      	cmp	r3, #0
 8012778:	d002      	beq.n	8012780 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801277a:	f06f 0305 	mvn.w	r3, #5
 801277e:	e033      	b.n	80127e8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	2200      	movs	r2, #0
 8012794:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	8b5b      	ldrh	r3, [r3, #26]
 801279a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801279e:	b29a      	uxth	r2, r3
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	68db      	ldr	r3, [r3, #12]
 80127a8:	685b      	ldr	r3, [r3, #4]
 80127aa:	4618      	mov	r0, r3
 80127ac:	f7f8 faf6 	bl	800ad9c <lwip_htonl>
 80127b0:	4604      	mov	r4, r0
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	891b      	ldrh	r3, [r3, #8]
 80127b6:	461d      	mov	r5, r3
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	68db      	ldr	r3, [r3, #12]
 80127bc:	899b      	ldrh	r3, [r3, #12]
 80127be:	b29b      	uxth	r3, r3
 80127c0:	4618      	mov	r0, r3
 80127c2:	f7f8 fad5 	bl	800ad70 <lwip_htons>
 80127c6:	4603      	mov	r3, r0
 80127c8:	b2db      	uxtb	r3, r3
 80127ca:	f003 0303 	and.w	r3, r3, #3
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d001      	beq.n	80127d6 <tcp_rexmit_rto_prepare+0xba>
 80127d2:	2301      	movs	r3, #1
 80127d4:	e000      	b.n	80127d8 <tcp_rexmit_rto_prepare+0xbc>
 80127d6:	2300      	movs	r3, #0
 80127d8:	442b      	add	r3, r5
 80127da:	18e2      	adds	r2, r4, r3
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	2200      	movs	r2, #0
 80127e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80127e6:	2300      	movs	r3, #0
}
 80127e8:	4618      	mov	r0, r3
 80127ea:	3710      	adds	r7, #16
 80127ec:	46bd      	mov	sp, r7
 80127ee:	bdb0      	pop	{r4, r5, r7, pc}
 80127f0:	08019d08 	.word	0x08019d08
 80127f4:	0801a344 	.word	0x0801a344
 80127f8:	08019d5c 	.word	0x08019d5c

080127fc <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b082      	sub	sp, #8
 8012800:	af00      	add	r7, sp, #0
 8012802:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d106      	bne.n	8012818 <tcp_rexmit_rto_commit+0x1c>
 801280a:	4b0d      	ldr	r3, [pc, #52]	@ (8012840 <tcp_rexmit_rto_commit+0x44>)
 801280c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012810:	490c      	ldr	r1, [pc, #48]	@ (8012844 <tcp_rexmit_rto_commit+0x48>)
 8012812:	480d      	ldr	r0, [pc, #52]	@ (8012848 <tcp_rexmit_rto_commit+0x4c>)
 8012814:	f004 fa48 	bl	8016ca8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801281e:	2bff      	cmp	r3, #255	@ 0xff
 8012820:	d007      	beq.n	8012832 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012828:	3301      	adds	r3, #1
 801282a:	b2da      	uxtb	r2, r3
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	f7ff fc7e 	bl	8012134 <tcp_output>
}
 8012838:	bf00      	nop
 801283a:	3708      	adds	r7, #8
 801283c:	46bd      	mov	sp, r7
 801283e:	bd80      	pop	{r7, pc}
 8012840:	08019d08 	.word	0x08019d08
 8012844:	0801a368 	.word	0x0801a368
 8012848:	08019d5c 	.word	0x08019d5c

0801284c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b082      	sub	sp, #8
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d106      	bne.n	8012868 <tcp_rexmit_rto+0x1c>
 801285a:	4b0a      	ldr	r3, [pc, #40]	@ (8012884 <tcp_rexmit_rto+0x38>)
 801285c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8012860:	4909      	ldr	r1, [pc, #36]	@ (8012888 <tcp_rexmit_rto+0x3c>)
 8012862:	480a      	ldr	r0, [pc, #40]	@ (801288c <tcp_rexmit_rto+0x40>)
 8012864:	f004 fa20 	bl	8016ca8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f7ff ff57 	bl	801271c <tcp_rexmit_rto_prepare>
 801286e:	4603      	mov	r3, r0
 8012870:	2b00      	cmp	r3, #0
 8012872:	d102      	bne.n	801287a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012874:	6878      	ldr	r0, [r7, #4]
 8012876:	f7ff ffc1 	bl	80127fc <tcp_rexmit_rto_commit>
  }
}
 801287a:	bf00      	nop
 801287c:	3708      	adds	r7, #8
 801287e:	46bd      	mov	sp, r7
 8012880:	bd80      	pop	{r7, pc}
 8012882:	bf00      	nop
 8012884:	08019d08 	.word	0x08019d08
 8012888:	0801a38c 	.word	0x0801a38c
 801288c:	08019d5c 	.word	0x08019d5c

08012890 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012890:	b590      	push	{r4, r7, lr}
 8012892:	b085      	sub	sp, #20
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d106      	bne.n	80128ac <tcp_rexmit+0x1c>
 801289e:	4b2f      	ldr	r3, [pc, #188]	@ (801295c <tcp_rexmit+0xcc>)
 80128a0:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80128a4:	492e      	ldr	r1, [pc, #184]	@ (8012960 <tcp_rexmit+0xd0>)
 80128a6:	482f      	ldr	r0, [pc, #188]	@ (8012964 <tcp_rexmit+0xd4>)
 80128a8:	f004 f9fe 	bl	8016ca8 <iprintf>

  if (pcb->unacked == NULL) {
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d102      	bne.n	80128ba <tcp_rexmit+0x2a>
    return ERR_VAL;
 80128b4:	f06f 0305 	mvn.w	r3, #5
 80128b8:	e04c      	b.n	8012954 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80128be:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80128c0:	68b8      	ldr	r0, [r7, #8]
 80128c2:	f7ff fe2b 	bl	801251c <tcp_output_segment_busy>
 80128c6:	4603      	mov	r3, r0
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d002      	beq.n	80128d2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80128cc:	f06f 0305 	mvn.w	r3, #5
 80128d0:	e040      	b.n	8012954 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80128d2:	68bb      	ldr	r3, [r7, #8]
 80128d4:	681a      	ldr	r2, [r3, #0]
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	336c      	adds	r3, #108	@ 0x6c
 80128de:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80128e0:	e002      	b.n	80128e8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d011      	beq.n	8012914 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	68db      	ldr	r3, [r3, #12]
 80128f6:	685b      	ldr	r3, [r3, #4]
 80128f8:	4618      	mov	r0, r3
 80128fa:	f7f8 fa4f 	bl	800ad9c <lwip_htonl>
 80128fe:	4604      	mov	r4, r0
 8012900:	68bb      	ldr	r3, [r7, #8]
 8012902:	68db      	ldr	r3, [r3, #12]
 8012904:	685b      	ldr	r3, [r3, #4]
 8012906:	4618      	mov	r0, r3
 8012908:	f7f8 fa48 	bl	800ad9c <lwip_htonl>
 801290c:	4603      	mov	r3, r0
 801290e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012910:	2b00      	cmp	r3, #0
 8012912:	dbe6      	blt.n	80128e2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	681a      	ldr	r2, [r3, #0]
 8012918:	68bb      	ldr	r3, [r7, #8]
 801291a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	68ba      	ldr	r2, [r7, #8]
 8012920:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d103      	bne.n	8012932 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	2200      	movs	r2, #0
 801292e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012938:	2bff      	cmp	r3, #255	@ 0xff
 801293a:	d007      	beq.n	801294c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012942:	3301      	adds	r3, #1
 8012944:	b2da      	uxtb	r2, r3
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8012952:	2300      	movs	r3, #0
}
 8012954:	4618      	mov	r0, r3
 8012956:	3714      	adds	r7, #20
 8012958:	46bd      	mov	sp, r7
 801295a:	bd90      	pop	{r4, r7, pc}
 801295c:	08019d08 	.word	0x08019d08
 8012960:	0801a3a8 	.word	0x0801a3a8
 8012964:	08019d5c 	.word	0x08019d5c

08012968 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012968:	b580      	push	{r7, lr}
 801296a:	b082      	sub	sp, #8
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d106      	bne.n	8012984 <tcp_rexmit_fast+0x1c>
 8012976:	4b2a      	ldr	r3, [pc, #168]	@ (8012a20 <tcp_rexmit_fast+0xb8>)
 8012978:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801297c:	4929      	ldr	r1, [pc, #164]	@ (8012a24 <tcp_rexmit_fast+0xbc>)
 801297e:	482a      	ldr	r0, [pc, #168]	@ (8012a28 <tcp_rexmit_fast+0xc0>)
 8012980:	f004 f992 	bl	8016ca8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012988:	2b00      	cmp	r3, #0
 801298a:	d045      	beq.n	8012a18 <tcp_rexmit_fast+0xb0>
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	8b5b      	ldrh	r3, [r3, #26]
 8012990:	f003 0304 	and.w	r3, r3, #4
 8012994:	2b00      	cmp	r3, #0
 8012996:	d13f      	bne.n	8012a18 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012998:	6878      	ldr	r0, [r7, #4]
 801299a:	f7ff ff79 	bl	8012890 <tcp_rexmit>
 801299e:	4603      	mov	r3, r0
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d139      	bne.n	8012a18 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80129b0:	4293      	cmp	r3, r2
 80129b2:	bf28      	it	cs
 80129b4:	4613      	movcs	r3, r2
 80129b6:	b29b      	uxth	r3, r3
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	da00      	bge.n	80129be <tcp_rexmit_fast+0x56>
 80129bc:	3301      	adds	r3, #1
 80129be:	105b      	asrs	r3, r3, #1
 80129c0:	b29a      	uxth	r2, r3
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80129ce:	461a      	mov	r2, r3
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80129d4:	005b      	lsls	r3, r3, #1
 80129d6:	429a      	cmp	r2, r3
 80129d8:	d206      	bcs.n	80129e8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80129de:	005b      	lsls	r3, r3, #1
 80129e0:	b29a      	uxth	r2, r3
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80129f2:	4619      	mov	r1, r3
 80129f4:	0049      	lsls	r1, r1, #1
 80129f6:	440b      	add	r3, r1
 80129f8:	b29b      	uxth	r3, r3
 80129fa:	4413      	add	r3, r2
 80129fc:	b29a      	uxth	r2, r3
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	8b5b      	ldrh	r3, [r3, #26]
 8012a08:	f043 0304 	orr.w	r3, r3, #4
 8012a0c:	b29a      	uxth	r2, r3
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	2200      	movs	r2, #0
 8012a16:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8012a18:	bf00      	nop
 8012a1a:	3708      	adds	r7, #8
 8012a1c:	46bd      	mov	sp, r7
 8012a1e:	bd80      	pop	{r7, pc}
 8012a20:	08019d08 	.word	0x08019d08
 8012a24:	0801a3c0 	.word	0x0801a3c0
 8012a28:	08019d5c 	.word	0x08019d5c

08012a2c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012a2c:	b580      	push	{r7, lr}
 8012a2e:	b086      	sub	sp, #24
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	60f8      	str	r0, [r7, #12]
 8012a34:	607b      	str	r3, [r7, #4]
 8012a36:	460b      	mov	r3, r1
 8012a38:	817b      	strh	r3, [r7, #10]
 8012a3a:	4613      	mov	r3, r2
 8012a3c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012a3e:	897a      	ldrh	r2, [r7, #10]
 8012a40:	893b      	ldrh	r3, [r7, #8]
 8012a42:	4413      	add	r3, r2
 8012a44:	b29b      	uxth	r3, r3
 8012a46:	3314      	adds	r3, #20
 8012a48:	b29b      	uxth	r3, r3
 8012a4a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012a4e:	4619      	mov	r1, r3
 8012a50:	2022      	movs	r0, #34	@ 0x22
 8012a52:	f7fa fa83 	bl	800cf5c <pbuf_alloc>
 8012a56:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012a58:	697b      	ldr	r3, [r7, #20]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d04d      	beq.n	8012afa <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012a5e:	897b      	ldrh	r3, [r7, #10]
 8012a60:	3313      	adds	r3, #19
 8012a62:	697a      	ldr	r2, [r7, #20]
 8012a64:	8952      	ldrh	r2, [r2, #10]
 8012a66:	4293      	cmp	r3, r2
 8012a68:	db06      	blt.n	8012a78 <tcp_output_alloc_header_common+0x4c>
 8012a6a:	4b26      	ldr	r3, [pc, #152]	@ (8012b04 <tcp_output_alloc_header_common+0xd8>)
 8012a6c:	f240 7223 	movw	r2, #1827	@ 0x723
 8012a70:	4925      	ldr	r1, [pc, #148]	@ (8012b08 <tcp_output_alloc_header_common+0xdc>)
 8012a72:	4826      	ldr	r0, [pc, #152]	@ (8012b0c <tcp_output_alloc_header_common+0xe0>)
 8012a74:	f004 f918 	bl	8016ca8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012a78:	697b      	ldr	r3, [r7, #20]
 8012a7a:	685b      	ldr	r3, [r3, #4]
 8012a7c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012a7e:	8c3b      	ldrh	r3, [r7, #32]
 8012a80:	4618      	mov	r0, r3
 8012a82:	f7f8 f975 	bl	800ad70 <lwip_htons>
 8012a86:	4603      	mov	r3, r0
 8012a88:	461a      	mov	r2, r3
 8012a8a:	693b      	ldr	r3, [r7, #16]
 8012a8c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012a8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a90:	4618      	mov	r0, r3
 8012a92:	f7f8 f96d 	bl	800ad70 <lwip_htons>
 8012a96:	4603      	mov	r3, r0
 8012a98:	461a      	mov	r2, r3
 8012a9a:	693b      	ldr	r3, [r7, #16]
 8012a9c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012a9e:	693b      	ldr	r3, [r7, #16]
 8012aa0:	687a      	ldr	r2, [r7, #4]
 8012aa2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012aa4:	68f8      	ldr	r0, [r7, #12]
 8012aa6:	f7f8 f979 	bl	800ad9c <lwip_htonl>
 8012aaa:	4602      	mov	r2, r0
 8012aac:	693b      	ldr	r3, [r7, #16]
 8012aae:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012ab0:	897b      	ldrh	r3, [r7, #10]
 8012ab2:	089b      	lsrs	r3, r3, #2
 8012ab4:	b29b      	uxth	r3, r3
 8012ab6:	3305      	adds	r3, #5
 8012ab8:	b29b      	uxth	r3, r3
 8012aba:	031b      	lsls	r3, r3, #12
 8012abc:	b29a      	uxth	r2, r3
 8012abe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012ac2:	b29b      	uxth	r3, r3
 8012ac4:	4313      	orrs	r3, r2
 8012ac6:	b29b      	uxth	r3, r3
 8012ac8:	4618      	mov	r0, r3
 8012aca:	f7f8 f951 	bl	800ad70 <lwip_htons>
 8012ace:	4603      	mov	r3, r0
 8012ad0:	461a      	mov	r2, r3
 8012ad2:	693b      	ldr	r3, [r7, #16]
 8012ad4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012ad6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012ad8:	4618      	mov	r0, r3
 8012ada:	f7f8 f949 	bl	800ad70 <lwip_htons>
 8012ade:	4603      	mov	r3, r0
 8012ae0:	461a      	mov	r2, r3
 8012ae2:	693b      	ldr	r3, [r7, #16]
 8012ae4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012ae6:	693b      	ldr	r3, [r7, #16]
 8012ae8:	2200      	movs	r2, #0
 8012aea:	741a      	strb	r2, [r3, #16]
 8012aec:	2200      	movs	r2, #0
 8012aee:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012af0:	693b      	ldr	r3, [r7, #16]
 8012af2:	2200      	movs	r2, #0
 8012af4:	749a      	strb	r2, [r3, #18]
 8012af6:	2200      	movs	r2, #0
 8012af8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012afa:	697b      	ldr	r3, [r7, #20]
}
 8012afc:	4618      	mov	r0, r3
 8012afe:	3718      	adds	r7, #24
 8012b00:	46bd      	mov	sp, r7
 8012b02:	bd80      	pop	{r7, pc}
 8012b04:	08019d08 	.word	0x08019d08
 8012b08:	0801a3e0 	.word	0x0801a3e0
 8012b0c:	08019d5c 	.word	0x08019d5c

08012b10 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012b10:	b5b0      	push	{r4, r5, r7, lr}
 8012b12:	b08a      	sub	sp, #40	@ 0x28
 8012b14:	af04      	add	r7, sp, #16
 8012b16:	60f8      	str	r0, [r7, #12]
 8012b18:	607b      	str	r3, [r7, #4]
 8012b1a:	460b      	mov	r3, r1
 8012b1c:	817b      	strh	r3, [r7, #10]
 8012b1e:	4613      	mov	r3, r2
 8012b20:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d106      	bne.n	8012b36 <tcp_output_alloc_header+0x26>
 8012b28:	4b15      	ldr	r3, [pc, #84]	@ (8012b80 <tcp_output_alloc_header+0x70>)
 8012b2a:	f240 7242 	movw	r2, #1858	@ 0x742
 8012b2e:	4915      	ldr	r1, [pc, #84]	@ (8012b84 <tcp_output_alloc_header+0x74>)
 8012b30:	4815      	ldr	r0, [pc, #84]	@ (8012b88 <tcp_output_alloc_header+0x78>)
 8012b32:	f004 f8b9 	bl	8016ca8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	8adb      	ldrh	r3, [r3, #22]
 8012b3e:	68fa      	ldr	r2, [r7, #12]
 8012b40:	8b12      	ldrh	r2, [r2, #24]
 8012b42:	68f9      	ldr	r1, [r7, #12]
 8012b44:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8012b46:	893d      	ldrh	r5, [r7, #8]
 8012b48:	897c      	ldrh	r4, [r7, #10]
 8012b4a:	9103      	str	r1, [sp, #12]
 8012b4c:	2110      	movs	r1, #16
 8012b4e:	9102      	str	r1, [sp, #8]
 8012b50:	9201      	str	r2, [sp, #4]
 8012b52:	9300      	str	r3, [sp, #0]
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	462a      	mov	r2, r5
 8012b58:	4621      	mov	r1, r4
 8012b5a:	f7ff ff67 	bl	8012a2c <tcp_output_alloc_header_common>
 8012b5e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012b60:	697b      	ldr	r3, [r7, #20]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d006      	beq.n	8012b74 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b6a:	68fa      	ldr	r2, [r7, #12]
 8012b6c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012b6e:	441a      	add	r2, r3
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8012b74:	697b      	ldr	r3, [r7, #20]
}
 8012b76:	4618      	mov	r0, r3
 8012b78:	3718      	adds	r7, #24
 8012b7a:	46bd      	mov	sp, r7
 8012b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8012b7e:	bf00      	nop
 8012b80:	08019d08 	.word	0x08019d08
 8012b84:	0801a410 	.word	0x0801a410
 8012b88:	08019d5c 	.word	0x08019d5c

08012b8c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b088      	sub	sp, #32
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	60f8      	str	r0, [r7, #12]
 8012b94:	60b9      	str	r1, [r7, #8]
 8012b96:	4611      	mov	r1, r2
 8012b98:	461a      	mov	r2, r3
 8012b9a:	460b      	mov	r3, r1
 8012b9c:	71fb      	strb	r3, [r7, #7]
 8012b9e:	4613      	mov	r3, r2
 8012ba0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012ba6:	68bb      	ldr	r3, [r7, #8]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d106      	bne.n	8012bba <tcp_output_fill_options+0x2e>
 8012bac:	4b12      	ldr	r3, [pc, #72]	@ (8012bf8 <tcp_output_fill_options+0x6c>)
 8012bae:	f240 7256 	movw	r2, #1878	@ 0x756
 8012bb2:	4912      	ldr	r1, [pc, #72]	@ (8012bfc <tcp_output_fill_options+0x70>)
 8012bb4:	4812      	ldr	r0, [pc, #72]	@ (8012c00 <tcp_output_fill_options+0x74>)
 8012bb6:	f004 f877 	bl	8016ca8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012bba:	68bb      	ldr	r3, [r7, #8]
 8012bbc:	685b      	ldr	r3, [r3, #4]
 8012bbe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012bc0:	69bb      	ldr	r3, [r7, #24]
 8012bc2:	3314      	adds	r3, #20
 8012bc4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012bc6:	8bfb      	ldrh	r3, [r7, #30]
 8012bc8:	009b      	lsls	r3, r3, #2
 8012bca:	461a      	mov	r2, r3
 8012bcc:	79fb      	ldrb	r3, [r7, #7]
 8012bce:	009b      	lsls	r3, r3, #2
 8012bd0:	f003 0304 	and.w	r3, r3, #4
 8012bd4:	4413      	add	r3, r2
 8012bd6:	3314      	adds	r3, #20
 8012bd8:	69ba      	ldr	r2, [r7, #24]
 8012bda:	4413      	add	r3, r2
 8012bdc:	697a      	ldr	r2, [r7, #20]
 8012bde:	429a      	cmp	r2, r3
 8012be0:	d006      	beq.n	8012bf0 <tcp_output_fill_options+0x64>
 8012be2:	4b05      	ldr	r3, [pc, #20]	@ (8012bf8 <tcp_output_fill_options+0x6c>)
 8012be4:	f240 7275 	movw	r2, #1909	@ 0x775
 8012be8:	4906      	ldr	r1, [pc, #24]	@ (8012c04 <tcp_output_fill_options+0x78>)
 8012bea:	4805      	ldr	r0, [pc, #20]	@ (8012c00 <tcp_output_fill_options+0x74>)
 8012bec:	f004 f85c 	bl	8016ca8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012bf0:	bf00      	nop
 8012bf2:	3720      	adds	r7, #32
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	bd80      	pop	{r7, pc}
 8012bf8:	08019d08 	.word	0x08019d08
 8012bfc:	0801a438 	.word	0x0801a438
 8012c00:	08019d5c 	.word	0x08019d5c
 8012c04:	0801a330 	.word	0x0801a330

08012c08 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012c08:	b580      	push	{r7, lr}
 8012c0a:	b08a      	sub	sp, #40	@ 0x28
 8012c0c:	af04      	add	r7, sp, #16
 8012c0e:	60f8      	str	r0, [r7, #12]
 8012c10:	60b9      	str	r1, [r7, #8]
 8012c12:	607a      	str	r2, [r7, #4]
 8012c14:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012c16:	68bb      	ldr	r3, [r7, #8]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d106      	bne.n	8012c2a <tcp_output_control_segment+0x22>
 8012c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8012c90 <tcp_output_control_segment+0x88>)
 8012c1e:	f240 7287 	movw	r2, #1927	@ 0x787
 8012c22:	491c      	ldr	r1, [pc, #112]	@ (8012c94 <tcp_output_control_segment+0x8c>)
 8012c24:	481c      	ldr	r0, [pc, #112]	@ (8012c98 <tcp_output_control_segment+0x90>)
 8012c26:	f004 f83f 	bl	8016ca8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012c2a:	683a      	ldr	r2, [r7, #0]
 8012c2c:	6879      	ldr	r1, [r7, #4]
 8012c2e:	68f8      	ldr	r0, [r7, #12]
 8012c30:	f7fe ff42 	bl	8011ab8 <tcp_route>
 8012c34:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d102      	bne.n	8012c42 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012c3c:	23fc      	movs	r3, #252	@ 0xfc
 8012c3e:	75fb      	strb	r3, [r7, #23]
 8012c40:	e01c      	b.n	8012c7c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d006      	beq.n	8012c56 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	7adb      	ldrb	r3, [r3, #11]
 8012c4c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	7a9b      	ldrb	r3, [r3, #10]
 8012c52:	757b      	strb	r3, [r7, #21]
 8012c54:	e003      	b.n	8012c5e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012c56:	23ff      	movs	r3, #255	@ 0xff
 8012c58:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012c5e:	7dba      	ldrb	r2, [r7, #22]
 8012c60:	693b      	ldr	r3, [r7, #16]
 8012c62:	9302      	str	r3, [sp, #8]
 8012c64:	2306      	movs	r3, #6
 8012c66:	9301      	str	r3, [sp, #4]
 8012c68:	7d7b      	ldrb	r3, [r7, #21]
 8012c6a:	9300      	str	r3, [sp, #0]
 8012c6c:	4613      	mov	r3, r2
 8012c6e:	683a      	ldr	r2, [r7, #0]
 8012c70:	6879      	ldr	r1, [r7, #4]
 8012c72:	68b8      	ldr	r0, [r7, #8]
 8012c74:	f002 fc1a 	bl	80154ac <ip4_output_if>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012c7c:	68b8      	ldr	r0, [r7, #8]
 8012c7e:	f7fa fc51 	bl	800d524 <pbuf_free>
  return err;
 8012c82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012c86:	4618      	mov	r0, r3
 8012c88:	3718      	adds	r7, #24
 8012c8a:	46bd      	mov	sp, r7
 8012c8c:	bd80      	pop	{r7, pc}
 8012c8e:	bf00      	nop
 8012c90:	08019d08 	.word	0x08019d08
 8012c94:	0801a460 	.word	0x0801a460
 8012c98:	08019d5c 	.word	0x08019d5c

08012c9c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012c9c:	b590      	push	{r4, r7, lr}
 8012c9e:	b08b      	sub	sp, #44	@ 0x2c
 8012ca0:	af04      	add	r7, sp, #16
 8012ca2:	60f8      	str	r0, [r7, #12]
 8012ca4:	60b9      	str	r1, [r7, #8]
 8012ca6:	607a      	str	r2, [r7, #4]
 8012ca8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012caa:	683b      	ldr	r3, [r7, #0]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d106      	bne.n	8012cbe <tcp_rst+0x22>
 8012cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8012d30 <tcp_rst+0x94>)
 8012cb2:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8012cb6:	491f      	ldr	r1, [pc, #124]	@ (8012d34 <tcp_rst+0x98>)
 8012cb8:	481f      	ldr	r0, [pc, #124]	@ (8012d38 <tcp_rst+0x9c>)
 8012cba:	f003 fff5 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d106      	bne.n	8012cd2 <tcp_rst+0x36>
 8012cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8012d30 <tcp_rst+0x94>)
 8012cc6:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8012cca:	491c      	ldr	r1, [pc, #112]	@ (8012d3c <tcp_rst+0xa0>)
 8012ccc:	481a      	ldr	r0, [pc, #104]	@ (8012d38 <tcp_rst+0x9c>)
 8012cce:	f003 ffeb 	bl	8016ca8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012cd6:	f246 0308 	movw	r3, #24584	@ 0x6008
 8012cda:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012cdc:	7dfb      	ldrb	r3, [r7, #23]
 8012cde:	b29c      	uxth	r4, r3
 8012ce0:	68b8      	ldr	r0, [r7, #8]
 8012ce2:	f7f8 f85b 	bl	800ad9c <lwip_htonl>
 8012ce6:	4602      	mov	r2, r0
 8012ce8:	8abb      	ldrh	r3, [r7, #20]
 8012cea:	9303      	str	r3, [sp, #12]
 8012cec:	2314      	movs	r3, #20
 8012cee:	9302      	str	r3, [sp, #8]
 8012cf0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8012cf2:	9301      	str	r3, [sp, #4]
 8012cf4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012cf6:	9300      	str	r3, [sp, #0]
 8012cf8:	4613      	mov	r3, r2
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	4621      	mov	r1, r4
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f7ff fe94 	bl	8012a2c <tcp_output_alloc_header_common>
 8012d04:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012d06:	693b      	ldr	r3, [r7, #16]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d00c      	beq.n	8012d26 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012d0c:	7dfb      	ldrb	r3, [r7, #23]
 8012d0e:	2200      	movs	r2, #0
 8012d10:	6939      	ldr	r1, [r7, #16]
 8012d12:	68f8      	ldr	r0, [r7, #12]
 8012d14:	f7ff ff3a 	bl	8012b8c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d1a:	683a      	ldr	r2, [r7, #0]
 8012d1c:	6939      	ldr	r1, [r7, #16]
 8012d1e:	68f8      	ldr	r0, [r7, #12]
 8012d20:	f7ff ff72 	bl	8012c08 <tcp_output_control_segment>
 8012d24:	e000      	b.n	8012d28 <tcp_rst+0x8c>
    return;
 8012d26:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012d28:	371c      	adds	r7, #28
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	bd90      	pop	{r4, r7, pc}
 8012d2e:	bf00      	nop
 8012d30:	08019d08 	.word	0x08019d08
 8012d34:	0801a48c 	.word	0x0801a48c
 8012d38:	08019d5c 	.word	0x08019d5c
 8012d3c:	0801a4a8 	.word	0x0801a4a8

08012d40 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012d40:	b590      	push	{r4, r7, lr}
 8012d42:	b087      	sub	sp, #28
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012d48:	2300      	movs	r3, #0
 8012d4a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d106      	bne.n	8012d64 <tcp_send_empty_ack+0x24>
 8012d56:	4b28      	ldr	r3, [pc, #160]	@ (8012df8 <tcp_send_empty_ack+0xb8>)
 8012d58:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8012d5c:	4927      	ldr	r1, [pc, #156]	@ (8012dfc <tcp_send_empty_ack+0xbc>)
 8012d5e:	4828      	ldr	r0, [pc, #160]	@ (8012e00 <tcp_send_empty_ack+0xc0>)
 8012d60:	f003 ffa2 	bl	8016ca8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012d64:	7dfb      	ldrb	r3, [r7, #23]
 8012d66:	009b      	lsls	r3, r3, #2
 8012d68:	b2db      	uxtb	r3, r3
 8012d6a:	f003 0304 	and.w	r3, r3, #4
 8012d6e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012d70:	7d7b      	ldrb	r3, [r7, #21]
 8012d72:	b29c      	uxth	r4, r3
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d78:	4618      	mov	r0, r3
 8012d7a:	f7f8 f80f 	bl	800ad9c <lwip_htonl>
 8012d7e:	4603      	mov	r3, r0
 8012d80:	2200      	movs	r2, #0
 8012d82:	4621      	mov	r1, r4
 8012d84:	6878      	ldr	r0, [r7, #4]
 8012d86:	f7ff fec3 	bl	8012b10 <tcp_output_alloc_header>
 8012d8a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012d8c:	693b      	ldr	r3, [r7, #16]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d109      	bne.n	8012da6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	8b5b      	ldrh	r3, [r3, #26]
 8012d96:	f043 0303 	orr.w	r3, r3, #3
 8012d9a:	b29a      	uxth	r2, r3
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012da0:	f06f 0301 	mvn.w	r3, #1
 8012da4:	e023      	b.n	8012dee <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012da6:	7dbb      	ldrb	r3, [r7, #22]
 8012da8:	7dfa      	ldrb	r2, [r7, #23]
 8012daa:	6939      	ldr	r1, [r7, #16]
 8012dac:	6878      	ldr	r0, [r7, #4]
 8012dae:	f7ff feed 	bl	8012b8c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012db2:	687a      	ldr	r2, [r7, #4]
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	3304      	adds	r3, #4
 8012db8:	6939      	ldr	r1, [r7, #16]
 8012dba:	6878      	ldr	r0, [r7, #4]
 8012dbc:	f7ff ff24 	bl	8012c08 <tcp_output_control_segment>
 8012dc0:	4603      	mov	r3, r0
 8012dc2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d007      	beq.n	8012ddc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	8b5b      	ldrh	r3, [r3, #26]
 8012dd0:	f043 0303 	orr.w	r3, r3, #3
 8012dd4:	b29a      	uxth	r2, r3
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	835a      	strh	r2, [r3, #26]
 8012dda:	e006      	b.n	8012dea <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	8b5b      	ldrh	r3, [r3, #26]
 8012de0:	f023 0303 	bic.w	r3, r3, #3
 8012de4:	b29a      	uxth	r2, r3
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012dee:	4618      	mov	r0, r3
 8012df0:	371c      	adds	r7, #28
 8012df2:	46bd      	mov	sp, r7
 8012df4:	bd90      	pop	{r4, r7, pc}
 8012df6:	bf00      	nop
 8012df8:	08019d08 	.word	0x08019d08
 8012dfc:	0801a4c4 	.word	0x0801a4c4
 8012e00:	08019d5c 	.word	0x08019d5c

08012e04 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012e04:	b590      	push	{r4, r7, lr}
 8012e06:	b087      	sub	sp, #28
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d106      	bne.n	8012e24 <tcp_keepalive+0x20>
 8012e16:	4b18      	ldr	r3, [pc, #96]	@ (8012e78 <tcp_keepalive+0x74>)
 8012e18:	f640 0224 	movw	r2, #2084	@ 0x824
 8012e1c:	4917      	ldr	r1, [pc, #92]	@ (8012e7c <tcp_keepalive+0x78>)
 8012e1e:	4818      	ldr	r0, [pc, #96]	@ (8012e80 <tcp_keepalive+0x7c>)
 8012e20:	f003 ff42 	bl	8016ca8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012e24:	7dfb      	ldrb	r3, [r7, #23]
 8012e26:	b29c      	uxth	r4, r3
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e2c:	3b01      	subs	r3, #1
 8012e2e:	4618      	mov	r0, r3
 8012e30:	f7f7 ffb4 	bl	800ad9c <lwip_htonl>
 8012e34:	4603      	mov	r3, r0
 8012e36:	2200      	movs	r2, #0
 8012e38:	4621      	mov	r1, r4
 8012e3a:	6878      	ldr	r0, [r7, #4]
 8012e3c:	f7ff fe68 	bl	8012b10 <tcp_output_alloc_header>
 8012e40:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012e42:	693b      	ldr	r3, [r7, #16]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d102      	bne.n	8012e4e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012e48:	f04f 33ff 	mov.w	r3, #4294967295
 8012e4c:	e010      	b.n	8012e70 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012e4e:	7dfb      	ldrb	r3, [r7, #23]
 8012e50:	2200      	movs	r2, #0
 8012e52:	6939      	ldr	r1, [r7, #16]
 8012e54:	6878      	ldr	r0, [r7, #4]
 8012e56:	f7ff fe99 	bl	8012b8c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012e5a:	687a      	ldr	r2, [r7, #4]
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	3304      	adds	r3, #4
 8012e60:	6939      	ldr	r1, [r7, #16]
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f7ff fed0 	bl	8012c08 <tcp_output_control_segment>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012e70:	4618      	mov	r0, r3
 8012e72:	371c      	adds	r7, #28
 8012e74:	46bd      	mov	sp, r7
 8012e76:	bd90      	pop	{r4, r7, pc}
 8012e78:	08019d08 	.word	0x08019d08
 8012e7c:	0801a4e4 	.word	0x0801a4e4
 8012e80:	08019d5c 	.word	0x08019d5c

08012e84 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012e84:	b590      	push	{r4, r7, lr}
 8012e86:	b08b      	sub	sp, #44	@ 0x2c
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d106      	bne.n	8012ea6 <tcp_zero_window_probe+0x22>
 8012e98:	4b4c      	ldr	r3, [pc, #304]	@ (8012fcc <tcp_zero_window_probe+0x148>)
 8012e9a:	f640 024f 	movw	r2, #2127	@ 0x84f
 8012e9e:	494c      	ldr	r1, [pc, #304]	@ (8012fd0 <tcp_zero_window_probe+0x14c>)
 8012ea0:	484c      	ldr	r0, [pc, #304]	@ (8012fd4 <tcp_zero_window_probe+0x150>)
 8012ea2:	f003 ff01 	bl	8016ca8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012eaa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012eac:	6a3b      	ldr	r3, [r7, #32]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d101      	bne.n	8012eb6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	e086      	b.n	8012fc4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012ebc:	2bff      	cmp	r3, #255	@ 0xff
 8012ebe:	d007      	beq.n	8012ed0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012ec6:	3301      	adds	r3, #1
 8012ec8:	b2da      	uxtb	r2, r3
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012ed0:	6a3b      	ldr	r3, [r7, #32]
 8012ed2:	68db      	ldr	r3, [r3, #12]
 8012ed4:	899b      	ldrh	r3, [r3, #12]
 8012ed6:	b29b      	uxth	r3, r3
 8012ed8:	4618      	mov	r0, r3
 8012eda:	f7f7 ff49 	bl	800ad70 <lwip_htons>
 8012ede:	4603      	mov	r3, r0
 8012ee0:	b2db      	uxtb	r3, r3
 8012ee2:	f003 0301 	and.w	r3, r3, #1
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d005      	beq.n	8012ef6 <tcp_zero_window_probe+0x72>
 8012eea:	6a3b      	ldr	r3, [r7, #32]
 8012eec:	891b      	ldrh	r3, [r3, #8]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d101      	bne.n	8012ef6 <tcp_zero_window_probe+0x72>
 8012ef2:	2301      	movs	r3, #1
 8012ef4:	e000      	b.n	8012ef8 <tcp_zero_window_probe+0x74>
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012efa:	7ffb      	ldrb	r3, [r7, #31]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	bf0c      	ite	eq
 8012f00:	2301      	moveq	r3, #1
 8012f02:	2300      	movne	r3, #0
 8012f04:	b2db      	uxtb	r3, r3
 8012f06:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f0c:	b299      	uxth	r1, r3
 8012f0e:	6a3b      	ldr	r3, [r7, #32]
 8012f10:	68db      	ldr	r3, [r3, #12]
 8012f12:	685b      	ldr	r3, [r3, #4]
 8012f14:	8bba      	ldrh	r2, [r7, #28]
 8012f16:	6878      	ldr	r0, [r7, #4]
 8012f18:	f7ff fdfa 	bl	8012b10 <tcp_output_alloc_header>
 8012f1c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012f1e:	69bb      	ldr	r3, [r7, #24]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d102      	bne.n	8012f2a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012f24:	f04f 33ff 	mov.w	r3, #4294967295
 8012f28:	e04c      	b.n	8012fc4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012f2a:	69bb      	ldr	r3, [r7, #24]
 8012f2c:	685b      	ldr	r3, [r3, #4]
 8012f2e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012f30:	7ffb      	ldrb	r3, [r7, #31]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d011      	beq.n	8012f5a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012f36:	697b      	ldr	r3, [r7, #20]
 8012f38:	899b      	ldrh	r3, [r3, #12]
 8012f3a:	b29b      	uxth	r3, r3
 8012f3c:	b21b      	sxth	r3, r3
 8012f3e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8012f42:	b21c      	sxth	r4, r3
 8012f44:	2011      	movs	r0, #17
 8012f46:	f7f7 ff13 	bl	800ad70 <lwip_htons>
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	b21b      	sxth	r3, r3
 8012f4e:	4323      	orrs	r3, r4
 8012f50:	b21b      	sxth	r3, r3
 8012f52:	b29a      	uxth	r2, r3
 8012f54:	697b      	ldr	r3, [r7, #20]
 8012f56:	819a      	strh	r2, [r3, #12]
 8012f58:	e010      	b.n	8012f7c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012f5a:	69bb      	ldr	r3, [r7, #24]
 8012f5c:	685b      	ldr	r3, [r3, #4]
 8012f5e:	3314      	adds	r3, #20
 8012f60:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012f62:	6a3b      	ldr	r3, [r7, #32]
 8012f64:	6858      	ldr	r0, [r3, #4]
 8012f66:	6a3b      	ldr	r3, [r7, #32]
 8012f68:	685b      	ldr	r3, [r3, #4]
 8012f6a:	891a      	ldrh	r2, [r3, #8]
 8012f6c:	6a3b      	ldr	r3, [r7, #32]
 8012f6e:	891b      	ldrh	r3, [r3, #8]
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	b29b      	uxth	r3, r3
 8012f74:	2201      	movs	r2, #1
 8012f76:	6939      	ldr	r1, [r7, #16]
 8012f78:	f7fa fcda 	bl	800d930 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012f7c:	6a3b      	ldr	r3, [r7, #32]
 8012f7e:	68db      	ldr	r3, [r3, #12]
 8012f80:	685b      	ldr	r3, [r3, #4]
 8012f82:	4618      	mov	r0, r3
 8012f84:	f7f7 ff0a 	bl	800ad9c <lwip_htonl>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	3301      	adds	r3, #1
 8012f8c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	1ad3      	subs	r3, r2, r3
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	da02      	bge.n	8012fa0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	68fa      	ldr	r2, [r7, #12]
 8012f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	69b9      	ldr	r1, [r7, #24]
 8012fa8:	6878      	ldr	r0, [r7, #4]
 8012faa:	f7ff fdef 	bl	8012b8c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012fae:	687a      	ldr	r2, [r7, #4]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	3304      	adds	r3, #4
 8012fb4:	69b9      	ldr	r1, [r7, #24]
 8012fb6:	6878      	ldr	r0, [r7, #4]
 8012fb8:	f7ff fe26 	bl	8012c08 <tcp_output_control_segment>
 8012fbc:	4603      	mov	r3, r0
 8012fbe:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012fc0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	372c      	adds	r7, #44	@ 0x2c
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd90      	pop	{r4, r7, pc}
 8012fcc:	08019d08 	.word	0x08019d08
 8012fd0:	0801a500 	.word	0x0801a500
 8012fd4:	08019d5c 	.word	0x08019d5c

08012fd8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b082      	sub	sp, #8
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012fe0:	f7fa ff10 	bl	800de04 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8013010 <tcpip_tcp_timer+0x38>)
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d103      	bne.n	8012ff4 <tcpip_tcp_timer+0x1c>
 8012fec:	4b09      	ldr	r3, [pc, #36]	@ (8013014 <tcpip_tcp_timer+0x3c>)
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d005      	beq.n	8013000 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	4908      	ldr	r1, [pc, #32]	@ (8013018 <tcpip_tcp_timer+0x40>)
 8012ff8:	20fa      	movs	r0, #250	@ 0xfa
 8012ffa:	f000 f8f3 	bl	80131e4 <sys_timeout>
 8012ffe:	e003      	b.n	8013008 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013000:	4b06      	ldr	r3, [pc, #24]	@ (801301c <tcpip_tcp_timer+0x44>)
 8013002:	2200      	movs	r2, #0
 8013004:	601a      	str	r2, [r3, #0]
  }
}
 8013006:	bf00      	nop
 8013008:	bf00      	nop
 801300a:	3708      	adds	r7, #8
 801300c:	46bd      	mov	sp, r7
 801300e:	bd80      	pop	{r7, pc}
 8013010:	2000c7e4 	.word	0x2000c7e4
 8013014:	2000c7e8 	.word	0x2000c7e8
 8013018:	08012fd9 	.word	0x08012fd9
 801301c:	2000c830 	.word	0x2000c830

08013020 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8013024:	4b0a      	ldr	r3, [pc, #40]	@ (8013050 <tcp_timer_needed+0x30>)
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d10f      	bne.n	801304c <tcp_timer_needed+0x2c>
 801302c:	4b09      	ldr	r3, [pc, #36]	@ (8013054 <tcp_timer_needed+0x34>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d103      	bne.n	801303c <tcp_timer_needed+0x1c>
 8013034:	4b08      	ldr	r3, [pc, #32]	@ (8013058 <tcp_timer_needed+0x38>)
 8013036:	681b      	ldr	r3, [r3, #0]
 8013038:	2b00      	cmp	r3, #0
 801303a:	d007      	beq.n	801304c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801303c:	4b04      	ldr	r3, [pc, #16]	@ (8013050 <tcp_timer_needed+0x30>)
 801303e:	2201      	movs	r2, #1
 8013040:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013042:	2200      	movs	r2, #0
 8013044:	4905      	ldr	r1, [pc, #20]	@ (801305c <tcp_timer_needed+0x3c>)
 8013046:	20fa      	movs	r0, #250	@ 0xfa
 8013048:	f000 f8cc 	bl	80131e4 <sys_timeout>
  }
}
 801304c:	bf00      	nop
 801304e:	bd80      	pop	{r7, pc}
 8013050:	2000c830 	.word	0x2000c830
 8013054:	2000c7e4 	.word	0x2000c7e4
 8013058:	2000c7e8 	.word	0x2000c7e8
 801305c:	08012fd9 	.word	0x08012fd9

08013060 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b086      	sub	sp, #24
 8013064:	af00      	add	r7, sp, #0
 8013066:	60f8      	str	r0, [r7, #12]
 8013068:	60b9      	str	r1, [r7, #8]
 801306a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801306c:	200a      	movs	r0, #10
 801306e:	f7f9 fb3f 	bl	800c6f0 <memp_malloc>
 8013072:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	2b00      	cmp	r3, #0
 8013078:	d109      	bne.n	801308e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801307a:	693b      	ldr	r3, [r7, #16]
 801307c:	2b00      	cmp	r3, #0
 801307e:	d151      	bne.n	8013124 <sys_timeout_abs+0xc4>
 8013080:	4b2a      	ldr	r3, [pc, #168]	@ (801312c <sys_timeout_abs+0xcc>)
 8013082:	22be      	movs	r2, #190	@ 0xbe
 8013084:	492a      	ldr	r1, [pc, #168]	@ (8013130 <sys_timeout_abs+0xd0>)
 8013086:	482b      	ldr	r0, [pc, #172]	@ (8013134 <sys_timeout_abs+0xd4>)
 8013088:	f003 fe0e 	bl	8016ca8 <iprintf>
    return;
 801308c:	e04a      	b.n	8013124 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801308e:	693b      	ldr	r3, [r7, #16]
 8013090:	2200      	movs	r2, #0
 8013092:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8013094:	693b      	ldr	r3, [r7, #16]
 8013096:	68ba      	ldr	r2, [r7, #8]
 8013098:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801309a:	693b      	ldr	r3, [r7, #16]
 801309c:	687a      	ldr	r2, [r7, #4]
 801309e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80130a0:	693b      	ldr	r3, [r7, #16]
 80130a2:	68fa      	ldr	r2, [r7, #12]
 80130a4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80130a6:	4b24      	ldr	r3, [pc, #144]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d103      	bne.n	80130b6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80130ae:	4a22      	ldr	r2, [pc, #136]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130b0:	693b      	ldr	r3, [r7, #16]
 80130b2:	6013      	str	r3, [r2, #0]
    return;
 80130b4:	e037      	b.n	8013126 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80130b6:	693b      	ldr	r3, [r7, #16]
 80130b8:	685a      	ldr	r2, [r3, #4]
 80130ba:	4b1f      	ldr	r3, [pc, #124]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	685b      	ldr	r3, [r3, #4]
 80130c0:	1ad3      	subs	r3, r2, r3
 80130c2:	0fdb      	lsrs	r3, r3, #31
 80130c4:	f003 0301 	and.w	r3, r3, #1
 80130c8:	b2db      	uxtb	r3, r3
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d007      	beq.n	80130de <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80130ce:	4b1a      	ldr	r3, [pc, #104]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130d0:	681a      	ldr	r2, [r3, #0]
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80130d6:	4a18      	ldr	r2, [pc, #96]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130d8:	693b      	ldr	r3, [r7, #16]
 80130da:	6013      	str	r3, [r2, #0]
 80130dc:	e023      	b.n	8013126 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80130de:	4b16      	ldr	r3, [pc, #88]	@ (8013138 <sys_timeout_abs+0xd8>)
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	617b      	str	r3, [r7, #20]
 80130e4:	e01a      	b.n	801311c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80130e6:	697b      	ldr	r3, [r7, #20]
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d00b      	beq.n	8013106 <sys_timeout_abs+0xa6>
 80130ee:	693b      	ldr	r3, [r7, #16]
 80130f0:	685a      	ldr	r2, [r3, #4]
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	685b      	ldr	r3, [r3, #4]
 80130f8:	1ad3      	subs	r3, r2, r3
 80130fa:	0fdb      	lsrs	r3, r3, #31
 80130fc:	f003 0301 	and.w	r3, r3, #1
 8013100:	b2db      	uxtb	r3, r3
 8013102:	2b00      	cmp	r3, #0
 8013104:	d007      	beq.n	8013116 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8013106:	697b      	ldr	r3, [r7, #20]
 8013108:	681a      	ldr	r2, [r3, #0]
 801310a:	693b      	ldr	r3, [r7, #16]
 801310c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	693a      	ldr	r2, [r7, #16]
 8013112:	601a      	str	r2, [r3, #0]
        break;
 8013114:	e007      	b.n	8013126 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8013116:	697b      	ldr	r3, [r7, #20]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	617b      	str	r3, [r7, #20]
 801311c:	697b      	ldr	r3, [r7, #20]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d1e1      	bne.n	80130e6 <sys_timeout_abs+0x86>
 8013122:	e000      	b.n	8013126 <sys_timeout_abs+0xc6>
    return;
 8013124:	bf00      	nop
      }
    }
  }
}
 8013126:	3718      	adds	r7, #24
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}
 801312c:	0801a524 	.word	0x0801a524
 8013130:	0801a558 	.word	0x0801a558
 8013134:	0801a598 	.word	0x0801a598
 8013138:	2000c828 	.word	0x2000c828

0801313c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801313c:	b580      	push	{r7, lr}
 801313e:	b086      	sub	sp, #24
 8013140:	af00      	add	r7, sp, #0
 8013142:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8013148:	697b      	ldr	r3, [r7, #20]
 801314a:	685b      	ldr	r3, [r3, #4]
 801314c:	4798      	blx	r3

  now = sys_now();
 801314e:	f7f4 f9af 	bl	80074b0 <sys_now>
 8013152:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8013154:	697b      	ldr	r3, [r7, #20]
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	4b0f      	ldr	r3, [pc, #60]	@ (8013198 <lwip_cyclic_timer+0x5c>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	4413      	add	r3, r2
 801315e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8013160:	68fa      	ldr	r2, [r7, #12]
 8013162:	693b      	ldr	r3, [r7, #16]
 8013164:	1ad3      	subs	r3, r2, r3
 8013166:	0fdb      	lsrs	r3, r3, #31
 8013168:	f003 0301 	and.w	r3, r3, #1
 801316c:	b2db      	uxtb	r3, r3
 801316e:	2b00      	cmp	r3, #0
 8013170:	d009      	beq.n	8013186 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8013172:	697b      	ldr	r3, [r7, #20]
 8013174:	681a      	ldr	r2, [r3, #0]
 8013176:	693b      	ldr	r3, [r7, #16]
 8013178:	4413      	add	r3, r2
 801317a:	687a      	ldr	r2, [r7, #4]
 801317c:	4907      	ldr	r1, [pc, #28]	@ (801319c <lwip_cyclic_timer+0x60>)
 801317e:	4618      	mov	r0, r3
 8013180:	f7ff ff6e 	bl	8013060 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8013184:	e004      	b.n	8013190 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8013186:	687a      	ldr	r2, [r7, #4]
 8013188:	4904      	ldr	r1, [pc, #16]	@ (801319c <lwip_cyclic_timer+0x60>)
 801318a:	68f8      	ldr	r0, [r7, #12]
 801318c:	f7ff ff68 	bl	8013060 <sys_timeout_abs>
}
 8013190:	bf00      	nop
 8013192:	3718      	adds	r7, #24
 8013194:	46bd      	mov	sp, r7
 8013196:	bd80      	pop	{r7, pc}
 8013198:	2000c82c 	.word	0x2000c82c
 801319c:	0801313d 	.word	0x0801313d

080131a0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80131a0:	b580      	push	{r7, lr}
 80131a2:	b082      	sub	sp, #8
 80131a4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80131a6:	2301      	movs	r3, #1
 80131a8:	607b      	str	r3, [r7, #4]
 80131aa:	e00e      	b.n	80131ca <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80131ac:	4a0b      	ldr	r2, [pc, #44]	@ (80131dc <sys_timeouts_init+0x3c>)
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	00db      	lsls	r3, r3, #3
 80131b8:	4a08      	ldr	r2, [pc, #32]	@ (80131dc <sys_timeouts_init+0x3c>)
 80131ba:	4413      	add	r3, r2
 80131bc:	461a      	mov	r2, r3
 80131be:	4908      	ldr	r1, [pc, #32]	@ (80131e0 <sys_timeouts_init+0x40>)
 80131c0:	f000 f810 	bl	80131e4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	3301      	adds	r3, #1
 80131c8:	607b      	str	r3, [r7, #4]
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	2b03      	cmp	r3, #3
 80131ce:	d9ed      	bls.n	80131ac <sys_timeouts_init+0xc>
  }
}
 80131d0:	bf00      	nop
 80131d2:	bf00      	nop
 80131d4:	3708      	adds	r7, #8
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}
 80131da:	bf00      	nop
 80131dc:	0801b1d8 	.word	0x0801b1d8
 80131e0:	0801313d 	.word	0x0801313d

080131e4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b086      	sub	sp, #24
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80131f6:	d306      	bcc.n	8013206 <sys_timeout+0x22>
 80131f8:	4b0a      	ldr	r3, [pc, #40]	@ (8013224 <sys_timeout+0x40>)
 80131fa:	f240 1229 	movw	r2, #297	@ 0x129
 80131fe:	490a      	ldr	r1, [pc, #40]	@ (8013228 <sys_timeout+0x44>)
 8013200:	480a      	ldr	r0, [pc, #40]	@ (801322c <sys_timeout+0x48>)
 8013202:	f003 fd51 	bl	8016ca8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8013206:	f7f4 f953 	bl	80074b0 <sys_now>
 801320a:	4602      	mov	r2, r0
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	4413      	add	r3, r2
 8013210:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8013212:	687a      	ldr	r2, [r7, #4]
 8013214:	68b9      	ldr	r1, [r7, #8]
 8013216:	6978      	ldr	r0, [r7, #20]
 8013218:	f7ff ff22 	bl	8013060 <sys_timeout_abs>
#endif
}
 801321c:	bf00      	nop
 801321e:	3718      	adds	r7, #24
 8013220:	46bd      	mov	sp, r7
 8013222:	bd80      	pop	{r7, pc}
 8013224:	0801a524 	.word	0x0801a524
 8013228:	0801a5c0 	.word	0x0801a5c0
 801322c:	0801a598 	.word	0x0801a598

08013230 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8013230:	b580      	push	{r7, lr}
 8013232:	b084      	sub	sp, #16
 8013234:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8013236:	f7f4 f93b 	bl	80074b0 <sys_now>
 801323a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801323c:	4b17      	ldr	r3, [pc, #92]	@ (801329c <sys_check_timeouts+0x6c>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8013242:	68bb      	ldr	r3, [r7, #8]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d022      	beq.n	801328e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8013248:	68bb      	ldr	r3, [r7, #8]
 801324a:	685b      	ldr	r3, [r3, #4]
 801324c:	68fa      	ldr	r2, [r7, #12]
 801324e:	1ad3      	subs	r3, r2, r3
 8013250:	0fdb      	lsrs	r3, r3, #31
 8013252:	f003 0301 	and.w	r3, r3, #1
 8013256:	b2db      	uxtb	r3, r3
 8013258:	2b00      	cmp	r3, #0
 801325a:	d11a      	bne.n	8013292 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801325c:	68bb      	ldr	r3, [r7, #8]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	4a0e      	ldr	r2, [pc, #56]	@ (801329c <sys_check_timeouts+0x6c>)
 8013262:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8013264:	68bb      	ldr	r3, [r7, #8]
 8013266:	689b      	ldr	r3, [r3, #8]
 8013268:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801326a:	68bb      	ldr	r3, [r7, #8]
 801326c:	68db      	ldr	r3, [r3, #12]
 801326e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8013270:	68bb      	ldr	r3, [r7, #8]
 8013272:	685b      	ldr	r3, [r3, #4]
 8013274:	4a0a      	ldr	r2, [pc, #40]	@ (80132a0 <sys_check_timeouts+0x70>)
 8013276:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8013278:	68b9      	ldr	r1, [r7, #8]
 801327a:	200a      	movs	r0, #10
 801327c:	f7f9 faae 	bl	800c7dc <memp_free>
    if (handler != NULL) {
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d0da      	beq.n	801323c <sys_check_timeouts+0xc>
      handler(arg);
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	6838      	ldr	r0, [r7, #0]
 801328a:	4798      	blx	r3
  do {
 801328c:	e7d6      	b.n	801323c <sys_check_timeouts+0xc>
      return;
 801328e:	bf00      	nop
 8013290:	e000      	b.n	8013294 <sys_check_timeouts+0x64>
      return;
 8013292:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8013294:	3710      	adds	r7, #16
 8013296:	46bd      	mov	sp, r7
 8013298:	bd80      	pop	{r7, pc}
 801329a:	bf00      	nop
 801329c:	2000c828 	.word	0x2000c828
 80132a0:	2000c82c 	.word	0x2000c82c

080132a4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b082      	sub	sp, #8
 80132a8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80132aa:	4b16      	ldr	r3, [pc, #88]	@ (8013304 <sys_timeouts_sleeptime+0x60>)
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d102      	bne.n	80132b8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80132b2:	f04f 33ff 	mov.w	r3, #4294967295
 80132b6:	e020      	b.n	80132fa <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80132b8:	f7f4 f8fa 	bl	80074b0 <sys_now>
 80132bc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80132be:	4b11      	ldr	r3, [pc, #68]	@ (8013304 <sys_timeouts_sleeptime+0x60>)
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	685a      	ldr	r2, [r3, #4]
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	1ad3      	subs	r3, r2, r3
 80132c8:	0fdb      	lsrs	r3, r3, #31
 80132ca:	f003 0301 	and.w	r3, r3, #1
 80132ce:	b2db      	uxtb	r3, r3
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d001      	beq.n	80132d8 <sys_timeouts_sleeptime+0x34>
    return 0;
 80132d4:	2300      	movs	r3, #0
 80132d6:	e010      	b.n	80132fa <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80132d8:	4b0a      	ldr	r3, [pc, #40]	@ (8013304 <sys_timeouts_sleeptime+0x60>)
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	685a      	ldr	r2, [r3, #4]
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	1ad3      	subs	r3, r2, r3
 80132e2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	da06      	bge.n	80132f8 <sys_timeouts_sleeptime+0x54>
 80132ea:	4b07      	ldr	r3, [pc, #28]	@ (8013308 <sys_timeouts_sleeptime+0x64>)
 80132ec:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 80132f0:	4906      	ldr	r1, [pc, #24]	@ (801330c <sys_timeouts_sleeptime+0x68>)
 80132f2:	4807      	ldr	r0, [pc, #28]	@ (8013310 <sys_timeouts_sleeptime+0x6c>)
 80132f4:	f003 fcd8 	bl	8016ca8 <iprintf>
    return ret;
 80132f8:	683b      	ldr	r3, [r7, #0]
  }
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	3708      	adds	r7, #8
 80132fe:	46bd      	mov	sp, r7
 8013300:	bd80      	pop	{r7, pc}
 8013302:	bf00      	nop
 8013304:	2000c828 	.word	0x2000c828
 8013308:	0801a524 	.word	0x0801a524
 801330c:	0801a5f8 	.word	0x0801a5f8
 8013310:	0801a598 	.word	0x0801a598

08013314 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8013314:	b580      	push	{r7, lr}
 8013316:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013318:	f003 fbc6 	bl	8016aa8 <rand>
 801331c:	4603      	mov	r3, r0
 801331e:	b29b      	uxth	r3, r3
 8013320:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013324:	b29b      	uxth	r3, r3
 8013326:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801332a:	b29a      	uxth	r2, r3
 801332c:	4b01      	ldr	r3, [pc, #4]	@ (8013334 <udp_init+0x20>)
 801332e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013330:	bf00      	nop
 8013332:	bd80      	pop	{r7, pc}
 8013334:	2000002c 	.word	0x2000002c

08013338 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8013338:	b480      	push	{r7}
 801333a:	b083      	sub	sp, #12
 801333c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801333e:	2300      	movs	r3, #0
 8013340:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8013342:	4b17      	ldr	r3, [pc, #92]	@ (80133a0 <udp_new_port+0x68>)
 8013344:	881b      	ldrh	r3, [r3, #0]
 8013346:	1c5a      	adds	r2, r3, #1
 8013348:	b291      	uxth	r1, r2
 801334a:	4a15      	ldr	r2, [pc, #84]	@ (80133a0 <udp_new_port+0x68>)
 801334c:	8011      	strh	r1, [r2, #0]
 801334e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013352:	4293      	cmp	r3, r2
 8013354:	d103      	bne.n	801335e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8013356:	4b12      	ldr	r3, [pc, #72]	@ (80133a0 <udp_new_port+0x68>)
 8013358:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801335c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801335e:	4b11      	ldr	r3, [pc, #68]	@ (80133a4 <udp_new_port+0x6c>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	603b      	str	r3, [r7, #0]
 8013364:	e011      	b.n	801338a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8013366:	683b      	ldr	r3, [r7, #0]
 8013368:	8a5a      	ldrh	r2, [r3, #18]
 801336a:	4b0d      	ldr	r3, [pc, #52]	@ (80133a0 <udp_new_port+0x68>)
 801336c:	881b      	ldrh	r3, [r3, #0]
 801336e:	429a      	cmp	r2, r3
 8013370:	d108      	bne.n	8013384 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8013372:	88fb      	ldrh	r3, [r7, #6]
 8013374:	3301      	adds	r3, #1
 8013376:	80fb      	strh	r3, [r7, #6]
 8013378:	88fb      	ldrh	r3, [r7, #6]
 801337a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801337e:	d3e0      	bcc.n	8013342 <udp_new_port+0xa>
        return 0;
 8013380:	2300      	movs	r3, #0
 8013382:	e007      	b.n	8013394 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013384:	683b      	ldr	r3, [r7, #0]
 8013386:	68db      	ldr	r3, [r3, #12]
 8013388:	603b      	str	r3, [r7, #0]
 801338a:	683b      	ldr	r3, [r7, #0]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d1ea      	bne.n	8013366 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8013390:	4b03      	ldr	r3, [pc, #12]	@ (80133a0 <udp_new_port+0x68>)
 8013392:	881b      	ldrh	r3, [r3, #0]
}
 8013394:	4618      	mov	r0, r3
 8013396:	370c      	adds	r7, #12
 8013398:	46bd      	mov	sp, r7
 801339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339e:	4770      	bx	lr
 80133a0:	2000002c 	.word	0x2000002c
 80133a4:	2000c834 	.word	0x2000c834

080133a8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80133a8:	b580      	push	{r7, lr}
 80133aa:	b084      	sub	sp, #16
 80133ac:	af00      	add	r7, sp, #0
 80133ae:	60f8      	str	r0, [r7, #12]
 80133b0:	60b9      	str	r1, [r7, #8]
 80133b2:	4613      	mov	r3, r2
 80133b4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d105      	bne.n	80133c8 <udp_input_local_match+0x20>
 80133bc:	4b2a      	ldr	r3, [pc, #168]	@ (8013468 <udp_input_local_match+0xc0>)
 80133be:	2287      	movs	r2, #135	@ 0x87
 80133c0:	492a      	ldr	r1, [pc, #168]	@ (801346c <udp_input_local_match+0xc4>)
 80133c2:	482b      	ldr	r0, [pc, #172]	@ (8013470 <udp_input_local_match+0xc8>)
 80133c4:	f003 fc70 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80133c8:	68bb      	ldr	r3, [r7, #8]
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d105      	bne.n	80133da <udp_input_local_match+0x32>
 80133ce:	4b26      	ldr	r3, [pc, #152]	@ (8013468 <udp_input_local_match+0xc0>)
 80133d0:	2288      	movs	r2, #136	@ 0x88
 80133d2:	4928      	ldr	r1, [pc, #160]	@ (8013474 <udp_input_local_match+0xcc>)
 80133d4:	4826      	ldr	r0, [pc, #152]	@ (8013470 <udp_input_local_match+0xc8>)
 80133d6:	f003 fc67 	bl	8016ca8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	7a1b      	ldrb	r3, [r3, #8]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d00b      	beq.n	80133fa <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	7a1a      	ldrb	r2, [r3, #8]
 80133e6:	4b24      	ldr	r3, [pc, #144]	@ (8013478 <udp_input_local_match+0xd0>)
 80133e8:	685b      	ldr	r3, [r3, #4]
 80133ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80133ee:	3301      	adds	r3, #1
 80133f0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80133f2:	429a      	cmp	r2, r3
 80133f4:	d001      	beq.n	80133fa <udp_input_local_match+0x52>
    return 0;
 80133f6:	2300      	movs	r3, #0
 80133f8:	e031      	b.n	801345e <udp_input_local_match+0xb6>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80133fa:	79fb      	ldrb	r3, [r7, #7]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d01e      	beq.n	801343e <udp_input_local_match+0x96>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	7a5b      	ldrb	r3, [r3, #9]
 8013404:	f003 0320 	and.w	r3, r3, #32
 8013408:	2b00      	cmp	r3, #0
 801340a:	d027      	beq.n	801345c <udp_input_local_match+0xb4>
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d013      	beq.n	801343a <udp_input_local_match+0x92>
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d00f      	beq.n	801343a <udp_input_local_match+0x92>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801341a:	4b17      	ldr	r3, [pc, #92]	@ (8013478 <udp_input_local_match+0xd0>)
 801341c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801341e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013422:	d00a      	beq.n	801343a <udp_input_local_match+0x92>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	681a      	ldr	r2, [r3, #0]
 8013428:	4b13      	ldr	r3, [pc, #76]	@ (8013478 <udp_input_local_match+0xd0>)
 801342a:	695b      	ldr	r3, [r3, #20]
 801342c:	405a      	eors	r2, r3
 801342e:	68bb      	ldr	r3, [r7, #8]
 8013430:	3308      	adds	r3, #8
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013436:	2b00      	cmp	r3, #0
 8013438:	d110      	bne.n	801345c <udp_input_local_match+0xb4>
          return 1;
 801343a:	2301      	movs	r3, #1
 801343c:	e00f      	b.n	801345e <udp_input_local_match+0xb6>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	2b00      	cmp	r3, #0
 8013442:	d009      	beq.n	8013458 <udp_input_local_match+0xb0>
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d005      	beq.n	8013458 <udp_input_local_match+0xb0>
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	681a      	ldr	r2, [r3, #0]
 8013450:	4b09      	ldr	r3, [pc, #36]	@ (8013478 <udp_input_local_match+0xd0>)
 8013452:	695b      	ldr	r3, [r3, #20]
 8013454:	429a      	cmp	r2, r3
 8013456:	d101      	bne.n	801345c <udp_input_local_match+0xb4>
        return 1;
 8013458:	2301      	movs	r3, #1
 801345a:	e000      	b.n	801345e <udp_input_local_match+0xb6>
      }
  }

  return 0;
 801345c:	2300      	movs	r3, #0
}
 801345e:	4618      	mov	r0, r3
 8013460:	3710      	adds	r7, #16
 8013462:	46bd      	mov	sp, r7
 8013464:	bd80      	pop	{r7, pc}
 8013466:	bf00      	nop
 8013468:	0801a60c 	.word	0x0801a60c
 801346c:	0801a63c 	.word	0x0801a63c
 8013470:	0801a660 	.word	0x0801a660
 8013474:	0801a688 	.word	0x0801a688
 8013478:	2000957c 	.word	0x2000957c

0801347c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801347c:	b590      	push	{r4, r7, lr}
 801347e:	b08d      	sub	sp, #52	@ 0x34
 8013480:	af02      	add	r7, sp, #8
 8013482:	6078      	str	r0, [r7, #4]
 8013484:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8013486:	2300      	movs	r3, #0
 8013488:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d105      	bne.n	801349c <udp_input+0x20>
 8013490:	4b7c      	ldr	r3, [pc, #496]	@ (8013684 <udp_input+0x208>)
 8013492:	22cf      	movs	r2, #207	@ 0xcf
 8013494:	497c      	ldr	r1, [pc, #496]	@ (8013688 <udp_input+0x20c>)
 8013496:	487d      	ldr	r0, [pc, #500]	@ (801368c <udp_input+0x210>)
 8013498:	f003 fc06 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d105      	bne.n	80134ae <udp_input+0x32>
 80134a2:	4b78      	ldr	r3, [pc, #480]	@ (8013684 <udp_input+0x208>)
 80134a4:	22d0      	movs	r2, #208	@ 0xd0
 80134a6:	497a      	ldr	r1, [pc, #488]	@ (8013690 <udp_input+0x214>)
 80134a8:	4878      	ldr	r0, [pc, #480]	@ (801368c <udp_input+0x210>)
 80134aa:	f003 fbfd 	bl	8016ca8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	895b      	ldrh	r3, [r3, #10]
 80134b2:	2b07      	cmp	r3, #7
 80134b4:	d803      	bhi.n	80134be <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80134b6:	6878      	ldr	r0, [r7, #4]
 80134b8:	f7fa f834 	bl	800d524 <pbuf_free>
    goto end;
 80134bc:	e0de      	b.n	801367c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	685b      	ldr	r3, [r3, #4]
 80134c2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80134c4:	4b73      	ldr	r3, [pc, #460]	@ (8013694 <udp_input+0x218>)
 80134c6:	695b      	ldr	r3, [r3, #20]
 80134c8:	4a72      	ldr	r2, [pc, #456]	@ (8013694 <udp_input+0x218>)
 80134ca:	6812      	ldr	r2, [r2, #0]
 80134cc:	4611      	mov	r1, r2
 80134ce:	4618      	mov	r0, r3
 80134d0:	f002 f8c4 	bl	801565c <ip4_addr_isbroadcast_u32>
 80134d4:	4603      	mov	r3, r0
 80134d6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80134d8:	697b      	ldr	r3, [r7, #20]
 80134da:	881b      	ldrh	r3, [r3, #0]
 80134dc:	b29b      	uxth	r3, r3
 80134de:	4618      	mov	r0, r3
 80134e0:	f7f7 fc46 	bl	800ad70 <lwip_htons>
 80134e4:	4603      	mov	r3, r0
 80134e6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80134e8:	697b      	ldr	r3, [r7, #20]
 80134ea:	885b      	ldrh	r3, [r3, #2]
 80134ec:	b29b      	uxth	r3, r3
 80134ee:	4618      	mov	r0, r3
 80134f0:	f7f7 fc3e 	bl	800ad70 <lwip_htons>
 80134f4:	4603      	mov	r3, r0
 80134f6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80134f8:	2300      	movs	r3, #0
 80134fa:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80134fc:	2300      	movs	r3, #0
 80134fe:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013500:	2300      	movs	r3, #0
 8013502:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013504:	4b64      	ldr	r3, [pc, #400]	@ (8013698 <udp_input+0x21c>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	627b      	str	r3, [r7, #36]	@ 0x24
 801350a:	e054      	b.n	80135b6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801350e:	8a5b      	ldrh	r3, [r3, #18]
 8013510:	89fa      	ldrh	r2, [r7, #14]
 8013512:	429a      	cmp	r2, r3
 8013514:	d14a      	bne.n	80135ac <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8013516:	7cfb      	ldrb	r3, [r7, #19]
 8013518:	461a      	mov	r2, r3
 801351a:	6839      	ldr	r1, [r7, #0]
 801351c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801351e:	f7ff ff43 	bl	80133a8 <udp_input_local_match>
 8013522:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013524:	2b00      	cmp	r3, #0
 8013526:	d041      	beq.n	80135ac <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801352a:	7c1b      	ldrb	r3, [r3, #16]
 801352c:	f003 0304 	and.w	r3, r3, #4
 8013530:	2b00      	cmp	r3, #0
 8013532:	d11d      	bne.n	8013570 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013534:	69fb      	ldr	r3, [r7, #28]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d102      	bne.n	8013540 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801353a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801353c:	61fb      	str	r3, [r7, #28]
 801353e:	e017      	b.n	8013570 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013540:	7cfb      	ldrb	r3, [r7, #19]
 8013542:	2b00      	cmp	r3, #0
 8013544:	d014      	beq.n	8013570 <udp_input+0xf4>
 8013546:	4b53      	ldr	r3, [pc, #332]	@ (8013694 <udp_input+0x218>)
 8013548:	695b      	ldr	r3, [r3, #20]
 801354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801354e:	d10f      	bne.n	8013570 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013550:	69fb      	ldr	r3, [r7, #28]
 8013552:	681a      	ldr	r2, [r3, #0]
 8013554:	683b      	ldr	r3, [r7, #0]
 8013556:	3304      	adds	r3, #4
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	429a      	cmp	r2, r3
 801355c:	d008      	beq.n	8013570 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013560:	681a      	ldr	r2, [r3, #0]
 8013562:	683b      	ldr	r3, [r7, #0]
 8013564:	3304      	adds	r3, #4
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	429a      	cmp	r2, r3
 801356a:	d101      	bne.n	8013570 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801356c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801356e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013572:	8a9b      	ldrh	r3, [r3, #20]
 8013574:	8a3a      	ldrh	r2, [r7, #16]
 8013576:	429a      	cmp	r2, r3
 8013578:	d118      	bne.n	80135ac <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801357c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801357e:	2b00      	cmp	r3, #0
 8013580:	d005      	beq.n	801358e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8013582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013584:	685a      	ldr	r2, [r3, #4]
 8013586:	4b43      	ldr	r3, [pc, #268]	@ (8013694 <udp_input+0x218>)
 8013588:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801358a:	429a      	cmp	r2, r3
 801358c:	d10e      	bne.n	80135ac <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801358e:	6a3b      	ldr	r3, [r7, #32]
 8013590:	2b00      	cmp	r3, #0
 8013592:	d014      	beq.n	80135be <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013596:	68da      	ldr	r2, [r3, #12]
 8013598:	6a3b      	ldr	r3, [r7, #32]
 801359a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801359c:	4b3e      	ldr	r3, [pc, #248]	@ (8013698 <udp_input+0x21c>)
 801359e:	681a      	ldr	r2, [r3, #0]
 80135a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80135a4:	4a3c      	ldr	r2, [pc, #240]	@ (8013698 <udp_input+0x21c>)
 80135a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80135aa:	e008      	b.n	80135be <udp_input+0x142>
      }
    }

    prev = pcb;
 80135ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ae:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80135b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135b2:	68db      	ldr	r3, [r3, #12]
 80135b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80135b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d1a7      	bne.n	801350c <udp_input+0x90>
 80135bc:	e000      	b.n	80135c0 <udp_input+0x144>
        break;
 80135be:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80135c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d101      	bne.n	80135ca <udp_input+0x14e>
    pcb = uncon_pcb;
 80135c6:	69fb      	ldr	r3, [r7, #28]
 80135c8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80135ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d002      	beq.n	80135d6 <udp_input+0x15a>
    for_us = 1;
 80135d0:	2301      	movs	r3, #1
 80135d2:	76fb      	strb	r3, [r7, #27]
 80135d4:	e00a      	b.n	80135ec <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80135d6:	683b      	ldr	r3, [r7, #0]
 80135d8:	3304      	adds	r3, #4
 80135da:	681a      	ldr	r2, [r3, #0]
 80135dc:	4b2d      	ldr	r3, [pc, #180]	@ (8013694 <udp_input+0x218>)
 80135de:	695b      	ldr	r3, [r3, #20]
 80135e0:	429a      	cmp	r2, r3
 80135e2:	bf0c      	ite	eq
 80135e4:	2301      	moveq	r3, #1
 80135e6:	2300      	movne	r3, #0
 80135e8:	b2db      	uxtb	r3, r3
 80135ea:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80135ec:	7efb      	ldrb	r3, [r7, #27]
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d041      	beq.n	8013676 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80135f2:	2108      	movs	r1, #8
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f7f9 ff0f 	bl	800d418 <pbuf_remove_header>
 80135fa:	4603      	mov	r3, r0
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d00a      	beq.n	8013616 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013600:	4b20      	ldr	r3, [pc, #128]	@ (8013684 <udp_input+0x208>)
 8013602:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8013606:	4925      	ldr	r1, [pc, #148]	@ (801369c <udp_input+0x220>)
 8013608:	4820      	ldr	r0, [pc, #128]	@ (801368c <udp_input+0x210>)
 801360a:	f003 fb4d 	bl	8016ca8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801360e:	6878      	ldr	r0, [r7, #4]
 8013610:	f7f9 ff88 	bl	800d524 <pbuf_free>
      goto end;
 8013614:	e032      	b.n	801367c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8013616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013618:	2b00      	cmp	r3, #0
 801361a:	d012      	beq.n	8013642 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801361c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801361e:	699b      	ldr	r3, [r3, #24]
 8013620:	2b00      	cmp	r3, #0
 8013622:	d00a      	beq.n	801363a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013626:	699c      	ldr	r4, [r3, #24]
 8013628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801362a:	69d8      	ldr	r0, [r3, #28]
 801362c:	8a3b      	ldrh	r3, [r7, #16]
 801362e:	9300      	str	r3, [sp, #0]
 8013630:	4b1b      	ldr	r3, [pc, #108]	@ (80136a0 <udp_input+0x224>)
 8013632:	687a      	ldr	r2, [r7, #4]
 8013634:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013636:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013638:	e021      	b.n	801367e <udp_input+0x202>
        pbuf_free(p);
 801363a:	6878      	ldr	r0, [r7, #4]
 801363c:	f7f9 ff72 	bl	800d524 <pbuf_free>
        goto end;
 8013640:	e01c      	b.n	801367c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8013642:	7cfb      	ldrb	r3, [r7, #19]
 8013644:	2b00      	cmp	r3, #0
 8013646:	d112      	bne.n	801366e <udp_input+0x1f2>
 8013648:	4b12      	ldr	r3, [pc, #72]	@ (8013694 <udp_input+0x218>)
 801364a:	695b      	ldr	r3, [r3, #20]
 801364c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013650:	2be0      	cmp	r3, #224	@ 0xe0
 8013652:	d00c      	beq.n	801366e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013654:	4b0f      	ldr	r3, [pc, #60]	@ (8013694 <udp_input+0x218>)
 8013656:	899b      	ldrh	r3, [r3, #12]
 8013658:	3308      	adds	r3, #8
 801365a:	b29b      	uxth	r3, r3
 801365c:	b21b      	sxth	r3, r3
 801365e:	4619      	mov	r1, r3
 8013660:	6878      	ldr	r0, [r7, #4]
 8013662:	f7f9 ff4c 	bl	800d4fe <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013666:	2103      	movs	r1, #3
 8013668:	6878      	ldr	r0, [r7, #4]
 801366a:	f001 fc13 	bl	8014e94 <icmp_dest_unreach>
      pbuf_free(p);
 801366e:	6878      	ldr	r0, [r7, #4]
 8013670:	f7f9 ff58 	bl	800d524 <pbuf_free>
  return;
 8013674:	e003      	b.n	801367e <udp_input+0x202>
    pbuf_free(p);
 8013676:	6878      	ldr	r0, [r7, #4]
 8013678:	f7f9 ff54 	bl	800d524 <pbuf_free>
  return;
 801367c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801367e:	372c      	adds	r7, #44	@ 0x2c
 8013680:	46bd      	mov	sp, r7
 8013682:	bd90      	pop	{r4, r7, pc}
 8013684:	0801a60c 	.word	0x0801a60c
 8013688:	0801a6b0 	.word	0x0801a6b0
 801368c:	0801a660 	.word	0x0801a660
 8013690:	0801a6c8 	.word	0x0801a6c8
 8013694:	2000957c 	.word	0x2000957c
 8013698:	2000c834 	.word	0x2000c834
 801369c:	0801a6e4 	.word	0x0801a6e4
 80136a0:	2000958c 	.word	0x2000958c

080136a4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80136a4:	b580      	push	{r7, lr}
 80136a6:	b082      	sub	sp, #8
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	6078      	str	r0, [r7, #4]
 80136ac:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d109      	bne.n	80136c8 <udp_send+0x24>
 80136b4:	4b11      	ldr	r3, [pc, #68]	@ (80136fc <udp_send+0x58>)
 80136b6:	f240 12d5 	movw	r2, #469	@ 0x1d5
 80136ba:	4911      	ldr	r1, [pc, #68]	@ (8013700 <udp_send+0x5c>)
 80136bc:	4811      	ldr	r0, [pc, #68]	@ (8013704 <udp_send+0x60>)
 80136be:	f003 faf3 	bl	8016ca8 <iprintf>
 80136c2:	f06f 030f 	mvn.w	r3, #15
 80136c6:	e015      	b.n	80136f4 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d109      	bne.n	80136e2 <udp_send+0x3e>
 80136ce:	4b0b      	ldr	r3, [pc, #44]	@ (80136fc <udp_send+0x58>)
 80136d0:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 80136d4:	490c      	ldr	r1, [pc, #48]	@ (8013708 <udp_send+0x64>)
 80136d6:	480b      	ldr	r0, [pc, #44]	@ (8013704 <udp_send+0x60>)
 80136d8:	f003 fae6 	bl	8016ca8 <iprintf>
 80136dc:	f06f 030f 	mvn.w	r3, #15
 80136e0:	e008      	b.n	80136f4 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	1d1a      	adds	r2, r3, #4
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	8a9b      	ldrh	r3, [r3, #20]
 80136ea:	6839      	ldr	r1, [r7, #0]
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 f80d 	bl	801370c <udp_sendto>
 80136f2:	4603      	mov	r3, r0
}
 80136f4:	4618      	mov	r0, r3
 80136f6:	3708      	adds	r7, #8
 80136f8:	46bd      	mov	sp, r7
 80136fa:	bd80      	pop	{r7, pc}
 80136fc:	0801a60c 	.word	0x0801a60c
 8013700:	0801a700 	.word	0x0801a700
 8013704:	0801a660 	.word	0x0801a660
 8013708:	0801a718 	.word	0x0801a718

0801370c <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801370c:	b580      	push	{r7, lr}
 801370e:	b088      	sub	sp, #32
 8013710:	af02      	add	r7, sp, #8
 8013712:	60f8      	str	r0, [r7, #12]
 8013714:	60b9      	str	r1, [r7, #8]
 8013716:	607a      	str	r2, [r7, #4]
 8013718:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d109      	bne.n	8013734 <udp_sendto+0x28>
 8013720:	4b23      	ldr	r3, [pc, #140]	@ (80137b0 <udp_sendto+0xa4>)
 8013722:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8013726:	4923      	ldr	r1, [pc, #140]	@ (80137b4 <udp_sendto+0xa8>)
 8013728:	4823      	ldr	r0, [pc, #140]	@ (80137b8 <udp_sendto+0xac>)
 801372a:	f003 fabd 	bl	8016ca8 <iprintf>
 801372e:	f06f 030f 	mvn.w	r3, #15
 8013732:	e038      	b.n	80137a6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8013734:	68bb      	ldr	r3, [r7, #8]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d109      	bne.n	801374e <udp_sendto+0x42>
 801373a:	4b1d      	ldr	r3, [pc, #116]	@ (80137b0 <udp_sendto+0xa4>)
 801373c:	f240 2219 	movw	r2, #537	@ 0x219
 8013740:	491e      	ldr	r1, [pc, #120]	@ (80137bc <udp_sendto+0xb0>)
 8013742:	481d      	ldr	r0, [pc, #116]	@ (80137b8 <udp_sendto+0xac>)
 8013744:	f003 fab0 	bl	8016ca8 <iprintf>
 8013748:	f06f 030f 	mvn.w	r3, #15
 801374c:	e02b      	b.n	80137a6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	2b00      	cmp	r3, #0
 8013752:	d109      	bne.n	8013768 <udp_sendto+0x5c>
 8013754:	4b16      	ldr	r3, [pc, #88]	@ (80137b0 <udp_sendto+0xa4>)
 8013756:	f240 221a 	movw	r2, #538	@ 0x21a
 801375a:	4919      	ldr	r1, [pc, #100]	@ (80137c0 <udp_sendto+0xb4>)
 801375c:	4816      	ldr	r0, [pc, #88]	@ (80137b8 <udp_sendto+0xac>)
 801375e:	f003 faa3 	bl	8016ca8 <iprintf>
 8013762:	f06f 030f 	mvn.w	r3, #15
 8013766:	e01e      	b.n	80137a6 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	7a1b      	ldrb	r3, [r3, #8]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d006      	beq.n	801377e <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	7a1b      	ldrb	r3, [r3, #8]
 8013774:	4618      	mov	r0, r3
 8013776:	f7f9 fb47 	bl	800ce08 <netif_get_by_index>
 801377a:	6178      	str	r0, [r7, #20]
 801377c:	e003      	b.n	8013786 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	f001 fc12 	bl	8014fa8 <ip4_route>
 8013784:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d102      	bne.n	8013792 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801378c:	f06f 0303 	mvn.w	r3, #3
 8013790:	e009      	b.n	80137a6 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8013792:	887a      	ldrh	r2, [r7, #2]
 8013794:	697b      	ldr	r3, [r7, #20]
 8013796:	9300      	str	r3, [sp, #0]
 8013798:	4613      	mov	r3, r2
 801379a:	687a      	ldr	r2, [r7, #4]
 801379c:	68b9      	ldr	r1, [r7, #8]
 801379e:	68f8      	ldr	r0, [r7, #12]
 80137a0:	f000 f810 	bl	80137c4 <udp_sendto_if>
 80137a4:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80137a6:	4618      	mov	r0, r3
 80137a8:	3718      	adds	r7, #24
 80137aa:	46bd      	mov	sp, r7
 80137ac:	bd80      	pop	{r7, pc}
 80137ae:	bf00      	nop
 80137b0:	0801a60c 	.word	0x0801a60c
 80137b4:	0801a730 	.word	0x0801a730
 80137b8:	0801a660 	.word	0x0801a660
 80137bc:	0801a748 	.word	0x0801a748
 80137c0:	0801a764 	.word	0x0801a764

080137c4 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b088      	sub	sp, #32
 80137c8:	af02      	add	r7, sp, #8
 80137ca:	60f8      	str	r0, [r7, #12]
 80137cc:	60b9      	str	r1, [r7, #8]
 80137ce:	607a      	str	r2, [r7, #4]
 80137d0:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d109      	bne.n	80137ec <udp_sendto_if+0x28>
 80137d8:	4b2e      	ldr	r3, [pc, #184]	@ (8013894 <udp_sendto_if+0xd0>)
 80137da:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80137de:	492e      	ldr	r1, [pc, #184]	@ (8013898 <udp_sendto_if+0xd4>)
 80137e0:	482e      	ldr	r0, [pc, #184]	@ (801389c <udp_sendto_if+0xd8>)
 80137e2:	f003 fa61 	bl	8016ca8 <iprintf>
 80137e6:	f06f 030f 	mvn.w	r3, #15
 80137ea:	e04f      	b.n	801388c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80137ec:	68bb      	ldr	r3, [r7, #8]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d109      	bne.n	8013806 <udp_sendto_if+0x42>
 80137f2:	4b28      	ldr	r3, [pc, #160]	@ (8013894 <udp_sendto_if+0xd0>)
 80137f4:	f240 2281 	movw	r2, #641	@ 0x281
 80137f8:	4929      	ldr	r1, [pc, #164]	@ (80138a0 <udp_sendto_if+0xdc>)
 80137fa:	4828      	ldr	r0, [pc, #160]	@ (801389c <udp_sendto_if+0xd8>)
 80137fc:	f003 fa54 	bl	8016ca8 <iprintf>
 8013800:	f06f 030f 	mvn.w	r3, #15
 8013804:	e042      	b.n	801388c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d109      	bne.n	8013820 <udp_sendto_if+0x5c>
 801380c:	4b21      	ldr	r3, [pc, #132]	@ (8013894 <udp_sendto_if+0xd0>)
 801380e:	f240 2282 	movw	r2, #642	@ 0x282
 8013812:	4924      	ldr	r1, [pc, #144]	@ (80138a4 <udp_sendto_if+0xe0>)
 8013814:	4821      	ldr	r0, [pc, #132]	@ (801389c <udp_sendto_if+0xd8>)
 8013816:	f003 fa47 	bl	8016ca8 <iprintf>
 801381a:	f06f 030f 	mvn.w	r3, #15
 801381e:	e035      	b.n	801388c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8013820:	6a3b      	ldr	r3, [r7, #32]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d109      	bne.n	801383a <udp_sendto_if+0x76>
 8013826:	4b1b      	ldr	r3, [pc, #108]	@ (8013894 <udp_sendto_if+0xd0>)
 8013828:	f240 2283 	movw	r2, #643	@ 0x283
 801382c:	491e      	ldr	r1, [pc, #120]	@ (80138a8 <udp_sendto_if+0xe4>)
 801382e:	481b      	ldr	r0, [pc, #108]	@ (801389c <udp_sendto_if+0xd8>)
 8013830:	f003 fa3a 	bl	8016ca8 <iprintf>
 8013834:	f06f 030f 	mvn.w	r3, #15
 8013838:	e028      	b.n	801388c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d009      	beq.n	8013854 <udp_sendto_if+0x90>
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d005      	beq.n	8013854 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013850:	2be0      	cmp	r3, #224	@ 0xe0
 8013852:	d103      	bne.n	801385c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8013854:	6a3b      	ldr	r3, [r7, #32]
 8013856:	3304      	adds	r3, #4
 8013858:	617b      	str	r3, [r7, #20]
 801385a:	e00b      	b.n	8013874 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	681a      	ldr	r2, [r3, #0]
 8013860:	6a3b      	ldr	r3, [r7, #32]
 8013862:	3304      	adds	r3, #4
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	429a      	cmp	r2, r3
 8013868:	d002      	beq.n	8013870 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801386a:	f06f 0303 	mvn.w	r3, #3
 801386e:	e00d      	b.n	801388c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8013874:	887a      	ldrh	r2, [r7, #2]
 8013876:	697b      	ldr	r3, [r7, #20]
 8013878:	9301      	str	r3, [sp, #4]
 801387a:	6a3b      	ldr	r3, [r7, #32]
 801387c:	9300      	str	r3, [sp, #0]
 801387e:	4613      	mov	r3, r2
 8013880:	687a      	ldr	r2, [r7, #4]
 8013882:	68b9      	ldr	r1, [r7, #8]
 8013884:	68f8      	ldr	r0, [r7, #12]
 8013886:	f000 f811 	bl	80138ac <udp_sendto_if_src>
 801388a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801388c:	4618      	mov	r0, r3
 801388e:	3718      	adds	r7, #24
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}
 8013894:	0801a60c 	.word	0x0801a60c
 8013898:	0801a780 	.word	0x0801a780
 801389c:	0801a660 	.word	0x0801a660
 80138a0:	0801a79c 	.word	0x0801a79c
 80138a4:	0801a7b8 	.word	0x0801a7b8
 80138a8:	0801a7d8 	.word	0x0801a7d8

080138ac <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80138ac:	b580      	push	{r7, lr}
 80138ae:	b08c      	sub	sp, #48	@ 0x30
 80138b0:	af04      	add	r7, sp, #16
 80138b2:	60f8      	str	r0, [r7, #12]
 80138b4:	60b9      	str	r1, [r7, #8]
 80138b6:	607a      	str	r2, [r7, #4]
 80138b8:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d109      	bne.n	80138d4 <udp_sendto_if_src+0x28>
 80138c0:	4b6e      	ldr	r3, [pc, #440]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 80138c2:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80138c6:	496e      	ldr	r1, [pc, #440]	@ (8013a80 <udp_sendto_if_src+0x1d4>)
 80138c8:	486e      	ldr	r0, [pc, #440]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 80138ca:	f003 f9ed 	bl	8016ca8 <iprintf>
 80138ce:	f06f 030f 	mvn.w	r3, #15
 80138d2:	e0ce      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80138d4:	68bb      	ldr	r3, [r7, #8]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d109      	bne.n	80138ee <udp_sendto_if_src+0x42>
 80138da:	4b68      	ldr	r3, [pc, #416]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 80138dc:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80138e0:	4969      	ldr	r1, [pc, #420]	@ (8013a88 <udp_sendto_if_src+0x1dc>)
 80138e2:	4868      	ldr	r0, [pc, #416]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 80138e4:	f003 f9e0 	bl	8016ca8 <iprintf>
 80138e8:	f06f 030f 	mvn.w	r3, #15
 80138ec:	e0c1      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d109      	bne.n	8013908 <udp_sendto_if_src+0x5c>
 80138f4:	4b61      	ldr	r3, [pc, #388]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 80138f6:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80138fa:	4964      	ldr	r1, [pc, #400]	@ (8013a8c <udp_sendto_if_src+0x1e0>)
 80138fc:	4861      	ldr	r0, [pc, #388]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 80138fe:	f003 f9d3 	bl	8016ca8 <iprintf>
 8013902:	f06f 030f 	mvn.w	r3, #15
 8013906:	e0b4      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8013908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801390a:	2b00      	cmp	r3, #0
 801390c:	d109      	bne.n	8013922 <udp_sendto_if_src+0x76>
 801390e:	4b5b      	ldr	r3, [pc, #364]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 8013910:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8013914:	495e      	ldr	r1, [pc, #376]	@ (8013a90 <udp_sendto_if_src+0x1e4>)
 8013916:	485b      	ldr	r0, [pc, #364]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 8013918:	f003 f9c6 	bl	8016ca8 <iprintf>
 801391c:	f06f 030f 	mvn.w	r3, #15
 8013920:	e0a7      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8013922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013924:	2b00      	cmp	r3, #0
 8013926:	d109      	bne.n	801393c <udp_sendto_if_src+0x90>
 8013928:	4b54      	ldr	r3, [pc, #336]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 801392a:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801392e:	4959      	ldr	r1, [pc, #356]	@ (8013a94 <udp_sendto_if_src+0x1e8>)
 8013930:	4854      	ldr	r0, [pc, #336]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 8013932:	f003 f9b9 	bl	8016ca8 <iprintf>
 8013936:	f06f 030f 	mvn.w	r3, #15
 801393a:	e09a      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	7a5b      	ldrb	r3, [r3, #9]
 8013940:	f003 0320 	and.w	r3, r3, #32
 8013944:	2b00      	cmp	r3, #0
 8013946:	d10b      	bne.n	8013960 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801394e:	4618      	mov	r0, r3
 8013950:	f001 fe84 	bl	801565c <ip4_addr_isbroadcast_u32>
 8013954:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 8013956:	2b00      	cmp	r3, #0
 8013958:	d002      	beq.n	8013960 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801395a:	f06f 0305 	mvn.w	r3, #5
 801395e:	e088      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	8a5b      	ldrh	r3, [r3, #18]
 8013964:	2b00      	cmp	r3, #0
 8013966:	d10f      	bne.n	8013988 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8013968:	68f9      	ldr	r1, [r7, #12]
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	8a5b      	ldrh	r3, [r3, #18]
 801396e:	461a      	mov	r2, r3
 8013970:	68f8      	ldr	r0, [r7, #12]
 8013972:	f000 f893 	bl	8013a9c <udp_bind>
 8013976:	4603      	mov	r3, r0
 8013978:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801397a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801397e:	2b00      	cmp	r3, #0
 8013980:	d002      	beq.n	8013988 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8013982:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013986:	e074      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8013988:	68bb      	ldr	r3, [r7, #8]
 801398a:	891b      	ldrh	r3, [r3, #8]
 801398c:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8013990:	4293      	cmp	r3, r2
 8013992:	d902      	bls.n	801399a <udp_sendto_if_src+0xee>
    return ERR_MEM;
 8013994:	f04f 33ff 	mov.w	r3, #4294967295
 8013998:	e06b      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801399a:	2108      	movs	r1, #8
 801399c:	68b8      	ldr	r0, [r7, #8]
 801399e:	f7f9 fd2b 	bl	800d3f8 <pbuf_add_header>
 80139a2:	4603      	mov	r3, r0
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d015      	beq.n	80139d4 <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80139a8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80139ac:	2108      	movs	r1, #8
 80139ae:	2022      	movs	r0, #34	@ 0x22
 80139b0:	f7f9 fad4 	bl	800cf5c <pbuf_alloc>
 80139b4:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80139b6:	69fb      	ldr	r3, [r7, #28]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d102      	bne.n	80139c2 <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80139bc:	f04f 33ff 	mov.w	r3, #4294967295
 80139c0:	e057      	b.n	8013a72 <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 80139c2:	68bb      	ldr	r3, [r7, #8]
 80139c4:	891b      	ldrh	r3, [r3, #8]
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d006      	beq.n	80139d8 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80139ca:	68b9      	ldr	r1, [r7, #8]
 80139cc:	69f8      	ldr	r0, [r7, #28]
 80139ce:	f7f9 fecd 	bl	800d76c <pbuf_chain>
 80139d2:	e001      	b.n	80139d8 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80139d4:	68bb      	ldr	r3, [r7, #8]
 80139d6:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80139d8:	69fb      	ldr	r3, [r7, #28]
 80139da:	895b      	ldrh	r3, [r3, #10]
 80139dc:	2b07      	cmp	r3, #7
 80139de:	d806      	bhi.n	80139ee <udp_sendto_if_src+0x142>
 80139e0:	4b26      	ldr	r3, [pc, #152]	@ (8013a7c <udp_sendto_if_src+0x1d0>)
 80139e2:	f240 320d 	movw	r2, #781	@ 0x30d
 80139e6:	492c      	ldr	r1, [pc, #176]	@ (8013a98 <udp_sendto_if_src+0x1ec>)
 80139e8:	4826      	ldr	r0, [pc, #152]	@ (8013a84 <udp_sendto_if_src+0x1d8>)
 80139ea:	f003 f95d 	bl	8016ca8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80139ee:	69fb      	ldr	r3, [r7, #28]
 80139f0:	685b      	ldr	r3, [r3, #4]
 80139f2:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	8a5b      	ldrh	r3, [r3, #18]
 80139f8:	4618      	mov	r0, r3
 80139fa:	f7f7 f9b9 	bl	800ad70 <lwip_htons>
 80139fe:	4603      	mov	r3, r0
 8013a00:	461a      	mov	r2, r3
 8013a02:	697b      	ldr	r3, [r7, #20]
 8013a04:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8013a06:	887b      	ldrh	r3, [r7, #2]
 8013a08:	4618      	mov	r0, r3
 8013a0a:	f7f7 f9b1 	bl	800ad70 <lwip_htons>
 8013a0e:	4603      	mov	r3, r0
 8013a10:	461a      	mov	r2, r3
 8013a12:	697b      	ldr	r3, [r7, #20]
 8013a14:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8013a16:	697b      	ldr	r3, [r7, #20]
 8013a18:	2200      	movs	r2, #0
 8013a1a:	719a      	strb	r2, [r3, #6]
 8013a1c:	2200      	movs	r2, #0
 8013a1e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8013a20:	69fb      	ldr	r3, [r7, #28]
 8013a22:	891b      	ldrh	r3, [r3, #8]
 8013a24:	4618      	mov	r0, r3
 8013a26:	f7f7 f9a3 	bl	800ad70 <lwip_htons>
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	461a      	mov	r2, r3
 8013a2e:	697b      	ldr	r3, [r7, #20]
 8013a30:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8013a32:	2311      	movs	r3, #17
 8013a34:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	7adb      	ldrb	r3, [r3, #11]
 8013a3a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	7a9b      	ldrb	r3, [r3, #10]
 8013a40:	7cb9      	ldrb	r1, [r7, #18]
 8013a42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013a44:	9202      	str	r2, [sp, #8]
 8013a46:	7cfa      	ldrb	r2, [r7, #19]
 8013a48:	9201      	str	r2, [sp, #4]
 8013a4a:	9300      	str	r3, [sp, #0]
 8013a4c:	460b      	mov	r3, r1
 8013a4e:	687a      	ldr	r2, [r7, #4]
 8013a50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013a52:	69f8      	ldr	r0, [r7, #28]
 8013a54:	f001 fd54 	bl	8015500 <ip4_output_if_src>
 8013a58:	4603      	mov	r3, r0
 8013a5a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8013a5c:	69fa      	ldr	r2, [r7, #28]
 8013a5e:	68bb      	ldr	r3, [r7, #8]
 8013a60:	429a      	cmp	r2, r3
 8013a62:	d004      	beq.n	8013a6e <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 8013a64:	69f8      	ldr	r0, [r7, #28]
 8013a66:	f7f9 fd5d 	bl	800d524 <pbuf_free>
    q = NULL;
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8013a6e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8013a72:	4618      	mov	r0, r3
 8013a74:	3720      	adds	r7, #32
 8013a76:	46bd      	mov	sp, r7
 8013a78:	bd80      	pop	{r7, pc}
 8013a7a:	bf00      	nop
 8013a7c:	0801a60c 	.word	0x0801a60c
 8013a80:	0801a7f8 	.word	0x0801a7f8
 8013a84:	0801a660 	.word	0x0801a660
 8013a88:	0801a818 	.word	0x0801a818
 8013a8c:	0801a838 	.word	0x0801a838
 8013a90:	0801a85c 	.word	0x0801a85c
 8013a94:	0801a880 	.word	0x0801a880
 8013a98:	0801a8a4 	.word	0x0801a8a4

08013a9c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013a9c:	b580      	push	{r7, lr}
 8013a9e:	b086      	sub	sp, #24
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	60f8      	str	r0, [r7, #12]
 8013aa4:	60b9      	str	r1, [r7, #8]
 8013aa6:	4613      	mov	r3, r2
 8013aa8:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d101      	bne.n	8013ab4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8013ab0:	4b39      	ldr	r3, [pc, #228]	@ (8013b98 <udp_bind+0xfc>)
 8013ab2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013ab4:	68fb      	ldr	r3, [r7, #12]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d109      	bne.n	8013ace <udp_bind+0x32>
 8013aba:	4b38      	ldr	r3, [pc, #224]	@ (8013b9c <udp_bind+0x100>)
 8013abc:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8013ac0:	4937      	ldr	r1, [pc, #220]	@ (8013ba0 <udp_bind+0x104>)
 8013ac2:	4838      	ldr	r0, [pc, #224]	@ (8013ba4 <udp_bind+0x108>)
 8013ac4:	f003 f8f0 	bl	8016ca8 <iprintf>
 8013ac8:	f06f 030f 	mvn.w	r3, #15
 8013acc:	e060      	b.n	8013b90 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8013ace:	2300      	movs	r3, #0
 8013ad0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013ad2:	4b35      	ldr	r3, [pc, #212]	@ (8013ba8 <udp_bind+0x10c>)
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	617b      	str	r3, [r7, #20]
 8013ad8:	e009      	b.n	8013aee <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8013ada:	68fa      	ldr	r2, [r7, #12]
 8013adc:	697b      	ldr	r3, [r7, #20]
 8013ade:	429a      	cmp	r2, r3
 8013ae0:	d102      	bne.n	8013ae8 <udp_bind+0x4c>
      rebind = 1;
 8013ae2:	2301      	movs	r3, #1
 8013ae4:	74fb      	strb	r3, [r7, #19]
      break;
 8013ae6:	e005      	b.n	8013af4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013ae8:	697b      	ldr	r3, [r7, #20]
 8013aea:	68db      	ldr	r3, [r3, #12]
 8013aec:	617b      	str	r3, [r7, #20]
 8013aee:	697b      	ldr	r3, [r7, #20]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d1f2      	bne.n	8013ada <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8013af4:	88fb      	ldrh	r3, [r7, #6]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d109      	bne.n	8013b0e <udp_bind+0x72>
    port = udp_new_port();
 8013afa:	f7ff fc1d 	bl	8013338 <udp_new_port>
 8013afe:	4603      	mov	r3, r0
 8013b00:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013b02:	88fb      	ldrh	r3, [r7, #6]
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d12c      	bne.n	8013b62 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8013b08:	f06f 0307 	mvn.w	r3, #7
 8013b0c:	e040      	b.n	8013b90 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013b0e:	4b26      	ldr	r3, [pc, #152]	@ (8013ba8 <udp_bind+0x10c>)
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	617b      	str	r3, [r7, #20]
 8013b14:	e022      	b.n	8013b5c <udp_bind+0xc0>
      if (pcb != ipcb) {
 8013b16:	68fa      	ldr	r2, [r7, #12]
 8013b18:	697b      	ldr	r3, [r7, #20]
 8013b1a:	429a      	cmp	r2, r3
 8013b1c:	d01b      	beq.n	8013b56 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8013b1e:	697b      	ldr	r3, [r7, #20]
 8013b20:	8a5b      	ldrh	r3, [r3, #18]
 8013b22:	88fa      	ldrh	r2, [r7, #6]
 8013b24:	429a      	cmp	r2, r3
 8013b26:	d116      	bne.n	8013b56 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013b28:	697b      	ldr	r3, [r7, #20]
 8013b2a:	681a      	ldr	r2, [r3, #0]
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8013b30:	429a      	cmp	r2, r3
 8013b32:	d00d      	beq.n	8013b50 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013b34:	68bb      	ldr	r3, [r7, #8]
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d00a      	beq.n	8013b50 <udp_bind+0xb4>
 8013b3a:	68bb      	ldr	r3, [r7, #8]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d006      	beq.n	8013b50 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013b42:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d003      	beq.n	8013b50 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013b48:	697b      	ldr	r3, [r7, #20]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d102      	bne.n	8013b56 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8013b50:	f06f 0307 	mvn.w	r3, #7
 8013b54:	e01c      	b.n	8013b90 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013b56:	697b      	ldr	r3, [r7, #20]
 8013b58:	68db      	ldr	r3, [r3, #12]
 8013b5a:	617b      	str	r3, [r7, #20]
 8013b5c:	697b      	ldr	r3, [r7, #20]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d1d9      	bne.n	8013b16 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8013b62:	68bb      	ldr	r3, [r7, #8]
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d002      	beq.n	8013b6e <udp_bind+0xd2>
 8013b68:	68bb      	ldr	r3, [r7, #8]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	e000      	b.n	8013b70 <udp_bind+0xd4>
 8013b6e:	2300      	movs	r3, #0
 8013b70:	68fa      	ldr	r2, [r7, #12]
 8013b72:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	88fa      	ldrh	r2, [r7, #6]
 8013b78:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8013b7a:	7cfb      	ldrb	r3, [r7, #19]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d106      	bne.n	8013b8e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8013b80:	4b09      	ldr	r3, [pc, #36]	@ (8013ba8 <udp_bind+0x10c>)
 8013b82:	681a      	ldr	r2, [r3, #0]
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8013b88:	4a07      	ldr	r2, [pc, #28]	@ (8013ba8 <udp_bind+0x10c>)
 8013b8a:	68fb      	ldr	r3, [r7, #12]
 8013b8c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8013b8e:	2300      	movs	r3, #0
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	3718      	adds	r7, #24
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bd80      	pop	{r7, pc}
 8013b98:	0801b1f8 	.word	0x0801b1f8
 8013b9c:	0801a60c 	.word	0x0801a60c
 8013ba0:	0801a8d4 	.word	0x0801a8d4
 8013ba4:	0801a660 	.word	0x0801a660
 8013ba8:	2000c834 	.word	0x2000c834

08013bac <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b086      	sub	sp, #24
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	60f8      	str	r0, [r7, #12]
 8013bb4:	60b9      	str	r1, [r7, #8]
 8013bb6:	4613      	mov	r3, r2
 8013bb8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8013bba:	68fb      	ldr	r3, [r7, #12]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d109      	bne.n	8013bd4 <udp_connect+0x28>
 8013bc0:	4b2c      	ldr	r3, [pc, #176]	@ (8013c74 <udp_connect+0xc8>)
 8013bc2:	f240 4235 	movw	r2, #1077	@ 0x435
 8013bc6:	492c      	ldr	r1, [pc, #176]	@ (8013c78 <udp_connect+0xcc>)
 8013bc8:	482c      	ldr	r0, [pc, #176]	@ (8013c7c <udp_connect+0xd0>)
 8013bca:	f003 f86d 	bl	8016ca8 <iprintf>
 8013bce:	f06f 030f 	mvn.w	r3, #15
 8013bd2:	e04b      	b.n	8013c6c <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8013bd4:	68bb      	ldr	r3, [r7, #8]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d109      	bne.n	8013bee <udp_connect+0x42>
 8013bda:	4b26      	ldr	r3, [pc, #152]	@ (8013c74 <udp_connect+0xc8>)
 8013bdc:	f240 4236 	movw	r2, #1078	@ 0x436
 8013be0:	4927      	ldr	r1, [pc, #156]	@ (8013c80 <udp_connect+0xd4>)
 8013be2:	4826      	ldr	r0, [pc, #152]	@ (8013c7c <udp_connect+0xd0>)
 8013be4:	f003 f860 	bl	8016ca8 <iprintf>
 8013be8:	f06f 030f 	mvn.w	r3, #15
 8013bec:	e03e      	b.n	8013c6c <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	8a5b      	ldrh	r3, [r3, #18]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d10f      	bne.n	8013c16 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8013bf6:	68f9      	ldr	r1, [r7, #12]
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	8a5b      	ldrh	r3, [r3, #18]
 8013bfc:	461a      	mov	r2, r3
 8013bfe:	68f8      	ldr	r0, [r7, #12]
 8013c00:	f7ff ff4c 	bl	8013a9c <udp_bind>
 8013c04:	4603      	mov	r3, r0
 8013c06:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8013c08:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d002      	beq.n	8013c16 <udp_connect+0x6a>
      return err;
 8013c10:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013c14:	e02a      	b.n	8013c6c <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8013c16:	68bb      	ldr	r3, [r7, #8]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d002      	beq.n	8013c22 <udp_connect+0x76>
 8013c1c:	68bb      	ldr	r3, [r7, #8]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	e000      	b.n	8013c24 <udp_connect+0x78>
 8013c22:	2300      	movs	r3, #0
 8013c24:	68fa      	ldr	r2, [r7, #12]
 8013c26:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	88fa      	ldrh	r2, [r7, #6]
 8013c2c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	7c1b      	ldrb	r3, [r3, #16]
 8013c32:	f043 0304 	orr.w	r3, r3, #4
 8013c36:	b2da      	uxtb	r2, r3
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013c3c:	4b11      	ldr	r3, [pc, #68]	@ (8013c84 <udp_connect+0xd8>)
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	617b      	str	r3, [r7, #20]
 8013c42:	e008      	b.n	8013c56 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8013c44:	68fa      	ldr	r2, [r7, #12]
 8013c46:	697b      	ldr	r3, [r7, #20]
 8013c48:	429a      	cmp	r2, r3
 8013c4a:	d101      	bne.n	8013c50 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	e00d      	b.n	8013c6c <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013c50:	697b      	ldr	r3, [r7, #20]
 8013c52:	68db      	ldr	r3, [r3, #12]
 8013c54:	617b      	str	r3, [r7, #20]
 8013c56:	697b      	ldr	r3, [r7, #20]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d1f3      	bne.n	8013c44 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8013c5c:	4b09      	ldr	r3, [pc, #36]	@ (8013c84 <udp_connect+0xd8>)
 8013c5e:	681a      	ldr	r2, [r3, #0]
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8013c64:	4a07      	ldr	r2, [pc, #28]	@ (8013c84 <udp_connect+0xd8>)
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8013c6a:	2300      	movs	r3, #0
}
 8013c6c:	4618      	mov	r0, r3
 8013c6e:	3718      	adds	r7, #24
 8013c70:	46bd      	mov	sp, r7
 8013c72:	bd80      	pop	{r7, pc}
 8013c74:	0801a60c 	.word	0x0801a60c
 8013c78:	0801a8ec 	.word	0x0801a8ec
 8013c7c:	0801a660 	.word	0x0801a660
 8013c80:	0801a908 	.word	0x0801a908
 8013c84:	2000c834 	.word	0x2000c834

08013c88 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b084      	sub	sp, #16
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	60f8      	str	r0, [r7, #12]
 8013c90:	60b9      	str	r1, [r7, #8]
 8013c92:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8013c94:	68fb      	ldr	r3, [r7, #12]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d107      	bne.n	8013caa <udp_recv+0x22>
 8013c9a:	4b08      	ldr	r3, [pc, #32]	@ (8013cbc <udp_recv+0x34>)
 8013c9c:	f240 428a 	movw	r2, #1162	@ 0x48a
 8013ca0:	4907      	ldr	r1, [pc, #28]	@ (8013cc0 <udp_recv+0x38>)
 8013ca2:	4808      	ldr	r0, [pc, #32]	@ (8013cc4 <udp_recv+0x3c>)
 8013ca4:	f003 f800 	bl	8016ca8 <iprintf>
 8013ca8:	e005      	b.n	8013cb6 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	68ba      	ldr	r2, [r7, #8]
 8013cae:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	687a      	ldr	r2, [r7, #4]
 8013cb4:	61da      	str	r2, [r3, #28]
}
 8013cb6:	3710      	adds	r7, #16
 8013cb8:	46bd      	mov	sp, r7
 8013cba:	bd80      	pop	{r7, pc}
 8013cbc:	0801a60c 	.word	0x0801a60c
 8013cc0:	0801a940 	.word	0x0801a940
 8013cc4:	0801a660 	.word	0x0801a660

08013cc8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013cc8:	b580      	push	{r7, lr}
 8013cca:	b084      	sub	sp, #16
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d107      	bne.n	8013ce6 <udp_remove+0x1e>
 8013cd6:	4b19      	ldr	r3, [pc, #100]	@ (8013d3c <udp_remove+0x74>)
 8013cd8:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8013cdc:	4918      	ldr	r1, [pc, #96]	@ (8013d40 <udp_remove+0x78>)
 8013cde:	4819      	ldr	r0, [pc, #100]	@ (8013d44 <udp_remove+0x7c>)
 8013ce0:	f002 ffe2 	bl	8016ca8 <iprintf>
 8013ce4:	e026      	b.n	8013d34 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8013ce6:	4b18      	ldr	r3, [pc, #96]	@ (8013d48 <udp_remove+0x80>)
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	687a      	ldr	r2, [r7, #4]
 8013cec:	429a      	cmp	r2, r3
 8013cee:	d105      	bne.n	8013cfc <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013cf0:	4b15      	ldr	r3, [pc, #84]	@ (8013d48 <udp_remove+0x80>)
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	68db      	ldr	r3, [r3, #12]
 8013cf6:	4a14      	ldr	r2, [pc, #80]	@ (8013d48 <udp_remove+0x80>)
 8013cf8:	6013      	str	r3, [r2, #0]
 8013cfa:	e017      	b.n	8013d2c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013cfc:	4b12      	ldr	r3, [pc, #72]	@ (8013d48 <udp_remove+0x80>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	60fb      	str	r3, [r7, #12]
 8013d02:	e010      	b.n	8013d26 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	68db      	ldr	r3, [r3, #12]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d009      	beq.n	8013d20 <udp_remove+0x58>
 8013d0c:	68fb      	ldr	r3, [r7, #12]
 8013d0e:	68db      	ldr	r3, [r3, #12]
 8013d10:	687a      	ldr	r2, [r7, #4]
 8013d12:	429a      	cmp	r2, r3
 8013d14:	d104      	bne.n	8013d20 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	68da      	ldr	r2, [r3, #12]
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	60da      	str	r2, [r3, #12]
        break;
 8013d1e:	e005      	b.n	8013d2c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	68db      	ldr	r3, [r3, #12]
 8013d24:	60fb      	str	r3, [r7, #12]
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d1eb      	bne.n	8013d04 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8013d2c:	6879      	ldr	r1, [r7, #4]
 8013d2e:	2000      	movs	r0, #0
 8013d30:	f7f8 fd54 	bl	800c7dc <memp_free>
}
 8013d34:	3710      	adds	r7, #16
 8013d36:	46bd      	mov	sp, r7
 8013d38:	bd80      	pop	{r7, pc}
 8013d3a:	bf00      	nop
 8013d3c:	0801a60c 	.word	0x0801a60c
 8013d40:	0801a958 	.word	0x0801a958
 8013d44:	0801a660 	.word	0x0801a660
 8013d48:	2000c834 	.word	0x2000c834

08013d4c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b082      	sub	sp, #8
 8013d50:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8013d52:	2000      	movs	r0, #0
 8013d54:	f7f8 fccc 	bl	800c6f0 <memp_malloc>
 8013d58:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d007      	beq.n	8013d70 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8013d60:	2220      	movs	r2, #32
 8013d62:	2100      	movs	r1, #0
 8013d64:	6878      	ldr	r0, [r7, #4]
 8013d66:	f003 f891 	bl	8016e8c <memset>
    pcb->ttl = UDP_TTL;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	22ff      	movs	r2, #255	@ 0xff
 8013d6e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8013d70:	687b      	ldr	r3, [r7, #4]
}
 8013d72:	4618      	mov	r0, r3
 8013d74:	3708      	adds	r7, #8
 8013d76:	46bd      	mov	sp, r7
 8013d78:	bd80      	pop	{r7, pc}

08013d7a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8013d7a:	b580      	push	{r7, lr}
 8013d7c:	b084      	sub	sp, #16
 8013d7e:	af00      	add	r7, sp, #0
 8013d80:	4603      	mov	r3, r0
 8013d82:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8013d84:	f7ff ffe2 	bl	8013d4c <udp_new>
 8013d88:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8013d8a:	68fb      	ldr	r3, [r7, #12]
}
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	3710      	adds	r7, #16
 8013d90:	46bd      	mov	sp, r7
 8013d92:	bd80      	pop	{r7, pc}

08013d94 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013d94:	b480      	push	{r7}
 8013d96:	b085      	sub	sp, #20
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d01e      	beq.n	8013de2 <udp_netif_ip_addr_changed+0x4e>
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	681b      	ldr	r3, [r3, #0]
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d01a      	beq.n	8013de2 <udp_netif_ip_addr_changed+0x4e>
 8013dac:	683b      	ldr	r3, [r7, #0]
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d017      	beq.n	8013de2 <udp_netif_ip_addr_changed+0x4e>
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d013      	beq.n	8013de2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013dba:	4b0d      	ldr	r3, [pc, #52]	@ (8013df0 <udp_netif_ip_addr_changed+0x5c>)
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	60fb      	str	r3, [r7, #12]
 8013dc0:	e00c      	b.n	8013ddc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	681a      	ldr	r2, [r3, #0]
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	429a      	cmp	r2, r3
 8013dcc:	d103      	bne.n	8013dd6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013dce:	683b      	ldr	r3, [r7, #0]
 8013dd0:	681a      	ldr	r2, [r3, #0]
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	68db      	ldr	r3, [r3, #12]
 8013dda:	60fb      	str	r3, [r7, #12]
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d1ef      	bne.n	8013dc2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013de2:	bf00      	nop
 8013de4:	3714      	adds	r7, #20
 8013de6:	46bd      	mov	sp, r7
 8013de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dec:	4770      	bx	lr
 8013dee:	bf00      	nop
 8013df0:	2000c834 	.word	0x2000c834

08013df4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b082      	sub	sp, #8
 8013df8:	af00      	add	r7, sp, #0
 8013dfa:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8013dfc:	4915      	ldr	r1, [pc, #84]	@ (8013e54 <etharp_free_entry+0x60>)
 8013dfe:	687a      	ldr	r2, [r7, #4]
 8013e00:	4613      	mov	r3, r2
 8013e02:	005b      	lsls	r3, r3, #1
 8013e04:	4413      	add	r3, r2
 8013e06:	00db      	lsls	r3, r3, #3
 8013e08:	440b      	add	r3, r1
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d013      	beq.n	8013e38 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8013e10:	4910      	ldr	r1, [pc, #64]	@ (8013e54 <etharp_free_entry+0x60>)
 8013e12:	687a      	ldr	r2, [r7, #4]
 8013e14:	4613      	mov	r3, r2
 8013e16:	005b      	lsls	r3, r3, #1
 8013e18:	4413      	add	r3, r2
 8013e1a:	00db      	lsls	r3, r3, #3
 8013e1c:	440b      	add	r3, r1
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7f9 fb7f 	bl	800d524 <pbuf_free>
    arp_table[i].q = NULL;
 8013e26:	490b      	ldr	r1, [pc, #44]	@ (8013e54 <etharp_free_entry+0x60>)
 8013e28:	687a      	ldr	r2, [r7, #4]
 8013e2a:	4613      	mov	r3, r2
 8013e2c:	005b      	lsls	r3, r3, #1
 8013e2e:	4413      	add	r3, r2
 8013e30:	00db      	lsls	r3, r3, #3
 8013e32:	440b      	add	r3, r1
 8013e34:	2200      	movs	r2, #0
 8013e36:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8013e38:	4906      	ldr	r1, [pc, #24]	@ (8013e54 <etharp_free_entry+0x60>)
 8013e3a:	687a      	ldr	r2, [r7, #4]
 8013e3c:	4613      	mov	r3, r2
 8013e3e:	005b      	lsls	r3, r3, #1
 8013e40:	4413      	add	r3, r2
 8013e42:	00db      	lsls	r3, r3, #3
 8013e44:	440b      	add	r3, r1
 8013e46:	3314      	adds	r3, #20
 8013e48:	2200      	movs	r2, #0
 8013e4a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8013e4c:	bf00      	nop
 8013e4e:	3708      	adds	r7, #8
 8013e50:	46bd      	mov	sp, r7
 8013e52:	bd80      	pop	{r7, pc}
 8013e54:	2000c838 	.word	0x2000c838

08013e58 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	b082      	sub	sp, #8
 8013e5c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013e5e:	2300      	movs	r3, #0
 8013e60:	607b      	str	r3, [r7, #4]
 8013e62:	e096      	b.n	8013f92 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8013e64:	494f      	ldr	r1, [pc, #316]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013e66:	687a      	ldr	r2, [r7, #4]
 8013e68:	4613      	mov	r3, r2
 8013e6a:	005b      	lsls	r3, r3, #1
 8013e6c:	4413      	add	r3, r2
 8013e6e:	00db      	lsls	r3, r3, #3
 8013e70:	440b      	add	r3, r1
 8013e72:	3314      	adds	r3, #20
 8013e74:	781b      	ldrb	r3, [r3, #0]
 8013e76:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8013e78:	78fb      	ldrb	r3, [r7, #3]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	f000 8086 	beq.w	8013f8c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8013e80:	4948      	ldr	r1, [pc, #288]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013e82:	687a      	ldr	r2, [r7, #4]
 8013e84:	4613      	mov	r3, r2
 8013e86:	005b      	lsls	r3, r3, #1
 8013e88:	4413      	add	r3, r2
 8013e8a:	00db      	lsls	r3, r3, #3
 8013e8c:	440b      	add	r3, r1
 8013e8e:	3312      	adds	r3, #18
 8013e90:	881b      	ldrh	r3, [r3, #0]
 8013e92:	3301      	adds	r3, #1
 8013e94:	b298      	uxth	r0, r3
 8013e96:	4943      	ldr	r1, [pc, #268]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013e98:	687a      	ldr	r2, [r7, #4]
 8013e9a:	4613      	mov	r3, r2
 8013e9c:	005b      	lsls	r3, r3, #1
 8013e9e:	4413      	add	r3, r2
 8013ea0:	00db      	lsls	r3, r3, #3
 8013ea2:	440b      	add	r3, r1
 8013ea4:	3312      	adds	r3, #18
 8013ea6:	4602      	mov	r2, r0
 8013ea8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013eaa:	493e      	ldr	r1, [pc, #248]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013eac:	687a      	ldr	r2, [r7, #4]
 8013eae:	4613      	mov	r3, r2
 8013eb0:	005b      	lsls	r3, r3, #1
 8013eb2:	4413      	add	r3, r2
 8013eb4:	00db      	lsls	r3, r3, #3
 8013eb6:	440b      	add	r3, r1
 8013eb8:	3312      	adds	r3, #18
 8013eba:	881b      	ldrh	r3, [r3, #0]
 8013ebc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8013ec0:	d215      	bcs.n	8013eee <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013ec2:	4938      	ldr	r1, [pc, #224]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013ec4:	687a      	ldr	r2, [r7, #4]
 8013ec6:	4613      	mov	r3, r2
 8013ec8:	005b      	lsls	r3, r3, #1
 8013eca:	4413      	add	r3, r2
 8013ecc:	00db      	lsls	r3, r3, #3
 8013ece:	440b      	add	r3, r1
 8013ed0:	3314      	adds	r3, #20
 8013ed2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013ed4:	2b01      	cmp	r3, #1
 8013ed6:	d10e      	bne.n	8013ef6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8013ed8:	4932      	ldr	r1, [pc, #200]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013eda:	687a      	ldr	r2, [r7, #4]
 8013edc:	4613      	mov	r3, r2
 8013ede:	005b      	lsls	r3, r3, #1
 8013ee0:	4413      	add	r3, r2
 8013ee2:	00db      	lsls	r3, r3, #3
 8013ee4:	440b      	add	r3, r1
 8013ee6:	3312      	adds	r3, #18
 8013ee8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013eea:	2b04      	cmp	r3, #4
 8013eec:	d903      	bls.n	8013ef6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8013eee:	6878      	ldr	r0, [r7, #4]
 8013ef0:	f7ff ff80 	bl	8013df4 <etharp_free_entry>
 8013ef4:	e04a      	b.n	8013f8c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8013ef6:	492b      	ldr	r1, [pc, #172]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013ef8:	687a      	ldr	r2, [r7, #4]
 8013efa:	4613      	mov	r3, r2
 8013efc:	005b      	lsls	r3, r3, #1
 8013efe:	4413      	add	r3, r2
 8013f00:	00db      	lsls	r3, r3, #3
 8013f02:	440b      	add	r3, r1
 8013f04:	3314      	adds	r3, #20
 8013f06:	781b      	ldrb	r3, [r3, #0]
 8013f08:	2b03      	cmp	r3, #3
 8013f0a:	d10a      	bne.n	8013f22 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8013f0c:	4925      	ldr	r1, [pc, #148]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f0e:	687a      	ldr	r2, [r7, #4]
 8013f10:	4613      	mov	r3, r2
 8013f12:	005b      	lsls	r3, r3, #1
 8013f14:	4413      	add	r3, r2
 8013f16:	00db      	lsls	r3, r3, #3
 8013f18:	440b      	add	r3, r1
 8013f1a:	3314      	adds	r3, #20
 8013f1c:	2204      	movs	r2, #4
 8013f1e:	701a      	strb	r2, [r3, #0]
 8013f20:	e034      	b.n	8013f8c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8013f22:	4920      	ldr	r1, [pc, #128]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f24:	687a      	ldr	r2, [r7, #4]
 8013f26:	4613      	mov	r3, r2
 8013f28:	005b      	lsls	r3, r3, #1
 8013f2a:	4413      	add	r3, r2
 8013f2c:	00db      	lsls	r3, r3, #3
 8013f2e:	440b      	add	r3, r1
 8013f30:	3314      	adds	r3, #20
 8013f32:	781b      	ldrb	r3, [r3, #0]
 8013f34:	2b04      	cmp	r3, #4
 8013f36:	d10a      	bne.n	8013f4e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8013f38:	491a      	ldr	r1, [pc, #104]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f3a:	687a      	ldr	r2, [r7, #4]
 8013f3c:	4613      	mov	r3, r2
 8013f3e:	005b      	lsls	r3, r3, #1
 8013f40:	4413      	add	r3, r2
 8013f42:	00db      	lsls	r3, r3, #3
 8013f44:	440b      	add	r3, r1
 8013f46:	3314      	adds	r3, #20
 8013f48:	2202      	movs	r2, #2
 8013f4a:	701a      	strb	r2, [r3, #0]
 8013f4c:	e01e      	b.n	8013f8c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013f4e:	4915      	ldr	r1, [pc, #84]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f50:	687a      	ldr	r2, [r7, #4]
 8013f52:	4613      	mov	r3, r2
 8013f54:	005b      	lsls	r3, r3, #1
 8013f56:	4413      	add	r3, r2
 8013f58:	00db      	lsls	r3, r3, #3
 8013f5a:	440b      	add	r3, r1
 8013f5c:	3314      	adds	r3, #20
 8013f5e:	781b      	ldrb	r3, [r3, #0]
 8013f60:	2b01      	cmp	r3, #1
 8013f62:	d113      	bne.n	8013f8c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8013f64:	490f      	ldr	r1, [pc, #60]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f66:	687a      	ldr	r2, [r7, #4]
 8013f68:	4613      	mov	r3, r2
 8013f6a:	005b      	lsls	r3, r3, #1
 8013f6c:	4413      	add	r3, r2
 8013f6e:	00db      	lsls	r3, r3, #3
 8013f70:	440b      	add	r3, r1
 8013f72:	3308      	adds	r3, #8
 8013f74:	6818      	ldr	r0, [r3, #0]
 8013f76:	687a      	ldr	r2, [r7, #4]
 8013f78:	4613      	mov	r3, r2
 8013f7a:	005b      	lsls	r3, r3, #1
 8013f7c:	4413      	add	r3, r2
 8013f7e:	00db      	lsls	r3, r3, #3
 8013f80:	4a08      	ldr	r2, [pc, #32]	@ (8013fa4 <etharp_tmr+0x14c>)
 8013f82:	4413      	add	r3, r2
 8013f84:	3304      	adds	r3, #4
 8013f86:	4619      	mov	r1, r3
 8013f88:	f000 fe6e 	bl	8014c68 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	3301      	adds	r3, #1
 8013f90:	607b      	str	r3, [r7, #4]
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	2b09      	cmp	r3, #9
 8013f96:	f77f af65 	ble.w	8013e64 <etharp_tmr+0xc>
      }
    }
  }
}
 8013f9a:	bf00      	nop
 8013f9c:	bf00      	nop
 8013f9e:	3708      	adds	r7, #8
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	bd80      	pop	{r7, pc}
 8013fa4:	2000c838 	.word	0x2000c838

08013fa8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8013fa8:	b580      	push	{r7, lr}
 8013faa:	b08a      	sub	sp, #40	@ 0x28
 8013fac:	af00      	add	r7, sp, #0
 8013fae:	60f8      	str	r0, [r7, #12]
 8013fb0:	460b      	mov	r3, r1
 8013fb2:	607a      	str	r2, [r7, #4]
 8013fb4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8013fb6:	230a      	movs	r3, #10
 8013fb8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013fba:	230a      	movs	r3, #10
 8013fbc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8013fbe:	230a      	movs	r3, #10
 8013fc0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8013fc6:	230a      	movs	r3, #10
 8013fc8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8013fca:	2300      	movs	r3, #0
 8013fcc:	83bb      	strh	r3, [r7, #28]
 8013fce:	2300      	movs	r3, #0
 8013fd0:	837b      	strh	r3, [r7, #26]
 8013fd2:	2300      	movs	r3, #0
 8013fd4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	843b      	strh	r3, [r7, #32]
 8013fda:	e0ae      	b.n	801413a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8013fdc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013fe0:	49a6      	ldr	r1, [pc, #664]	@ (801427c <etharp_find_entry+0x2d4>)
 8013fe2:	4613      	mov	r3, r2
 8013fe4:	005b      	lsls	r3, r3, #1
 8013fe6:	4413      	add	r3, r2
 8013fe8:	00db      	lsls	r3, r3, #3
 8013fea:	440b      	add	r3, r1
 8013fec:	3314      	adds	r3, #20
 8013fee:	781b      	ldrb	r3, [r3, #0]
 8013ff0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013ff2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013ff6:	2b0a      	cmp	r3, #10
 8013ff8:	d105      	bne.n	8014006 <etharp_find_entry+0x5e>
 8013ffa:	7dfb      	ldrb	r3, [r7, #23]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d102      	bne.n	8014006 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8014000:	8c3b      	ldrh	r3, [r7, #32]
 8014002:	847b      	strh	r3, [r7, #34]	@ 0x22
 8014004:	e095      	b.n	8014132 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8014006:	7dfb      	ldrb	r3, [r7, #23]
 8014008:	2b00      	cmp	r3, #0
 801400a:	f000 8092 	beq.w	8014132 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801400e:	7dfb      	ldrb	r3, [r7, #23]
 8014010:	2b01      	cmp	r3, #1
 8014012:	d009      	beq.n	8014028 <etharp_find_entry+0x80>
 8014014:	7dfb      	ldrb	r3, [r7, #23]
 8014016:	2b01      	cmp	r3, #1
 8014018:	d806      	bhi.n	8014028 <etharp_find_entry+0x80>
 801401a:	4b99      	ldr	r3, [pc, #612]	@ (8014280 <etharp_find_entry+0x2d8>)
 801401c:	f240 1223 	movw	r2, #291	@ 0x123
 8014020:	4998      	ldr	r1, [pc, #608]	@ (8014284 <etharp_find_entry+0x2dc>)
 8014022:	4899      	ldr	r0, [pc, #612]	@ (8014288 <etharp_find_entry+0x2e0>)
 8014024:	f002 fe40 	bl	8016ca8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	2b00      	cmp	r3, #0
 801402c:	d020      	beq.n	8014070 <etharp_find_entry+0xc8>
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	6819      	ldr	r1, [r3, #0]
 8014032:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014036:	4891      	ldr	r0, [pc, #580]	@ (801427c <etharp_find_entry+0x2d4>)
 8014038:	4613      	mov	r3, r2
 801403a:	005b      	lsls	r3, r3, #1
 801403c:	4413      	add	r3, r2
 801403e:	00db      	lsls	r3, r3, #3
 8014040:	4403      	add	r3, r0
 8014042:	3304      	adds	r3, #4
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	4299      	cmp	r1, r3
 8014048:	d112      	bne.n	8014070 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	2b00      	cmp	r3, #0
 801404e:	d00c      	beq.n	801406a <etharp_find_entry+0xc2>
 8014050:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014054:	4989      	ldr	r1, [pc, #548]	@ (801427c <etharp_find_entry+0x2d4>)
 8014056:	4613      	mov	r3, r2
 8014058:	005b      	lsls	r3, r3, #1
 801405a:	4413      	add	r3, r2
 801405c:	00db      	lsls	r3, r3, #3
 801405e:	440b      	add	r3, r1
 8014060:	3308      	adds	r3, #8
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	687a      	ldr	r2, [r7, #4]
 8014066:	429a      	cmp	r2, r3
 8014068:	d102      	bne.n	8014070 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801406a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801406e:	e100      	b.n	8014272 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8014070:	7dfb      	ldrb	r3, [r7, #23]
 8014072:	2b01      	cmp	r3, #1
 8014074:	d140      	bne.n	80140f8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8014076:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801407a:	4980      	ldr	r1, [pc, #512]	@ (801427c <etharp_find_entry+0x2d4>)
 801407c:	4613      	mov	r3, r2
 801407e:	005b      	lsls	r3, r3, #1
 8014080:	4413      	add	r3, r2
 8014082:	00db      	lsls	r3, r3, #3
 8014084:	440b      	add	r3, r1
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	2b00      	cmp	r3, #0
 801408a:	d01a      	beq.n	80140c2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801408c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014090:	497a      	ldr	r1, [pc, #488]	@ (801427c <etharp_find_entry+0x2d4>)
 8014092:	4613      	mov	r3, r2
 8014094:	005b      	lsls	r3, r3, #1
 8014096:	4413      	add	r3, r2
 8014098:	00db      	lsls	r3, r3, #3
 801409a:	440b      	add	r3, r1
 801409c:	3312      	adds	r3, #18
 801409e:	881b      	ldrh	r3, [r3, #0]
 80140a0:	8bba      	ldrh	r2, [r7, #28]
 80140a2:	429a      	cmp	r2, r3
 80140a4:	d845      	bhi.n	8014132 <etharp_find_entry+0x18a>
            old_queue = i;
 80140a6:	8c3b      	ldrh	r3, [r7, #32]
 80140a8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80140aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140ae:	4973      	ldr	r1, [pc, #460]	@ (801427c <etharp_find_entry+0x2d4>)
 80140b0:	4613      	mov	r3, r2
 80140b2:	005b      	lsls	r3, r3, #1
 80140b4:	4413      	add	r3, r2
 80140b6:	00db      	lsls	r3, r3, #3
 80140b8:	440b      	add	r3, r1
 80140ba:	3312      	adds	r3, #18
 80140bc:	881b      	ldrh	r3, [r3, #0]
 80140be:	83bb      	strh	r3, [r7, #28]
 80140c0:	e037      	b.n	8014132 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80140c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140c6:	496d      	ldr	r1, [pc, #436]	@ (801427c <etharp_find_entry+0x2d4>)
 80140c8:	4613      	mov	r3, r2
 80140ca:	005b      	lsls	r3, r3, #1
 80140cc:	4413      	add	r3, r2
 80140ce:	00db      	lsls	r3, r3, #3
 80140d0:	440b      	add	r3, r1
 80140d2:	3312      	adds	r3, #18
 80140d4:	881b      	ldrh	r3, [r3, #0]
 80140d6:	8b7a      	ldrh	r2, [r7, #26]
 80140d8:	429a      	cmp	r2, r3
 80140da:	d82a      	bhi.n	8014132 <etharp_find_entry+0x18a>
            old_pending = i;
 80140dc:	8c3b      	ldrh	r3, [r7, #32]
 80140de:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 80140e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140e4:	4965      	ldr	r1, [pc, #404]	@ (801427c <etharp_find_entry+0x2d4>)
 80140e6:	4613      	mov	r3, r2
 80140e8:	005b      	lsls	r3, r3, #1
 80140ea:	4413      	add	r3, r2
 80140ec:	00db      	lsls	r3, r3, #3
 80140ee:	440b      	add	r3, r1
 80140f0:	3312      	adds	r3, #18
 80140f2:	881b      	ldrh	r3, [r3, #0]
 80140f4:	837b      	strh	r3, [r7, #26]
 80140f6:	e01c      	b.n	8014132 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80140f8:	7dfb      	ldrb	r3, [r7, #23]
 80140fa:	2b01      	cmp	r3, #1
 80140fc:	d919      	bls.n	8014132 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80140fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014102:	495e      	ldr	r1, [pc, #376]	@ (801427c <etharp_find_entry+0x2d4>)
 8014104:	4613      	mov	r3, r2
 8014106:	005b      	lsls	r3, r3, #1
 8014108:	4413      	add	r3, r2
 801410a:	00db      	lsls	r3, r3, #3
 801410c:	440b      	add	r3, r1
 801410e:	3312      	adds	r3, #18
 8014110:	881b      	ldrh	r3, [r3, #0]
 8014112:	8b3a      	ldrh	r2, [r7, #24]
 8014114:	429a      	cmp	r2, r3
 8014116:	d80c      	bhi.n	8014132 <etharp_find_entry+0x18a>
            old_stable = i;
 8014118:	8c3b      	ldrh	r3, [r7, #32]
 801411a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801411c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014120:	4956      	ldr	r1, [pc, #344]	@ (801427c <etharp_find_entry+0x2d4>)
 8014122:	4613      	mov	r3, r2
 8014124:	005b      	lsls	r3, r3, #1
 8014126:	4413      	add	r3, r2
 8014128:	00db      	lsls	r3, r3, #3
 801412a:	440b      	add	r3, r1
 801412c:	3312      	adds	r3, #18
 801412e:	881b      	ldrh	r3, [r3, #0]
 8014130:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014132:	8c3b      	ldrh	r3, [r7, #32]
 8014134:	3301      	adds	r3, #1
 8014136:	b29b      	uxth	r3, r3
 8014138:	843b      	strh	r3, [r7, #32]
 801413a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801413e:	2b09      	cmp	r3, #9
 8014140:	f77f af4c 	ble.w	8013fdc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8014144:	7afb      	ldrb	r3, [r7, #11]
 8014146:	f003 0302 	and.w	r3, r3, #2
 801414a:	2b00      	cmp	r3, #0
 801414c:	d108      	bne.n	8014160 <etharp_find_entry+0x1b8>
 801414e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8014152:	2b0a      	cmp	r3, #10
 8014154:	d107      	bne.n	8014166 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8014156:	7afb      	ldrb	r3, [r7, #11]
 8014158:	f003 0301 	and.w	r3, r3, #1
 801415c:	2b00      	cmp	r3, #0
 801415e:	d102      	bne.n	8014166 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8014160:	f04f 33ff 	mov.w	r3, #4294967295
 8014164:	e085      	b.n	8014272 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8014166:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801416a:	2b09      	cmp	r3, #9
 801416c:	dc02      	bgt.n	8014174 <etharp_find_entry+0x1cc>
    i = empty;
 801416e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014170:	843b      	strh	r3, [r7, #32]
 8014172:	e039      	b.n	80141e8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8014174:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8014178:	2b09      	cmp	r3, #9
 801417a:	dc14      	bgt.n	80141a6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801417c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801417e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8014180:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014184:	493d      	ldr	r1, [pc, #244]	@ (801427c <etharp_find_entry+0x2d4>)
 8014186:	4613      	mov	r3, r2
 8014188:	005b      	lsls	r3, r3, #1
 801418a:	4413      	add	r3, r2
 801418c:	00db      	lsls	r3, r3, #3
 801418e:	440b      	add	r3, r1
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	2b00      	cmp	r3, #0
 8014194:	d018      	beq.n	80141c8 <etharp_find_entry+0x220>
 8014196:	4b3a      	ldr	r3, [pc, #232]	@ (8014280 <etharp_find_entry+0x2d8>)
 8014198:	f240 126d 	movw	r2, #365	@ 0x16d
 801419c:	493b      	ldr	r1, [pc, #236]	@ (801428c <etharp_find_entry+0x2e4>)
 801419e:	483a      	ldr	r0, [pc, #232]	@ (8014288 <etharp_find_entry+0x2e0>)
 80141a0:	f002 fd82 	bl	8016ca8 <iprintf>
 80141a4:	e010      	b.n	80141c8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80141a6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80141aa:	2b09      	cmp	r3, #9
 80141ac:	dc02      	bgt.n	80141b4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80141ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80141b0:	843b      	strh	r3, [r7, #32]
 80141b2:	e009      	b.n	80141c8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80141b4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80141b8:	2b09      	cmp	r3, #9
 80141ba:	dc02      	bgt.n	80141c2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80141bc:	8bfb      	ldrh	r3, [r7, #30]
 80141be:	843b      	strh	r3, [r7, #32]
 80141c0:	e002      	b.n	80141c8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80141c2:	f04f 33ff 	mov.w	r3, #4294967295
 80141c6:	e054      	b.n	8014272 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80141c8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80141cc:	2b09      	cmp	r3, #9
 80141ce:	dd06      	ble.n	80141de <etharp_find_entry+0x236>
 80141d0:	4b2b      	ldr	r3, [pc, #172]	@ (8014280 <etharp_find_entry+0x2d8>)
 80141d2:	f240 127f 	movw	r2, #383	@ 0x17f
 80141d6:	492e      	ldr	r1, [pc, #184]	@ (8014290 <etharp_find_entry+0x2e8>)
 80141d8:	482b      	ldr	r0, [pc, #172]	@ (8014288 <etharp_find_entry+0x2e0>)
 80141da:	f002 fd65 	bl	8016ca8 <iprintf>
    etharp_free_entry(i);
 80141de:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80141e2:	4618      	mov	r0, r3
 80141e4:	f7ff fe06 	bl	8013df4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80141e8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80141ec:	2b09      	cmp	r3, #9
 80141ee:	dd06      	ble.n	80141fe <etharp_find_entry+0x256>
 80141f0:	4b23      	ldr	r3, [pc, #140]	@ (8014280 <etharp_find_entry+0x2d8>)
 80141f2:	f240 1283 	movw	r2, #387	@ 0x183
 80141f6:	4926      	ldr	r1, [pc, #152]	@ (8014290 <etharp_find_entry+0x2e8>)
 80141f8:	4823      	ldr	r0, [pc, #140]	@ (8014288 <etharp_find_entry+0x2e0>)
 80141fa:	f002 fd55 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80141fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014202:	491e      	ldr	r1, [pc, #120]	@ (801427c <etharp_find_entry+0x2d4>)
 8014204:	4613      	mov	r3, r2
 8014206:	005b      	lsls	r3, r3, #1
 8014208:	4413      	add	r3, r2
 801420a:	00db      	lsls	r3, r3, #3
 801420c:	440b      	add	r3, r1
 801420e:	3314      	adds	r3, #20
 8014210:	781b      	ldrb	r3, [r3, #0]
 8014212:	2b00      	cmp	r3, #0
 8014214:	d006      	beq.n	8014224 <etharp_find_entry+0x27c>
 8014216:	4b1a      	ldr	r3, [pc, #104]	@ (8014280 <etharp_find_entry+0x2d8>)
 8014218:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801421c:	491d      	ldr	r1, [pc, #116]	@ (8014294 <etharp_find_entry+0x2ec>)
 801421e:	481a      	ldr	r0, [pc, #104]	@ (8014288 <etharp_find_entry+0x2e0>)
 8014220:	f002 fd42 	bl	8016ca8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d00b      	beq.n	8014242 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801422a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	6819      	ldr	r1, [r3, #0]
 8014232:	4812      	ldr	r0, [pc, #72]	@ (801427c <etharp_find_entry+0x2d4>)
 8014234:	4613      	mov	r3, r2
 8014236:	005b      	lsls	r3, r3, #1
 8014238:	4413      	add	r3, r2
 801423a:	00db      	lsls	r3, r3, #3
 801423c:	4403      	add	r3, r0
 801423e:	3304      	adds	r3, #4
 8014240:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8014242:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014246:	490d      	ldr	r1, [pc, #52]	@ (801427c <etharp_find_entry+0x2d4>)
 8014248:	4613      	mov	r3, r2
 801424a:	005b      	lsls	r3, r3, #1
 801424c:	4413      	add	r3, r2
 801424e:	00db      	lsls	r3, r3, #3
 8014250:	440b      	add	r3, r1
 8014252:	3312      	adds	r3, #18
 8014254:	2200      	movs	r2, #0
 8014256:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8014258:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801425c:	4907      	ldr	r1, [pc, #28]	@ (801427c <etharp_find_entry+0x2d4>)
 801425e:	4613      	mov	r3, r2
 8014260:	005b      	lsls	r3, r3, #1
 8014262:	4413      	add	r3, r2
 8014264:	00db      	lsls	r3, r3, #3
 8014266:	440b      	add	r3, r1
 8014268:	3308      	adds	r3, #8
 801426a:	687a      	ldr	r2, [r7, #4]
 801426c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801426e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8014272:	4618      	mov	r0, r3
 8014274:	3728      	adds	r7, #40	@ 0x28
 8014276:	46bd      	mov	sp, r7
 8014278:	bd80      	pop	{r7, pc}
 801427a:	bf00      	nop
 801427c:	2000c838 	.word	0x2000c838
 8014280:	0801a970 	.word	0x0801a970
 8014284:	0801a9a8 	.word	0x0801a9a8
 8014288:	0801a9e8 	.word	0x0801a9e8
 801428c:	0801aa10 	.word	0x0801aa10
 8014290:	0801aa28 	.word	0x0801aa28
 8014294:	0801aa3c 	.word	0x0801aa3c

08014298 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b088      	sub	sp, #32
 801429c:	af02      	add	r7, sp, #8
 801429e:	60f8      	str	r0, [r7, #12]
 80142a0:	60b9      	str	r1, [r7, #8]
 80142a2:	607a      	str	r2, [r7, #4]
 80142a4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80142ac:	2b06      	cmp	r3, #6
 80142ae:	d006      	beq.n	80142be <etharp_update_arp_entry+0x26>
 80142b0:	4b48      	ldr	r3, [pc, #288]	@ (80143d4 <etharp_update_arp_entry+0x13c>)
 80142b2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 80142b6:	4948      	ldr	r1, [pc, #288]	@ (80143d8 <etharp_update_arp_entry+0x140>)
 80142b8:	4848      	ldr	r0, [pc, #288]	@ (80143dc <etharp_update_arp_entry+0x144>)
 80142ba:	f002 fcf5 	bl	8016ca8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80142be:	68bb      	ldr	r3, [r7, #8]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d012      	beq.n	80142ea <etharp_update_arp_entry+0x52>
 80142c4:	68bb      	ldr	r3, [r7, #8]
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d00e      	beq.n	80142ea <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80142cc:	68bb      	ldr	r3, [r7, #8]
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	68f9      	ldr	r1, [r7, #12]
 80142d2:	4618      	mov	r0, r3
 80142d4:	f001 f9c2 	bl	801565c <ip4_addr_isbroadcast_u32>
 80142d8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d105      	bne.n	80142ea <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80142e6:	2be0      	cmp	r3, #224	@ 0xe0
 80142e8:	d102      	bne.n	80142f0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80142ea:	f06f 030f 	mvn.w	r3, #15
 80142ee:	e06c      	b.n	80143ca <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80142f0:	78fb      	ldrb	r3, [r7, #3]
 80142f2:	68fa      	ldr	r2, [r7, #12]
 80142f4:	4619      	mov	r1, r3
 80142f6:	68b8      	ldr	r0, [r7, #8]
 80142f8:	f7ff fe56 	bl	8013fa8 <etharp_find_entry>
 80142fc:	4603      	mov	r3, r0
 80142fe:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8014300:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014304:	2b00      	cmp	r3, #0
 8014306:	da02      	bge.n	801430e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8014308:	8afb      	ldrh	r3, [r7, #22]
 801430a:	b25b      	sxtb	r3, r3
 801430c:	e05d      	b.n	80143ca <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801430e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014312:	4933      	ldr	r1, [pc, #204]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 8014314:	4613      	mov	r3, r2
 8014316:	005b      	lsls	r3, r3, #1
 8014318:	4413      	add	r3, r2
 801431a:	00db      	lsls	r3, r3, #3
 801431c:	440b      	add	r3, r1
 801431e:	3314      	adds	r3, #20
 8014320:	2202      	movs	r2, #2
 8014322:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8014324:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014328:	492d      	ldr	r1, [pc, #180]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 801432a:	4613      	mov	r3, r2
 801432c:	005b      	lsls	r3, r3, #1
 801432e:	4413      	add	r3, r2
 8014330:	00db      	lsls	r3, r3, #3
 8014332:	440b      	add	r3, r1
 8014334:	3308      	adds	r3, #8
 8014336:	68fa      	ldr	r2, [r7, #12]
 8014338:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801433a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801433e:	4613      	mov	r3, r2
 8014340:	005b      	lsls	r3, r3, #1
 8014342:	4413      	add	r3, r2
 8014344:	00db      	lsls	r3, r3, #3
 8014346:	3308      	adds	r3, #8
 8014348:	4a25      	ldr	r2, [pc, #148]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 801434a:	4413      	add	r3, r2
 801434c:	3304      	adds	r3, #4
 801434e:	2206      	movs	r2, #6
 8014350:	6879      	ldr	r1, [r7, #4]
 8014352:	4618      	mov	r0, r3
 8014354:	f002 ff31 	bl	80171ba <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8014358:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801435c:	4920      	ldr	r1, [pc, #128]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 801435e:	4613      	mov	r3, r2
 8014360:	005b      	lsls	r3, r3, #1
 8014362:	4413      	add	r3, r2
 8014364:	00db      	lsls	r3, r3, #3
 8014366:	440b      	add	r3, r1
 8014368:	3312      	adds	r3, #18
 801436a:	2200      	movs	r2, #0
 801436c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801436e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014372:	491b      	ldr	r1, [pc, #108]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 8014374:	4613      	mov	r3, r2
 8014376:	005b      	lsls	r3, r3, #1
 8014378:	4413      	add	r3, r2
 801437a:	00db      	lsls	r3, r3, #3
 801437c:	440b      	add	r3, r1
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	2b00      	cmp	r3, #0
 8014382:	d021      	beq.n	80143c8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8014384:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014388:	4915      	ldr	r1, [pc, #84]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 801438a:	4613      	mov	r3, r2
 801438c:	005b      	lsls	r3, r3, #1
 801438e:	4413      	add	r3, r2
 8014390:	00db      	lsls	r3, r3, #3
 8014392:	440b      	add	r3, r1
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8014398:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801439c:	4910      	ldr	r1, [pc, #64]	@ (80143e0 <etharp_update_arp_entry+0x148>)
 801439e:	4613      	mov	r3, r2
 80143a0:	005b      	lsls	r3, r3, #1
 80143a2:	4413      	add	r3, r2
 80143a4:	00db      	lsls	r3, r3, #3
 80143a6:	440b      	add	r3, r1
 80143a8:	2200      	movs	r2, #0
 80143aa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80143b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80143b6:	9300      	str	r3, [sp, #0]
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	6939      	ldr	r1, [r7, #16]
 80143bc:	68f8      	ldr	r0, [r7, #12]
 80143be:	f002 fa15 	bl	80167ec <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80143c2:	6938      	ldr	r0, [r7, #16]
 80143c4:	f7f9 f8ae 	bl	800d524 <pbuf_free>
  }
  return ERR_OK;
 80143c8:	2300      	movs	r3, #0
}
 80143ca:	4618      	mov	r0, r3
 80143cc:	3718      	adds	r7, #24
 80143ce:	46bd      	mov	sp, r7
 80143d0:	bd80      	pop	{r7, pc}
 80143d2:	bf00      	nop
 80143d4:	0801a970 	.word	0x0801a970
 80143d8:	0801aa68 	.word	0x0801aa68
 80143dc:	0801a9e8 	.word	0x0801a9e8
 80143e0:	2000c838 	.word	0x2000c838

080143e4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b084      	sub	sp, #16
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80143ec:	2300      	movs	r3, #0
 80143ee:	60fb      	str	r3, [r7, #12]
 80143f0:	e01e      	b.n	8014430 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80143f2:	4913      	ldr	r1, [pc, #76]	@ (8014440 <etharp_cleanup_netif+0x5c>)
 80143f4:	68fa      	ldr	r2, [r7, #12]
 80143f6:	4613      	mov	r3, r2
 80143f8:	005b      	lsls	r3, r3, #1
 80143fa:	4413      	add	r3, r2
 80143fc:	00db      	lsls	r3, r3, #3
 80143fe:	440b      	add	r3, r1
 8014400:	3314      	adds	r3, #20
 8014402:	781b      	ldrb	r3, [r3, #0]
 8014404:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8014406:	7afb      	ldrb	r3, [r7, #11]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d00e      	beq.n	801442a <etharp_cleanup_netif+0x46>
 801440c:	490c      	ldr	r1, [pc, #48]	@ (8014440 <etharp_cleanup_netif+0x5c>)
 801440e:	68fa      	ldr	r2, [r7, #12]
 8014410:	4613      	mov	r3, r2
 8014412:	005b      	lsls	r3, r3, #1
 8014414:	4413      	add	r3, r2
 8014416:	00db      	lsls	r3, r3, #3
 8014418:	440b      	add	r3, r1
 801441a:	3308      	adds	r3, #8
 801441c:	681b      	ldr	r3, [r3, #0]
 801441e:	687a      	ldr	r2, [r7, #4]
 8014420:	429a      	cmp	r2, r3
 8014422:	d102      	bne.n	801442a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8014424:	68f8      	ldr	r0, [r7, #12]
 8014426:	f7ff fce5 	bl	8013df4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	3301      	adds	r3, #1
 801442e:	60fb      	str	r3, [r7, #12]
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	2b09      	cmp	r3, #9
 8014434:	dddd      	ble.n	80143f2 <etharp_cleanup_netif+0xe>
    }
  }
}
 8014436:	bf00      	nop
 8014438:	bf00      	nop
 801443a:	3710      	adds	r7, #16
 801443c:	46bd      	mov	sp, r7
 801443e:	bd80      	pop	{r7, pc}
 8014440:	2000c838 	.word	0x2000c838

08014444 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8014444:	b5b0      	push	{r4, r5, r7, lr}
 8014446:	b08a      	sub	sp, #40	@ 0x28
 8014448:	af04      	add	r7, sp, #16
 801444a:	6078      	str	r0, [r7, #4]
 801444c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801444e:	683b      	ldr	r3, [r7, #0]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d107      	bne.n	8014464 <etharp_input+0x20>
 8014454:	4b3d      	ldr	r3, [pc, #244]	@ (801454c <etharp_input+0x108>)
 8014456:	f240 228a 	movw	r2, #650	@ 0x28a
 801445a:	493d      	ldr	r1, [pc, #244]	@ (8014550 <etharp_input+0x10c>)
 801445c:	483d      	ldr	r0, [pc, #244]	@ (8014554 <etharp_input+0x110>)
 801445e:	f002 fc23 	bl	8016ca8 <iprintf>
 8014462:	e06f      	b.n	8014544 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	685b      	ldr	r3, [r3, #4]
 8014468:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801446a:	693b      	ldr	r3, [r7, #16]
 801446c:	881b      	ldrh	r3, [r3, #0]
 801446e:	b29b      	uxth	r3, r3
 8014470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014474:	d10c      	bne.n	8014490 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014476:	693b      	ldr	r3, [r7, #16]
 8014478:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801447a:	2b06      	cmp	r3, #6
 801447c:	d108      	bne.n	8014490 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801447e:	693b      	ldr	r3, [r7, #16]
 8014480:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014482:	2b04      	cmp	r3, #4
 8014484:	d104      	bne.n	8014490 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8014486:	693b      	ldr	r3, [r7, #16]
 8014488:	885b      	ldrh	r3, [r3, #2]
 801448a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801448c:	2b08      	cmp	r3, #8
 801448e:	d003      	beq.n	8014498 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8014490:	6878      	ldr	r0, [r7, #4]
 8014492:	f7f9 f847 	bl	800d524 <pbuf_free>
    return;
 8014496:	e055      	b.n	8014544 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8014498:	693b      	ldr	r3, [r7, #16]
 801449a:	330e      	adds	r3, #14
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80144a0:	693b      	ldr	r3, [r7, #16]
 80144a2:	3318      	adds	r3, #24
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80144a8:	683b      	ldr	r3, [r7, #0]
 80144aa:	3304      	adds	r3, #4
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d102      	bne.n	80144b8 <etharp_input+0x74>
    for_us = 0;
 80144b2:	2300      	movs	r3, #0
 80144b4:	75fb      	strb	r3, [r7, #23]
 80144b6:	e009      	b.n	80144cc <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80144b8:	68ba      	ldr	r2, [r7, #8]
 80144ba:	683b      	ldr	r3, [r7, #0]
 80144bc:	3304      	adds	r3, #4
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	429a      	cmp	r2, r3
 80144c2:	bf0c      	ite	eq
 80144c4:	2301      	moveq	r3, #1
 80144c6:	2300      	movne	r3, #0
 80144c8:	b2db      	uxtb	r3, r3
 80144ca:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80144cc:	693b      	ldr	r3, [r7, #16]
 80144ce:	f103 0208 	add.w	r2, r3, #8
 80144d2:	7dfb      	ldrb	r3, [r7, #23]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d001      	beq.n	80144dc <etharp_input+0x98>
 80144d8:	2301      	movs	r3, #1
 80144da:	e000      	b.n	80144de <etharp_input+0x9a>
 80144dc:	2302      	movs	r3, #2
 80144de:	f107 010c 	add.w	r1, r7, #12
 80144e2:	6838      	ldr	r0, [r7, #0]
 80144e4:	f7ff fed8 	bl	8014298 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80144e8:	693b      	ldr	r3, [r7, #16]
 80144ea:	88db      	ldrh	r3, [r3, #6]
 80144ec:	b29b      	uxth	r3, r3
 80144ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80144f2:	d003      	beq.n	80144fc <etharp_input+0xb8>
 80144f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80144f8:	d01e      	beq.n	8014538 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80144fa:	e020      	b.n	801453e <etharp_input+0xfa>
      if (for_us) {
 80144fc:	7dfb      	ldrb	r3, [r7, #23]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d01c      	beq.n	801453c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014508:	693b      	ldr	r3, [r7, #16]
 801450a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801450e:	683b      	ldr	r3, [r7, #0]
 8014510:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8014514:	683b      	ldr	r3, [r7, #0]
 8014516:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8014518:	693a      	ldr	r2, [r7, #16]
 801451a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801451c:	2102      	movs	r1, #2
 801451e:	9103      	str	r1, [sp, #12]
 8014520:	f107 010c 	add.w	r1, r7, #12
 8014524:	9102      	str	r1, [sp, #8]
 8014526:	9201      	str	r2, [sp, #4]
 8014528:	9300      	str	r3, [sp, #0]
 801452a:	462b      	mov	r3, r5
 801452c:	4622      	mov	r2, r4
 801452e:	4601      	mov	r1, r0
 8014530:	6838      	ldr	r0, [r7, #0]
 8014532:	f000 faeb 	bl	8014b0c <etharp_raw>
      break;
 8014536:	e001      	b.n	801453c <etharp_input+0xf8>
      break;
 8014538:	bf00      	nop
 801453a:	e000      	b.n	801453e <etharp_input+0xfa>
      break;
 801453c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801453e:	6878      	ldr	r0, [r7, #4]
 8014540:	f7f8 fff0 	bl	800d524 <pbuf_free>
}
 8014544:	3718      	adds	r7, #24
 8014546:	46bd      	mov	sp, r7
 8014548:	bdb0      	pop	{r4, r5, r7, pc}
 801454a:	bf00      	nop
 801454c:	0801a970 	.word	0x0801a970
 8014550:	0801aac0 	.word	0x0801aac0
 8014554:	0801a9e8 	.word	0x0801a9e8

08014558 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8014558:	b580      	push	{r7, lr}
 801455a:	b086      	sub	sp, #24
 801455c:	af02      	add	r7, sp, #8
 801455e:	60f8      	str	r0, [r7, #12]
 8014560:	60b9      	str	r1, [r7, #8]
 8014562:	4613      	mov	r3, r2
 8014564:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8014566:	79fa      	ldrb	r2, [r7, #7]
 8014568:	4944      	ldr	r1, [pc, #272]	@ (801467c <etharp_output_to_arp_index+0x124>)
 801456a:	4613      	mov	r3, r2
 801456c:	005b      	lsls	r3, r3, #1
 801456e:	4413      	add	r3, r2
 8014570:	00db      	lsls	r3, r3, #3
 8014572:	440b      	add	r3, r1
 8014574:	3314      	adds	r3, #20
 8014576:	781b      	ldrb	r3, [r3, #0]
 8014578:	2b01      	cmp	r3, #1
 801457a:	d806      	bhi.n	801458a <etharp_output_to_arp_index+0x32>
 801457c:	4b40      	ldr	r3, [pc, #256]	@ (8014680 <etharp_output_to_arp_index+0x128>)
 801457e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014582:	4940      	ldr	r1, [pc, #256]	@ (8014684 <etharp_output_to_arp_index+0x12c>)
 8014584:	4840      	ldr	r0, [pc, #256]	@ (8014688 <etharp_output_to_arp_index+0x130>)
 8014586:	f002 fb8f 	bl	8016ca8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801458a:	79fa      	ldrb	r2, [r7, #7]
 801458c:	493b      	ldr	r1, [pc, #236]	@ (801467c <etharp_output_to_arp_index+0x124>)
 801458e:	4613      	mov	r3, r2
 8014590:	005b      	lsls	r3, r3, #1
 8014592:	4413      	add	r3, r2
 8014594:	00db      	lsls	r3, r3, #3
 8014596:	440b      	add	r3, r1
 8014598:	3314      	adds	r3, #20
 801459a:	781b      	ldrb	r3, [r3, #0]
 801459c:	2b02      	cmp	r3, #2
 801459e:	d153      	bne.n	8014648 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80145a0:	79fa      	ldrb	r2, [r7, #7]
 80145a2:	4936      	ldr	r1, [pc, #216]	@ (801467c <etharp_output_to_arp_index+0x124>)
 80145a4:	4613      	mov	r3, r2
 80145a6:	005b      	lsls	r3, r3, #1
 80145a8:	4413      	add	r3, r2
 80145aa:	00db      	lsls	r3, r3, #3
 80145ac:	440b      	add	r3, r1
 80145ae:	3312      	adds	r3, #18
 80145b0:	881b      	ldrh	r3, [r3, #0]
 80145b2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80145b6:	d919      	bls.n	80145ec <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80145b8:	79fa      	ldrb	r2, [r7, #7]
 80145ba:	4613      	mov	r3, r2
 80145bc:	005b      	lsls	r3, r3, #1
 80145be:	4413      	add	r3, r2
 80145c0:	00db      	lsls	r3, r3, #3
 80145c2:	4a2e      	ldr	r2, [pc, #184]	@ (801467c <etharp_output_to_arp_index+0x124>)
 80145c4:	4413      	add	r3, r2
 80145c6:	3304      	adds	r3, #4
 80145c8:	4619      	mov	r1, r3
 80145ca:	68f8      	ldr	r0, [r7, #12]
 80145cc:	f000 fb4c 	bl	8014c68 <etharp_request>
 80145d0:	4603      	mov	r3, r0
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d138      	bne.n	8014648 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80145d6:	79fa      	ldrb	r2, [r7, #7]
 80145d8:	4928      	ldr	r1, [pc, #160]	@ (801467c <etharp_output_to_arp_index+0x124>)
 80145da:	4613      	mov	r3, r2
 80145dc:	005b      	lsls	r3, r3, #1
 80145de:	4413      	add	r3, r2
 80145e0:	00db      	lsls	r3, r3, #3
 80145e2:	440b      	add	r3, r1
 80145e4:	3314      	adds	r3, #20
 80145e6:	2203      	movs	r2, #3
 80145e8:	701a      	strb	r2, [r3, #0]
 80145ea:	e02d      	b.n	8014648 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80145ec:	79fa      	ldrb	r2, [r7, #7]
 80145ee:	4923      	ldr	r1, [pc, #140]	@ (801467c <etharp_output_to_arp_index+0x124>)
 80145f0:	4613      	mov	r3, r2
 80145f2:	005b      	lsls	r3, r3, #1
 80145f4:	4413      	add	r3, r2
 80145f6:	00db      	lsls	r3, r3, #3
 80145f8:	440b      	add	r3, r1
 80145fa:	3312      	adds	r3, #18
 80145fc:	881b      	ldrh	r3, [r3, #0]
 80145fe:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8014602:	d321      	bcc.n	8014648 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014604:	79fa      	ldrb	r2, [r7, #7]
 8014606:	4613      	mov	r3, r2
 8014608:	005b      	lsls	r3, r3, #1
 801460a:	4413      	add	r3, r2
 801460c:	00db      	lsls	r3, r3, #3
 801460e:	4a1b      	ldr	r2, [pc, #108]	@ (801467c <etharp_output_to_arp_index+0x124>)
 8014610:	4413      	add	r3, r2
 8014612:	1d19      	adds	r1, r3, #4
 8014614:	79fa      	ldrb	r2, [r7, #7]
 8014616:	4613      	mov	r3, r2
 8014618:	005b      	lsls	r3, r3, #1
 801461a:	4413      	add	r3, r2
 801461c:	00db      	lsls	r3, r3, #3
 801461e:	3308      	adds	r3, #8
 8014620:	4a16      	ldr	r2, [pc, #88]	@ (801467c <etharp_output_to_arp_index+0x124>)
 8014622:	4413      	add	r3, r2
 8014624:	3304      	adds	r3, #4
 8014626:	461a      	mov	r2, r3
 8014628:	68f8      	ldr	r0, [r7, #12]
 801462a:	f000 fafb 	bl	8014c24 <etharp_request_dst>
 801462e:	4603      	mov	r3, r0
 8014630:	2b00      	cmp	r3, #0
 8014632:	d109      	bne.n	8014648 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014634:	79fa      	ldrb	r2, [r7, #7]
 8014636:	4911      	ldr	r1, [pc, #68]	@ (801467c <etharp_output_to_arp_index+0x124>)
 8014638:	4613      	mov	r3, r2
 801463a:	005b      	lsls	r3, r3, #1
 801463c:	4413      	add	r3, r2
 801463e:	00db      	lsls	r3, r3, #3
 8014640:	440b      	add	r3, r1
 8014642:	3314      	adds	r3, #20
 8014644:	2203      	movs	r2, #3
 8014646:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801464e:	79fa      	ldrb	r2, [r7, #7]
 8014650:	4613      	mov	r3, r2
 8014652:	005b      	lsls	r3, r3, #1
 8014654:	4413      	add	r3, r2
 8014656:	00db      	lsls	r3, r3, #3
 8014658:	3308      	adds	r3, #8
 801465a:	4a08      	ldr	r2, [pc, #32]	@ (801467c <etharp_output_to_arp_index+0x124>)
 801465c:	4413      	add	r3, r2
 801465e:	3304      	adds	r3, #4
 8014660:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014664:	9200      	str	r2, [sp, #0]
 8014666:	460a      	mov	r2, r1
 8014668:	68b9      	ldr	r1, [r7, #8]
 801466a:	68f8      	ldr	r0, [r7, #12]
 801466c:	f002 f8be 	bl	80167ec <ethernet_output>
 8014670:	4603      	mov	r3, r0
}
 8014672:	4618      	mov	r0, r3
 8014674:	3710      	adds	r7, #16
 8014676:	46bd      	mov	sp, r7
 8014678:	bd80      	pop	{r7, pc}
 801467a:	bf00      	nop
 801467c:	2000c838 	.word	0x2000c838
 8014680:	0801a970 	.word	0x0801a970
 8014684:	0801aae0 	.word	0x0801aae0
 8014688:	0801a9e8 	.word	0x0801a9e8

0801468c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801468c:	b580      	push	{r7, lr}
 801468e:	b08a      	sub	sp, #40	@ 0x28
 8014690:	af02      	add	r7, sp, #8
 8014692:	60f8      	str	r0, [r7, #12]
 8014694:	60b9      	str	r1, [r7, #8]
 8014696:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d106      	bne.n	80146b0 <etharp_output+0x24>
 80146a2:	4b73      	ldr	r3, [pc, #460]	@ (8014870 <etharp_output+0x1e4>)
 80146a4:	f240 321e 	movw	r2, #798	@ 0x31e
 80146a8:	4972      	ldr	r1, [pc, #456]	@ (8014874 <etharp_output+0x1e8>)
 80146aa:	4873      	ldr	r0, [pc, #460]	@ (8014878 <etharp_output+0x1ec>)
 80146ac:	f002 fafc 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d106      	bne.n	80146c4 <etharp_output+0x38>
 80146b6:	4b6e      	ldr	r3, [pc, #440]	@ (8014870 <etharp_output+0x1e4>)
 80146b8:	f240 321f 	movw	r2, #799	@ 0x31f
 80146bc:	496f      	ldr	r1, [pc, #444]	@ (801487c <etharp_output+0x1f0>)
 80146be:	486e      	ldr	r0, [pc, #440]	@ (8014878 <etharp_output+0x1ec>)
 80146c0:	f002 faf2 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d106      	bne.n	80146d8 <etharp_output+0x4c>
 80146ca:	4b69      	ldr	r3, [pc, #420]	@ (8014870 <etharp_output+0x1e4>)
 80146cc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80146d0:	496b      	ldr	r1, [pc, #428]	@ (8014880 <etharp_output+0x1f4>)
 80146d2:	4869      	ldr	r0, [pc, #420]	@ (8014878 <etharp_output+0x1ec>)
 80146d4:	f002 fae8 	bl	8016ca8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	681b      	ldr	r3, [r3, #0]
 80146dc:	68f9      	ldr	r1, [r7, #12]
 80146de:	4618      	mov	r0, r3
 80146e0:	f000 ffbc 	bl	801565c <ip4_addr_isbroadcast_u32>
 80146e4:	4603      	mov	r3, r0
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d002      	beq.n	80146f0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80146ea:	4b66      	ldr	r3, [pc, #408]	@ (8014884 <etharp_output+0x1f8>)
 80146ec:	61fb      	str	r3, [r7, #28]
 80146ee:	e0af      	b.n	8014850 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80146f8:	2be0      	cmp	r3, #224	@ 0xe0
 80146fa:	d118      	bne.n	801472e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80146fc:	2301      	movs	r3, #1
 80146fe:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014700:	2300      	movs	r3, #0
 8014702:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014704:	235e      	movs	r3, #94	@ 0x5e
 8014706:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	3301      	adds	r3, #1
 801470c:	781b      	ldrb	r3, [r3, #0]
 801470e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014712:	b2db      	uxtb	r3, r3
 8014714:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	3302      	adds	r3, #2
 801471a:	781b      	ldrb	r3, [r3, #0]
 801471c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	3303      	adds	r3, #3
 8014722:	781b      	ldrb	r3, [r3, #0]
 8014724:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8014726:	f107 0310 	add.w	r3, r7, #16
 801472a:	61fb      	str	r3, [r7, #28]
 801472c:	e090      	b.n	8014850 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	681a      	ldr	r2, [r3, #0]
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	3304      	adds	r3, #4
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	405a      	eors	r2, r3
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	3308      	adds	r3, #8
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	4013      	ands	r3, r2
 8014742:	2b00      	cmp	r3, #0
 8014744:	d012      	beq.n	801476c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801474c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8014750:	4293      	cmp	r3, r2
 8014752:	d00b      	beq.n	801476c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	330c      	adds	r3, #12
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	2b00      	cmp	r3, #0
 801475c:	d003      	beq.n	8014766 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	330c      	adds	r3, #12
 8014762:	61bb      	str	r3, [r7, #24]
 8014764:	e002      	b.n	801476c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8014766:	f06f 0303 	mvn.w	r3, #3
 801476a:	e07d      	b.n	8014868 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801476c:	4b46      	ldr	r3, [pc, #280]	@ (8014888 <etharp_output+0x1fc>)
 801476e:	781b      	ldrb	r3, [r3, #0]
 8014770:	4619      	mov	r1, r3
 8014772:	4a46      	ldr	r2, [pc, #280]	@ (801488c <etharp_output+0x200>)
 8014774:	460b      	mov	r3, r1
 8014776:	005b      	lsls	r3, r3, #1
 8014778:	440b      	add	r3, r1
 801477a:	00db      	lsls	r3, r3, #3
 801477c:	4413      	add	r3, r2
 801477e:	3314      	adds	r3, #20
 8014780:	781b      	ldrb	r3, [r3, #0]
 8014782:	2b01      	cmp	r3, #1
 8014784:	d925      	bls.n	80147d2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014786:	4b40      	ldr	r3, [pc, #256]	@ (8014888 <etharp_output+0x1fc>)
 8014788:	781b      	ldrb	r3, [r3, #0]
 801478a:	4619      	mov	r1, r3
 801478c:	4a3f      	ldr	r2, [pc, #252]	@ (801488c <etharp_output+0x200>)
 801478e:	460b      	mov	r3, r1
 8014790:	005b      	lsls	r3, r3, #1
 8014792:	440b      	add	r3, r1
 8014794:	00db      	lsls	r3, r3, #3
 8014796:	4413      	add	r3, r2
 8014798:	3308      	adds	r3, #8
 801479a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801479c:	68fa      	ldr	r2, [r7, #12]
 801479e:	429a      	cmp	r2, r3
 80147a0:	d117      	bne.n	80147d2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80147a2:	69bb      	ldr	r3, [r7, #24]
 80147a4:	681a      	ldr	r2, [r3, #0]
 80147a6:	4b38      	ldr	r3, [pc, #224]	@ (8014888 <etharp_output+0x1fc>)
 80147a8:	781b      	ldrb	r3, [r3, #0]
 80147aa:	4618      	mov	r0, r3
 80147ac:	4937      	ldr	r1, [pc, #220]	@ (801488c <etharp_output+0x200>)
 80147ae:	4603      	mov	r3, r0
 80147b0:	005b      	lsls	r3, r3, #1
 80147b2:	4403      	add	r3, r0
 80147b4:	00db      	lsls	r3, r3, #3
 80147b6:	440b      	add	r3, r1
 80147b8:	3304      	adds	r3, #4
 80147ba:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80147bc:	429a      	cmp	r2, r3
 80147be:	d108      	bne.n	80147d2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80147c0:	4b31      	ldr	r3, [pc, #196]	@ (8014888 <etharp_output+0x1fc>)
 80147c2:	781b      	ldrb	r3, [r3, #0]
 80147c4:	461a      	mov	r2, r3
 80147c6:	68b9      	ldr	r1, [r7, #8]
 80147c8:	68f8      	ldr	r0, [r7, #12]
 80147ca:	f7ff fec5 	bl	8014558 <etharp_output_to_arp_index>
 80147ce:	4603      	mov	r3, r0
 80147d0:	e04a      	b.n	8014868 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80147d2:	2300      	movs	r3, #0
 80147d4:	75fb      	strb	r3, [r7, #23]
 80147d6:	e031      	b.n	801483c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80147d8:	7dfa      	ldrb	r2, [r7, #23]
 80147da:	492c      	ldr	r1, [pc, #176]	@ (801488c <etharp_output+0x200>)
 80147dc:	4613      	mov	r3, r2
 80147de:	005b      	lsls	r3, r3, #1
 80147e0:	4413      	add	r3, r2
 80147e2:	00db      	lsls	r3, r3, #3
 80147e4:	440b      	add	r3, r1
 80147e6:	3314      	adds	r3, #20
 80147e8:	781b      	ldrb	r3, [r3, #0]
 80147ea:	2b01      	cmp	r3, #1
 80147ec:	d923      	bls.n	8014836 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80147ee:	7dfa      	ldrb	r2, [r7, #23]
 80147f0:	4926      	ldr	r1, [pc, #152]	@ (801488c <etharp_output+0x200>)
 80147f2:	4613      	mov	r3, r2
 80147f4:	005b      	lsls	r3, r3, #1
 80147f6:	4413      	add	r3, r2
 80147f8:	00db      	lsls	r3, r3, #3
 80147fa:	440b      	add	r3, r1
 80147fc:	3308      	adds	r3, #8
 80147fe:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014800:	68fa      	ldr	r2, [r7, #12]
 8014802:	429a      	cmp	r2, r3
 8014804:	d117      	bne.n	8014836 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014806:	69bb      	ldr	r3, [r7, #24]
 8014808:	6819      	ldr	r1, [r3, #0]
 801480a:	7dfa      	ldrb	r2, [r7, #23]
 801480c:	481f      	ldr	r0, [pc, #124]	@ (801488c <etharp_output+0x200>)
 801480e:	4613      	mov	r3, r2
 8014810:	005b      	lsls	r3, r3, #1
 8014812:	4413      	add	r3, r2
 8014814:	00db      	lsls	r3, r3, #3
 8014816:	4403      	add	r3, r0
 8014818:	3304      	adds	r3, #4
 801481a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801481c:	4299      	cmp	r1, r3
 801481e:	d10a      	bne.n	8014836 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8014820:	4a19      	ldr	r2, [pc, #100]	@ (8014888 <etharp_output+0x1fc>)
 8014822:	7dfb      	ldrb	r3, [r7, #23]
 8014824:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8014826:	7dfb      	ldrb	r3, [r7, #23]
 8014828:	461a      	mov	r2, r3
 801482a:	68b9      	ldr	r1, [r7, #8]
 801482c:	68f8      	ldr	r0, [r7, #12]
 801482e:	f7ff fe93 	bl	8014558 <etharp_output_to_arp_index>
 8014832:	4603      	mov	r3, r0
 8014834:	e018      	b.n	8014868 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014836:	7dfb      	ldrb	r3, [r7, #23]
 8014838:	3301      	adds	r3, #1
 801483a:	75fb      	strb	r3, [r7, #23]
 801483c:	7dfb      	ldrb	r3, [r7, #23]
 801483e:	2b09      	cmp	r3, #9
 8014840:	d9ca      	bls.n	80147d8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014842:	68ba      	ldr	r2, [r7, #8]
 8014844:	69b9      	ldr	r1, [r7, #24]
 8014846:	68f8      	ldr	r0, [r7, #12]
 8014848:	f000 f822 	bl	8014890 <etharp_query>
 801484c:	4603      	mov	r3, r0
 801484e:	e00b      	b.n	8014868 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8014856:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801485a:	9300      	str	r3, [sp, #0]
 801485c:	69fb      	ldr	r3, [r7, #28]
 801485e:	68b9      	ldr	r1, [r7, #8]
 8014860:	68f8      	ldr	r0, [r7, #12]
 8014862:	f001 ffc3 	bl	80167ec <ethernet_output>
 8014866:	4603      	mov	r3, r0
}
 8014868:	4618      	mov	r0, r3
 801486a:	3720      	adds	r7, #32
 801486c:	46bd      	mov	sp, r7
 801486e:	bd80      	pop	{r7, pc}
 8014870:	0801a970 	.word	0x0801a970
 8014874:	0801aac0 	.word	0x0801aac0
 8014878:	0801a9e8 	.word	0x0801a9e8
 801487c:	0801ab10 	.word	0x0801ab10
 8014880:	0801aab0 	.word	0x0801aab0
 8014884:	0801b1fc 	.word	0x0801b1fc
 8014888:	2000c928 	.word	0x2000c928
 801488c:	2000c838 	.word	0x2000c838

08014890 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b08c      	sub	sp, #48	@ 0x30
 8014894:	af02      	add	r7, sp, #8
 8014896:	60f8      	str	r0, [r7, #12]
 8014898:	60b9      	str	r1, [r7, #8]
 801489a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801489c:	68fb      	ldr	r3, [r7, #12]
 801489e:	3326      	adds	r3, #38	@ 0x26
 80148a0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80148a2:	23ff      	movs	r3, #255	@ 0xff
 80148a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80148a8:	2300      	movs	r3, #0
 80148aa:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	68f9      	ldr	r1, [r7, #12]
 80148b2:	4618      	mov	r0, r3
 80148b4:	f000 fed2 	bl	801565c <ip4_addr_isbroadcast_u32>
 80148b8:	4603      	mov	r3, r0
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d10c      	bne.n	80148d8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80148be:	68bb      	ldr	r3, [r7, #8]
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80148c6:	2be0      	cmp	r3, #224	@ 0xe0
 80148c8:	d006      	beq.n	80148d8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d003      	beq.n	80148d8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80148d0:	68bb      	ldr	r3, [r7, #8]
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d102      	bne.n	80148de <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80148d8:	f06f 030f 	mvn.w	r3, #15
 80148dc:	e101      	b.n	8014ae2 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80148de:	68fa      	ldr	r2, [r7, #12]
 80148e0:	2101      	movs	r1, #1
 80148e2:	68b8      	ldr	r0, [r7, #8]
 80148e4:	f7ff fb60 	bl	8013fa8 <etharp_find_entry>
 80148e8:	4603      	mov	r3, r0
 80148ea:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80148ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	da02      	bge.n	80148fa <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80148f4:	8a7b      	ldrh	r3, [r7, #18]
 80148f6:	b25b      	sxtb	r3, r3
 80148f8:	e0f3      	b.n	8014ae2 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80148fa:	8a7b      	ldrh	r3, [r7, #18]
 80148fc:	2b7e      	cmp	r3, #126	@ 0x7e
 80148fe:	d906      	bls.n	801490e <etharp_query+0x7e>
 8014900:	4b7a      	ldr	r3, [pc, #488]	@ (8014aec <etharp_query+0x25c>)
 8014902:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8014906:	497a      	ldr	r1, [pc, #488]	@ (8014af0 <etharp_query+0x260>)
 8014908:	487a      	ldr	r0, [pc, #488]	@ (8014af4 <etharp_query+0x264>)
 801490a:	f002 f9cd 	bl	8016ca8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801490e:	8a7b      	ldrh	r3, [r7, #18]
 8014910:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8014912:	7c7a      	ldrb	r2, [r7, #17]
 8014914:	4978      	ldr	r1, [pc, #480]	@ (8014af8 <etharp_query+0x268>)
 8014916:	4613      	mov	r3, r2
 8014918:	005b      	lsls	r3, r3, #1
 801491a:	4413      	add	r3, r2
 801491c:	00db      	lsls	r3, r3, #3
 801491e:	440b      	add	r3, r1
 8014920:	3314      	adds	r3, #20
 8014922:	781b      	ldrb	r3, [r3, #0]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d115      	bne.n	8014954 <etharp_query+0xc4>
    is_new_entry = 1;
 8014928:	2301      	movs	r3, #1
 801492a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801492c:	7c7a      	ldrb	r2, [r7, #17]
 801492e:	4972      	ldr	r1, [pc, #456]	@ (8014af8 <etharp_query+0x268>)
 8014930:	4613      	mov	r3, r2
 8014932:	005b      	lsls	r3, r3, #1
 8014934:	4413      	add	r3, r2
 8014936:	00db      	lsls	r3, r3, #3
 8014938:	440b      	add	r3, r1
 801493a:	3314      	adds	r3, #20
 801493c:	2201      	movs	r2, #1
 801493e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014940:	7c7a      	ldrb	r2, [r7, #17]
 8014942:	496d      	ldr	r1, [pc, #436]	@ (8014af8 <etharp_query+0x268>)
 8014944:	4613      	mov	r3, r2
 8014946:	005b      	lsls	r3, r3, #1
 8014948:	4413      	add	r3, r2
 801494a:	00db      	lsls	r3, r3, #3
 801494c:	440b      	add	r3, r1
 801494e:	3308      	adds	r3, #8
 8014950:	68fa      	ldr	r2, [r7, #12]
 8014952:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014954:	7c7a      	ldrb	r2, [r7, #17]
 8014956:	4968      	ldr	r1, [pc, #416]	@ (8014af8 <etharp_query+0x268>)
 8014958:	4613      	mov	r3, r2
 801495a:	005b      	lsls	r3, r3, #1
 801495c:	4413      	add	r3, r2
 801495e:	00db      	lsls	r3, r3, #3
 8014960:	440b      	add	r3, r1
 8014962:	3314      	adds	r3, #20
 8014964:	781b      	ldrb	r3, [r3, #0]
 8014966:	2b01      	cmp	r3, #1
 8014968:	d011      	beq.n	801498e <etharp_query+0xfe>
 801496a:	7c7a      	ldrb	r2, [r7, #17]
 801496c:	4962      	ldr	r1, [pc, #392]	@ (8014af8 <etharp_query+0x268>)
 801496e:	4613      	mov	r3, r2
 8014970:	005b      	lsls	r3, r3, #1
 8014972:	4413      	add	r3, r2
 8014974:	00db      	lsls	r3, r3, #3
 8014976:	440b      	add	r3, r1
 8014978:	3314      	adds	r3, #20
 801497a:	781b      	ldrb	r3, [r3, #0]
 801497c:	2b01      	cmp	r3, #1
 801497e:	d806      	bhi.n	801498e <etharp_query+0xfe>
 8014980:	4b5a      	ldr	r3, [pc, #360]	@ (8014aec <etharp_query+0x25c>)
 8014982:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8014986:	495d      	ldr	r1, [pc, #372]	@ (8014afc <etharp_query+0x26c>)
 8014988:	485a      	ldr	r0, [pc, #360]	@ (8014af4 <etharp_query+0x264>)
 801498a:	f002 f98d 	bl	8016ca8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801498e:	6a3b      	ldr	r3, [r7, #32]
 8014990:	2b00      	cmp	r3, #0
 8014992:	d102      	bne.n	801499a <etharp_query+0x10a>
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d10c      	bne.n	80149b4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801499a:	68b9      	ldr	r1, [r7, #8]
 801499c:	68f8      	ldr	r0, [r7, #12]
 801499e:	f000 f963 	bl	8014c68 <etharp_request>
 80149a2:	4603      	mov	r3, r0
 80149a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d102      	bne.n	80149b4 <etharp_query+0x124>
      return result;
 80149ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80149b2:	e096      	b.n	8014ae2 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d106      	bne.n	80149c8 <etharp_query+0x138>
 80149ba:	4b4c      	ldr	r3, [pc, #304]	@ (8014aec <etharp_query+0x25c>)
 80149bc:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80149c0:	494f      	ldr	r1, [pc, #316]	@ (8014b00 <etharp_query+0x270>)
 80149c2:	484c      	ldr	r0, [pc, #304]	@ (8014af4 <etharp_query+0x264>)
 80149c4:	f002 f970 	bl	8016ca8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80149c8:	7c7a      	ldrb	r2, [r7, #17]
 80149ca:	494b      	ldr	r1, [pc, #300]	@ (8014af8 <etharp_query+0x268>)
 80149cc:	4613      	mov	r3, r2
 80149ce:	005b      	lsls	r3, r3, #1
 80149d0:	4413      	add	r3, r2
 80149d2:	00db      	lsls	r3, r3, #3
 80149d4:	440b      	add	r3, r1
 80149d6:	3314      	adds	r3, #20
 80149d8:	781b      	ldrb	r3, [r3, #0]
 80149da:	2b01      	cmp	r3, #1
 80149dc:	d917      	bls.n	8014a0e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80149de:	4a49      	ldr	r2, [pc, #292]	@ (8014b04 <etharp_query+0x274>)
 80149e0:	7c7b      	ldrb	r3, [r7, #17]
 80149e2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80149e4:	7c7a      	ldrb	r2, [r7, #17]
 80149e6:	4613      	mov	r3, r2
 80149e8:	005b      	lsls	r3, r3, #1
 80149ea:	4413      	add	r3, r2
 80149ec:	00db      	lsls	r3, r3, #3
 80149ee:	3308      	adds	r3, #8
 80149f0:	4a41      	ldr	r2, [pc, #260]	@ (8014af8 <etharp_query+0x268>)
 80149f2:	4413      	add	r3, r2
 80149f4:	3304      	adds	r3, #4
 80149f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80149fa:	9200      	str	r2, [sp, #0]
 80149fc:	697a      	ldr	r2, [r7, #20]
 80149fe:	6879      	ldr	r1, [r7, #4]
 8014a00:	68f8      	ldr	r0, [r7, #12]
 8014a02:	f001 fef3 	bl	80167ec <ethernet_output>
 8014a06:	4603      	mov	r3, r0
 8014a08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014a0c:	e067      	b.n	8014ade <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014a0e:	7c7a      	ldrb	r2, [r7, #17]
 8014a10:	4939      	ldr	r1, [pc, #228]	@ (8014af8 <etharp_query+0x268>)
 8014a12:	4613      	mov	r3, r2
 8014a14:	005b      	lsls	r3, r3, #1
 8014a16:	4413      	add	r3, r2
 8014a18:	00db      	lsls	r3, r3, #3
 8014a1a:	440b      	add	r3, r1
 8014a1c:	3314      	adds	r3, #20
 8014a1e:	781b      	ldrb	r3, [r3, #0]
 8014a20:	2b01      	cmp	r3, #1
 8014a22:	d15c      	bne.n	8014ade <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8014a24:	2300      	movs	r3, #0
 8014a26:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014a2c:	e01c      	b.n	8014a68 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014a2e:	69fb      	ldr	r3, [r7, #28]
 8014a30:	895a      	ldrh	r2, [r3, #10]
 8014a32:	69fb      	ldr	r3, [r7, #28]
 8014a34:	891b      	ldrh	r3, [r3, #8]
 8014a36:	429a      	cmp	r2, r3
 8014a38:	d10a      	bne.n	8014a50 <etharp_query+0x1c0>
 8014a3a:	69fb      	ldr	r3, [r7, #28]
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d006      	beq.n	8014a50 <etharp_query+0x1c0>
 8014a42:	4b2a      	ldr	r3, [pc, #168]	@ (8014aec <etharp_query+0x25c>)
 8014a44:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8014a48:	492f      	ldr	r1, [pc, #188]	@ (8014b08 <etharp_query+0x278>)
 8014a4a:	482a      	ldr	r0, [pc, #168]	@ (8014af4 <etharp_query+0x264>)
 8014a4c:	f002 f92c 	bl	8016ca8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8014a50:	69fb      	ldr	r3, [r7, #28]
 8014a52:	7b1b      	ldrb	r3, [r3, #12]
 8014a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d002      	beq.n	8014a62 <etharp_query+0x1d2>
        copy_needed = 1;
 8014a5c:	2301      	movs	r3, #1
 8014a5e:	61bb      	str	r3, [r7, #24]
        break;
 8014a60:	e005      	b.n	8014a6e <etharp_query+0x1de>
      }
      p = p->next;
 8014a62:	69fb      	ldr	r3, [r7, #28]
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014a68:	69fb      	ldr	r3, [r7, #28]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d1df      	bne.n	8014a2e <etharp_query+0x19e>
    }
    if (copy_needed) {
 8014a6e:	69bb      	ldr	r3, [r7, #24]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d007      	beq.n	8014a84 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014a74:	687a      	ldr	r2, [r7, #4]
 8014a76:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8014a7a:	200e      	movs	r0, #14
 8014a7c:	f7f9 f902 	bl	800dc84 <pbuf_clone>
 8014a80:	61f8      	str	r0, [r7, #28]
 8014a82:	e004      	b.n	8014a8e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8014a88:	69f8      	ldr	r0, [r7, #28]
 8014a8a:	f7f8 fdf1 	bl	800d670 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8014a8e:	69fb      	ldr	r3, [r7, #28]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d021      	beq.n	8014ad8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014a94:	7c7a      	ldrb	r2, [r7, #17]
 8014a96:	4918      	ldr	r1, [pc, #96]	@ (8014af8 <etharp_query+0x268>)
 8014a98:	4613      	mov	r3, r2
 8014a9a:	005b      	lsls	r3, r3, #1
 8014a9c:	4413      	add	r3, r2
 8014a9e:	00db      	lsls	r3, r3, #3
 8014aa0:	440b      	add	r3, r1
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d00a      	beq.n	8014abe <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8014aa8:	7c7a      	ldrb	r2, [r7, #17]
 8014aaa:	4913      	ldr	r1, [pc, #76]	@ (8014af8 <etharp_query+0x268>)
 8014aac:	4613      	mov	r3, r2
 8014aae:	005b      	lsls	r3, r3, #1
 8014ab0:	4413      	add	r3, r2
 8014ab2:	00db      	lsls	r3, r3, #3
 8014ab4:	440b      	add	r3, r1
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	4618      	mov	r0, r3
 8014aba:	f7f8 fd33 	bl	800d524 <pbuf_free>
      }
      arp_table[i].q = p;
 8014abe:	7c7a      	ldrb	r2, [r7, #17]
 8014ac0:	490d      	ldr	r1, [pc, #52]	@ (8014af8 <etharp_query+0x268>)
 8014ac2:	4613      	mov	r3, r2
 8014ac4:	005b      	lsls	r3, r3, #1
 8014ac6:	4413      	add	r3, r2
 8014ac8:	00db      	lsls	r3, r3, #3
 8014aca:	440b      	add	r3, r1
 8014acc:	69fa      	ldr	r2, [r7, #28]
 8014ace:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014ad6:	e002      	b.n	8014ade <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014ad8:	23ff      	movs	r3, #255	@ 0xff
 8014ada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8014ade:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	3728      	adds	r7, #40	@ 0x28
 8014ae6:	46bd      	mov	sp, r7
 8014ae8:	bd80      	pop	{r7, pc}
 8014aea:	bf00      	nop
 8014aec:	0801a970 	.word	0x0801a970
 8014af0:	0801ab1c 	.word	0x0801ab1c
 8014af4:	0801a9e8 	.word	0x0801a9e8
 8014af8:	2000c838 	.word	0x2000c838
 8014afc:	0801ab2c 	.word	0x0801ab2c
 8014b00:	0801ab10 	.word	0x0801ab10
 8014b04:	2000c928 	.word	0x2000c928
 8014b08:	0801ab54 	.word	0x0801ab54

08014b0c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014b0c:	b580      	push	{r7, lr}
 8014b0e:	b08a      	sub	sp, #40	@ 0x28
 8014b10:	af02      	add	r7, sp, #8
 8014b12:	60f8      	str	r0, [r7, #12]
 8014b14:	60b9      	str	r1, [r7, #8]
 8014b16:	607a      	str	r2, [r7, #4]
 8014b18:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014b1e:	68fb      	ldr	r3, [r7, #12]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d106      	bne.n	8014b32 <etharp_raw+0x26>
 8014b24:	4b3a      	ldr	r3, [pc, #232]	@ (8014c10 <etharp_raw+0x104>)
 8014b26:	f240 4257 	movw	r2, #1111	@ 0x457
 8014b2a:	493a      	ldr	r1, [pc, #232]	@ (8014c14 <etharp_raw+0x108>)
 8014b2c:	483a      	ldr	r0, [pc, #232]	@ (8014c18 <etharp_raw+0x10c>)
 8014b2e:	f002 f8bb 	bl	8016ca8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8014b32:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014b36:	211c      	movs	r1, #28
 8014b38:	200e      	movs	r0, #14
 8014b3a:	f7f8 fa0f 	bl	800cf5c <pbuf_alloc>
 8014b3e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014b40:	69bb      	ldr	r3, [r7, #24]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d102      	bne.n	8014b4c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8014b46:	f04f 33ff 	mov.w	r3, #4294967295
 8014b4a:	e05d      	b.n	8014c08 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8014b4c:	69bb      	ldr	r3, [r7, #24]
 8014b4e:	895b      	ldrh	r3, [r3, #10]
 8014b50:	2b1b      	cmp	r3, #27
 8014b52:	d806      	bhi.n	8014b62 <etharp_raw+0x56>
 8014b54:	4b2e      	ldr	r3, [pc, #184]	@ (8014c10 <etharp_raw+0x104>)
 8014b56:	f240 4262 	movw	r2, #1122	@ 0x462
 8014b5a:	4930      	ldr	r1, [pc, #192]	@ (8014c1c <etharp_raw+0x110>)
 8014b5c:	482e      	ldr	r0, [pc, #184]	@ (8014c18 <etharp_raw+0x10c>)
 8014b5e:	f002 f8a3 	bl	8016ca8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8014b62:	69bb      	ldr	r3, [r7, #24]
 8014b64:	685b      	ldr	r3, [r3, #4]
 8014b66:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8014b68:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	f7f6 f900 	bl	800ad70 <lwip_htons>
 8014b70:	4603      	mov	r3, r0
 8014b72:	461a      	mov	r2, r3
 8014b74:	697b      	ldr	r3, [r7, #20]
 8014b76:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014b7e:	2b06      	cmp	r3, #6
 8014b80:	d006      	beq.n	8014b90 <etharp_raw+0x84>
 8014b82:	4b23      	ldr	r3, [pc, #140]	@ (8014c10 <etharp_raw+0x104>)
 8014b84:	f240 4269 	movw	r2, #1129	@ 0x469
 8014b88:	4925      	ldr	r1, [pc, #148]	@ (8014c20 <etharp_raw+0x114>)
 8014b8a:	4823      	ldr	r0, [pc, #140]	@ (8014c18 <etharp_raw+0x10c>)
 8014b8c:	f002 f88c 	bl	8016ca8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8014b90:	697b      	ldr	r3, [r7, #20]
 8014b92:	3308      	adds	r3, #8
 8014b94:	2206      	movs	r2, #6
 8014b96:	6839      	ldr	r1, [r7, #0]
 8014b98:	4618      	mov	r0, r3
 8014b9a:	f002 fb0e 	bl	80171ba <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8014b9e:	697b      	ldr	r3, [r7, #20]
 8014ba0:	3312      	adds	r3, #18
 8014ba2:	2206      	movs	r2, #6
 8014ba4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	f002 fb07 	bl	80171ba <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014bac:	697b      	ldr	r3, [r7, #20]
 8014bae:	330e      	adds	r3, #14
 8014bb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014bb2:	6812      	ldr	r2, [r2, #0]
 8014bb4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8014bb6:	697b      	ldr	r3, [r7, #20]
 8014bb8:	3318      	adds	r3, #24
 8014bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014bbc:	6812      	ldr	r2, [r2, #0]
 8014bbe:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014bc0:	697b      	ldr	r3, [r7, #20]
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	701a      	strb	r2, [r3, #0]
 8014bc6:	2200      	movs	r2, #0
 8014bc8:	f042 0201 	orr.w	r2, r2, #1
 8014bcc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	2200      	movs	r2, #0
 8014bd2:	f042 0208 	orr.w	r2, r2, #8
 8014bd6:	709a      	strb	r2, [r3, #2]
 8014bd8:	2200      	movs	r2, #0
 8014bda:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	2206      	movs	r2, #6
 8014be0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014be2:	697b      	ldr	r3, [r7, #20]
 8014be4:	2204      	movs	r2, #4
 8014be6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014be8:	f640 0306 	movw	r3, #2054	@ 0x806
 8014bec:	9300      	str	r3, [sp, #0]
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	68ba      	ldr	r2, [r7, #8]
 8014bf2:	69b9      	ldr	r1, [r7, #24]
 8014bf4:	68f8      	ldr	r0, [r7, #12]
 8014bf6:	f001 fdf9 	bl	80167ec <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8014bfa:	69b8      	ldr	r0, [r7, #24]
 8014bfc:	f7f8 fc92 	bl	800d524 <pbuf_free>
  p = NULL;
 8014c00:	2300      	movs	r3, #0
 8014c02:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014c04:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014c08:	4618      	mov	r0, r3
 8014c0a:	3720      	adds	r7, #32
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	bd80      	pop	{r7, pc}
 8014c10:	0801a970 	.word	0x0801a970
 8014c14:	0801aac0 	.word	0x0801aac0
 8014c18:	0801a9e8 	.word	0x0801a9e8
 8014c1c:	0801ab70 	.word	0x0801ab70
 8014c20:	0801aba4 	.word	0x0801aba4

08014c24 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8014c24:	b580      	push	{r7, lr}
 8014c26:	b088      	sub	sp, #32
 8014c28:	af04      	add	r7, sp, #16
 8014c2a:	60f8      	str	r0, [r7, #12]
 8014c2c:	60b9      	str	r1, [r7, #8]
 8014c2e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014c40:	2201      	movs	r2, #1
 8014c42:	9203      	str	r2, [sp, #12]
 8014c44:	68ba      	ldr	r2, [r7, #8]
 8014c46:	9202      	str	r2, [sp, #8]
 8014c48:	4a06      	ldr	r2, [pc, #24]	@ (8014c64 <etharp_request_dst+0x40>)
 8014c4a:	9201      	str	r2, [sp, #4]
 8014c4c:	9300      	str	r3, [sp, #0]
 8014c4e:	4603      	mov	r3, r0
 8014c50:	687a      	ldr	r2, [r7, #4]
 8014c52:	68f8      	ldr	r0, [r7, #12]
 8014c54:	f7ff ff5a 	bl	8014b0c <etharp_raw>
 8014c58:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	3710      	adds	r7, #16
 8014c5e:	46bd      	mov	sp, r7
 8014c60:	bd80      	pop	{r7, pc}
 8014c62:	bf00      	nop
 8014c64:	0801b204 	.word	0x0801b204

08014c68 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8014c68:	b580      	push	{r7, lr}
 8014c6a:	b082      	sub	sp, #8
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
 8014c70:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8014c72:	4a05      	ldr	r2, [pc, #20]	@ (8014c88 <etharp_request+0x20>)
 8014c74:	6839      	ldr	r1, [r7, #0]
 8014c76:	6878      	ldr	r0, [r7, #4]
 8014c78:	f7ff ffd4 	bl	8014c24 <etharp_request_dst>
 8014c7c:	4603      	mov	r3, r0
}
 8014c7e:	4618      	mov	r0, r3
 8014c80:	3708      	adds	r7, #8
 8014c82:	46bd      	mov	sp, r7
 8014c84:	bd80      	pop	{r7, pc}
 8014c86:	bf00      	nop
 8014c88:	0801b1fc 	.word	0x0801b1fc

08014c8c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b08e      	sub	sp, #56	@ 0x38
 8014c90:	af04      	add	r7, sp, #16
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8014c96:	4b79      	ldr	r3, [pc, #484]	@ (8014e7c <icmp_input+0x1f0>)
 8014c98:	689b      	ldr	r3, [r3, #8]
 8014c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8014c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c9e:	781b      	ldrb	r3, [r3, #0]
 8014ca0:	f003 030f 	and.w	r3, r3, #15
 8014ca4:	b2db      	uxtb	r3, r3
 8014ca6:	009b      	lsls	r3, r3, #2
 8014ca8:	b2db      	uxtb	r3, r3
 8014caa:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8014cac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014cae:	2b13      	cmp	r3, #19
 8014cb0:	f240 80cd 	bls.w	8014e4e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	895b      	ldrh	r3, [r3, #10]
 8014cb8:	2b03      	cmp	r3, #3
 8014cba:	f240 80ca 	bls.w	8014e52 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	685b      	ldr	r3, [r3, #4]
 8014cc2:	781b      	ldrb	r3, [r3, #0]
 8014cc4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8014cc8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	f000 80b7 	beq.w	8014e40 <icmp_input+0x1b4>
 8014cd2:	2b08      	cmp	r3, #8
 8014cd4:	f040 80b7 	bne.w	8014e46 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8014cd8:	4b69      	ldr	r3, [pc, #420]	@ (8014e80 <icmp_input+0x1f4>)
 8014cda:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014cdc:	4b67      	ldr	r3, [pc, #412]	@ (8014e7c <icmp_input+0x1f0>)
 8014cde:	695b      	ldr	r3, [r3, #20]
 8014ce0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014ce4:	2be0      	cmp	r3, #224	@ 0xe0
 8014ce6:	f000 80bb 	beq.w	8014e60 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8014cea:	4b64      	ldr	r3, [pc, #400]	@ (8014e7c <icmp_input+0x1f0>)
 8014cec:	695b      	ldr	r3, [r3, #20]
 8014cee:	4a63      	ldr	r2, [pc, #396]	@ (8014e7c <icmp_input+0x1f0>)
 8014cf0:	6812      	ldr	r2, [r2, #0]
 8014cf2:	4611      	mov	r1, r2
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	f000 fcb1 	bl	801565c <ip4_addr_isbroadcast_u32>
 8014cfa:	4603      	mov	r3, r0
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	f040 80b1 	bne.w	8014e64 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	891b      	ldrh	r3, [r3, #8]
 8014d06:	2b07      	cmp	r3, #7
 8014d08:	f240 80a5 	bls.w	8014e56 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014d0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d0e:	330e      	adds	r3, #14
 8014d10:	4619      	mov	r1, r3
 8014d12:	6878      	ldr	r0, [r7, #4]
 8014d14:	f7f8 fb70 	bl	800d3f8 <pbuf_add_header>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d04b      	beq.n	8014db6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	891a      	ldrh	r2, [r3, #8]
 8014d22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d24:	4413      	add	r3, r2
 8014d26:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	891b      	ldrh	r3, [r3, #8]
 8014d2c:	8b7a      	ldrh	r2, [r7, #26]
 8014d2e:	429a      	cmp	r2, r3
 8014d30:	f0c0 809a 	bcc.w	8014e68 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8014d34:	8b7b      	ldrh	r3, [r7, #26]
 8014d36:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014d3a:	4619      	mov	r1, r3
 8014d3c:	200e      	movs	r0, #14
 8014d3e:	f7f8 f90d 	bl	800cf5c <pbuf_alloc>
 8014d42:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8014d44:	697b      	ldr	r3, [r7, #20]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	f000 8090 	beq.w	8014e6c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8014d4c:	697b      	ldr	r3, [r7, #20]
 8014d4e:	895b      	ldrh	r3, [r3, #10]
 8014d50:	461a      	mov	r2, r3
 8014d52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d54:	3308      	adds	r3, #8
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d203      	bcs.n	8014d62 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8014d5a:	6978      	ldr	r0, [r7, #20]
 8014d5c:	f7f8 fbe2 	bl	800d524 <pbuf_free>
          goto icmperr;
 8014d60:	e085      	b.n	8014e6e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8014d62:	697b      	ldr	r3, [r7, #20]
 8014d64:	685b      	ldr	r3, [r3, #4]
 8014d66:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014d68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014d6a:	4618      	mov	r0, r3
 8014d6c:	f002 fa25 	bl	80171ba <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8014d70:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d72:	4619      	mov	r1, r3
 8014d74:	6978      	ldr	r0, [r7, #20]
 8014d76:	f7f8 fb4f 	bl	800d418 <pbuf_remove_header>
 8014d7a:	4603      	mov	r3, r0
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d009      	beq.n	8014d94 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8014d80:	4b40      	ldr	r3, [pc, #256]	@ (8014e84 <icmp_input+0x1f8>)
 8014d82:	22b6      	movs	r2, #182	@ 0xb6
 8014d84:	4940      	ldr	r1, [pc, #256]	@ (8014e88 <icmp_input+0x1fc>)
 8014d86:	4841      	ldr	r0, [pc, #260]	@ (8014e8c <icmp_input+0x200>)
 8014d88:	f001 ff8e 	bl	8016ca8 <iprintf>
          pbuf_free(r);
 8014d8c:	6978      	ldr	r0, [r7, #20]
 8014d8e:	f7f8 fbc9 	bl	800d524 <pbuf_free>
          goto icmperr;
 8014d92:	e06c      	b.n	8014e6e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8014d94:	6879      	ldr	r1, [r7, #4]
 8014d96:	6978      	ldr	r0, [r7, #20]
 8014d98:	f7f8 fcf8 	bl	800d78c <pbuf_copy>
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d003      	beq.n	8014daa <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8014da2:	6978      	ldr	r0, [r7, #20]
 8014da4:	f7f8 fbbe 	bl	800d524 <pbuf_free>
          goto icmperr;
 8014da8:	e061      	b.n	8014e6e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8014daa:	6878      	ldr	r0, [r7, #4]
 8014dac:	f7f8 fbba 	bl	800d524 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8014db0:	697b      	ldr	r3, [r7, #20]
 8014db2:	607b      	str	r3, [r7, #4]
 8014db4:	e00f      	b.n	8014dd6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014db6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014db8:	330e      	adds	r3, #14
 8014dba:	4619      	mov	r1, r3
 8014dbc:	6878      	ldr	r0, [r7, #4]
 8014dbe:	f7f8 fb2b 	bl	800d418 <pbuf_remove_header>
 8014dc2:	4603      	mov	r3, r0
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d006      	beq.n	8014dd6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8014dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8014e84 <icmp_input+0x1f8>)
 8014dca:	22c7      	movs	r2, #199	@ 0xc7
 8014dcc:	4930      	ldr	r1, [pc, #192]	@ (8014e90 <icmp_input+0x204>)
 8014dce:	482f      	ldr	r0, [pc, #188]	@ (8014e8c <icmp_input+0x200>)
 8014dd0:	f001 ff6a 	bl	8016ca8 <iprintf>
          goto icmperr;
 8014dd4:	e04b      	b.n	8014e6e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	685b      	ldr	r3, [r3, #4]
 8014dda:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8014ddc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014dde:	4619      	mov	r1, r3
 8014de0:	6878      	ldr	r0, [r7, #4]
 8014de2:	f7f8 fb09 	bl	800d3f8 <pbuf_add_header>
 8014de6:	4603      	mov	r3, r0
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d12b      	bne.n	8014e44 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	685b      	ldr	r3, [r3, #4]
 8014df0:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8014df2:	69fb      	ldr	r3, [r7, #28]
 8014df4:	681a      	ldr	r2, [r3, #0]
 8014df6:	68fb      	ldr	r3, [r7, #12]
 8014df8:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8014dfa:	4b20      	ldr	r3, [pc, #128]	@ (8014e7c <icmp_input+0x1f0>)
 8014dfc:	691a      	ldr	r2, [r3, #16]
 8014dfe:	68fb      	ldr	r3, [r7, #12]
 8014e00:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8014e02:	693b      	ldr	r3, [r7, #16]
 8014e04:	2200      	movs	r2, #0
 8014e06:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8014e08:	693b      	ldr	r3, [r7, #16]
 8014e0a:	2200      	movs	r2, #0
 8014e0c:	709a      	strb	r2, [r3, #2]
 8014e0e:	2200      	movs	r2, #0
 8014e10:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	22ff      	movs	r2, #255	@ 0xff
 8014e16:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	2200      	movs	r2, #0
 8014e1c:	729a      	strb	r2, [r3, #10]
 8014e1e:	2200      	movs	r2, #0
 8014e20:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8014e22:	683b      	ldr	r3, [r7, #0]
 8014e24:	9302      	str	r3, [sp, #8]
 8014e26:	2301      	movs	r3, #1
 8014e28:	9301      	str	r3, [sp, #4]
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	9300      	str	r3, [sp, #0]
 8014e2e:	23ff      	movs	r3, #255	@ 0xff
 8014e30:	2200      	movs	r2, #0
 8014e32:	69f9      	ldr	r1, [r7, #28]
 8014e34:	6878      	ldr	r0, [r7, #4]
 8014e36:	f000 fb39 	bl	80154ac <ip4_output_if>
 8014e3a:	4603      	mov	r3, r0
 8014e3c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8014e3e:	e001      	b.n	8014e44 <icmp_input+0x1b8>
      break;
 8014e40:	bf00      	nop
 8014e42:	e000      	b.n	8014e46 <icmp_input+0x1ba>
      break;
 8014e44:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8014e46:	6878      	ldr	r0, [r7, #4]
 8014e48:	f7f8 fb6c 	bl	800d524 <pbuf_free>
  return;
 8014e4c:	e013      	b.n	8014e76 <icmp_input+0x1ea>
    goto lenerr;
 8014e4e:	bf00      	nop
 8014e50:	e002      	b.n	8014e58 <icmp_input+0x1cc>
    goto lenerr;
 8014e52:	bf00      	nop
 8014e54:	e000      	b.n	8014e58 <icmp_input+0x1cc>
        goto lenerr;
 8014e56:	bf00      	nop
lenerr:
  pbuf_free(p);
 8014e58:	6878      	ldr	r0, [r7, #4]
 8014e5a:	f7f8 fb63 	bl	800d524 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014e5e:	e00a      	b.n	8014e76 <icmp_input+0x1ea>
        goto icmperr;
 8014e60:	bf00      	nop
 8014e62:	e004      	b.n	8014e6e <icmp_input+0x1e2>
        goto icmperr;
 8014e64:	bf00      	nop
 8014e66:	e002      	b.n	8014e6e <icmp_input+0x1e2>
          goto icmperr;
 8014e68:	bf00      	nop
 8014e6a:	e000      	b.n	8014e6e <icmp_input+0x1e2>
          goto icmperr;
 8014e6c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8014e6e:	6878      	ldr	r0, [r7, #4]
 8014e70:	f7f8 fb58 	bl	800d524 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014e74:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8014e76:	3728      	adds	r7, #40	@ 0x28
 8014e78:	46bd      	mov	sp, r7
 8014e7a:	bd80      	pop	{r7, pc}
 8014e7c:	2000957c 	.word	0x2000957c
 8014e80:	20009590 	.word	0x20009590
 8014e84:	0801abe8 	.word	0x0801abe8
 8014e88:	0801ac20 	.word	0x0801ac20
 8014e8c:	0801ac58 	.word	0x0801ac58
 8014e90:	0801ac80 	.word	0x0801ac80

08014e94 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b082      	sub	sp, #8
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
 8014e9c:	460b      	mov	r3, r1
 8014e9e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8014ea0:	78fb      	ldrb	r3, [r7, #3]
 8014ea2:	461a      	mov	r2, r3
 8014ea4:	2103      	movs	r1, #3
 8014ea6:	6878      	ldr	r0, [r7, #4]
 8014ea8:	f000 f814 	bl	8014ed4 <icmp_send_response>
}
 8014eac:	bf00      	nop
 8014eae:	3708      	adds	r7, #8
 8014eb0:	46bd      	mov	sp, r7
 8014eb2:	bd80      	pop	{r7, pc}

08014eb4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014eb4:	b580      	push	{r7, lr}
 8014eb6:	b082      	sub	sp, #8
 8014eb8:	af00      	add	r7, sp, #0
 8014eba:	6078      	str	r0, [r7, #4]
 8014ebc:	460b      	mov	r3, r1
 8014ebe:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014ec0:	78fb      	ldrb	r3, [r7, #3]
 8014ec2:	461a      	mov	r2, r3
 8014ec4:	210b      	movs	r1, #11
 8014ec6:	6878      	ldr	r0, [r7, #4]
 8014ec8:	f000 f804 	bl	8014ed4 <icmp_send_response>
}
 8014ecc:	bf00      	nop
 8014ece:	3708      	adds	r7, #8
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	bd80      	pop	{r7, pc}

08014ed4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	b08c      	sub	sp, #48	@ 0x30
 8014ed8:	af04      	add	r7, sp, #16
 8014eda:	6078      	str	r0, [r7, #4]
 8014edc:	460b      	mov	r3, r1
 8014ede:	70fb      	strb	r3, [r7, #3]
 8014ee0:	4613      	mov	r3, r2
 8014ee2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014ee4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014ee8:	2124      	movs	r1, #36	@ 0x24
 8014eea:	2022      	movs	r0, #34	@ 0x22
 8014eec:	f7f8 f836 	bl	800cf5c <pbuf_alloc>
 8014ef0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014ef2:	69fb      	ldr	r3, [r7, #28]
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d04c      	beq.n	8014f92 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8014ef8:	69fb      	ldr	r3, [r7, #28]
 8014efa:	895b      	ldrh	r3, [r3, #10]
 8014efc:	2b23      	cmp	r3, #35	@ 0x23
 8014efe:	d806      	bhi.n	8014f0e <icmp_send_response+0x3a>
 8014f00:	4b26      	ldr	r3, [pc, #152]	@ (8014f9c <icmp_send_response+0xc8>)
 8014f02:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8014f06:	4926      	ldr	r1, [pc, #152]	@ (8014fa0 <icmp_send_response+0xcc>)
 8014f08:	4826      	ldr	r0, [pc, #152]	@ (8014fa4 <icmp_send_response+0xd0>)
 8014f0a:	f001 fecd 	bl	8016ca8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	685b      	ldr	r3, [r3, #4]
 8014f12:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8014f14:	69fb      	ldr	r3, [r7, #28]
 8014f16:	685b      	ldr	r3, [r3, #4]
 8014f18:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	78fa      	ldrb	r2, [r7, #3]
 8014f1e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	78ba      	ldrb	r2, [r7, #2]
 8014f24:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8014f26:	697b      	ldr	r3, [r7, #20]
 8014f28:	2200      	movs	r2, #0
 8014f2a:	711a      	strb	r2, [r3, #4]
 8014f2c:	2200      	movs	r2, #0
 8014f2e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8014f30:	697b      	ldr	r3, [r7, #20]
 8014f32:	2200      	movs	r2, #0
 8014f34:	719a      	strb	r2, [r3, #6]
 8014f36:	2200      	movs	r2, #0
 8014f38:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8014f3a:	69fb      	ldr	r3, [r7, #28]
 8014f3c:	685b      	ldr	r3, [r3, #4]
 8014f3e:	f103 0008 	add.w	r0, r3, #8
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	685b      	ldr	r3, [r3, #4]
 8014f46:	221c      	movs	r2, #28
 8014f48:	4619      	mov	r1, r3
 8014f4a:	f002 f936 	bl	80171ba <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8014f4e:	69bb      	ldr	r3, [r7, #24]
 8014f50:	68db      	ldr	r3, [r3, #12]
 8014f52:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8014f54:	f107 030c 	add.w	r3, r7, #12
 8014f58:	4618      	mov	r0, r3
 8014f5a:	f000 f825 	bl	8014fa8 <ip4_route>
 8014f5e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8014f60:	693b      	ldr	r3, [r7, #16]
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d011      	beq.n	8014f8a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8014f66:	697b      	ldr	r3, [r7, #20]
 8014f68:	2200      	movs	r2, #0
 8014f6a:	709a      	strb	r2, [r3, #2]
 8014f6c:	2200      	movs	r2, #0
 8014f6e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8014f70:	f107 020c 	add.w	r2, r7, #12
 8014f74:	693b      	ldr	r3, [r7, #16]
 8014f76:	9302      	str	r3, [sp, #8]
 8014f78:	2301      	movs	r3, #1
 8014f7a:	9301      	str	r3, [sp, #4]
 8014f7c:	2300      	movs	r3, #0
 8014f7e:	9300      	str	r3, [sp, #0]
 8014f80:	23ff      	movs	r3, #255	@ 0xff
 8014f82:	2100      	movs	r1, #0
 8014f84:	69f8      	ldr	r0, [r7, #28]
 8014f86:	f000 fa91 	bl	80154ac <ip4_output_if>
  }
  pbuf_free(q);
 8014f8a:	69f8      	ldr	r0, [r7, #28]
 8014f8c:	f7f8 faca 	bl	800d524 <pbuf_free>
 8014f90:	e000      	b.n	8014f94 <icmp_send_response+0xc0>
    return;
 8014f92:	bf00      	nop
}
 8014f94:	3720      	adds	r7, #32
 8014f96:	46bd      	mov	sp, r7
 8014f98:	bd80      	pop	{r7, pc}
 8014f9a:	bf00      	nop
 8014f9c:	0801abe8 	.word	0x0801abe8
 8014fa0:	0801acb4 	.word	0x0801acb4
 8014fa4:	0801ac58 	.word	0x0801ac58

08014fa8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014fa8:	b480      	push	{r7}
 8014faa:	b085      	sub	sp, #20
 8014fac:	af00      	add	r7, sp, #0
 8014fae:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014fb0:	4b33      	ldr	r3, [pc, #204]	@ (8015080 <ip4_route+0xd8>)
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	60fb      	str	r3, [r7, #12]
 8014fb6:	e036      	b.n	8015026 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014fbe:	f003 0301 	and.w	r3, r3, #1
 8014fc2:	b2db      	uxtb	r3, r3
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d02b      	beq.n	8015020 <ip4_route+0x78>
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014fce:	089b      	lsrs	r3, r3, #2
 8014fd0:	f003 0301 	and.w	r3, r3, #1
 8014fd4:	b2db      	uxtb	r3, r3
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d022      	beq.n	8015020 <ip4_route+0x78>
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	3304      	adds	r3, #4
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d01d      	beq.n	8015020 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	681a      	ldr	r2, [r3, #0]
 8014fe8:	68fb      	ldr	r3, [r7, #12]
 8014fea:	3304      	adds	r3, #4
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	405a      	eors	r2, r3
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	3308      	adds	r3, #8
 8014ff4:	681b      	ldr	r3, [r3, #0]
 8014ff6:	4013      	ands	r3, r2
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d101      	bne.n	8015000 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	e038      	b.n	8015072 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015006:	f003 0302 	and.w	r3, r3, #2
 801500a:	2b00      	cmp	r3, #0
 801500c:	d108      	bne.n	8015020 <ip4_route+0x78>
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	681a      	ldr	r2, [r3, #0]
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	330c      	adds	r3, #12
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	429a      	cmp	r2, r3
 801501a:	d101      	bne.n	8015020 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801501c:	68fb      	ldr	r3, [r7, #12]
 801501e:	e028      	b.n	8015072 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	60fb      	str	r3, [r7, #12]
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	2b00      	cmp	r3, #0
 801502a:	d1c5      	bne.n	8014fb8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801502c:	4b15      	ldr	r3, [pc, #84]	@ (8015084 <ip4_route+0xdc>)
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	2b00      	cmp	r3, #0
 8015032:	d01a      	beq.n	801506a <ip4_route+0xc2>
 8015034:	4b13      	ldr	r3, [pc, #76]	@ (8015084 <ip4_route+0xdc>)
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801503c:	f003 0301 	and.w	r3, r3, #1
 8015040:	2b00      	cmp	r3, #0
 8015042:	d012      	beq.n	801506a <ip4_route+0xc2>
 8015044:	4b0f      	ldr	r3, [pc, #60]	@ (8015084 <ip4_route+0xdc>)
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801504c:	f003 0304 	and.w	r3, r3, #4
 8015050:	2b00      	cmp	r3, #0
 8015052:	d00a      	beq.n	801506a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015054:	4b0b      	ldr	r3, [pc, #44]	@ (8015084 <ip4_route+0xdc>)
 8015056:	681b      	ldr	r3, [r3, #0]
 8015058:	3304      	adds	r3, #4
 801505a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801505c:	2b00      	cmp	r3, #0
 801505e:	d004      	beq.n	801506a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	b2db      	uxtb	r3, r3
 8015066:	2b7f      	cmp	r3, #127	@ 0x7f
 8015068:	d101      	bne.n	801506e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801506a:	2300      	movs	r3, #0
 801506c:	e001      	b.n	8015072 <ip4_route+0xca>
  }

  return netif_default;
 801506e:	4b05      	ldr	r3, [pc, #20]	@ (8015084 <ip4_route+0xdc>)
 8015070:	681b      	ldr	r3, [r3, #0]
}
 8015072:	4618      	mov	r0, r3
 8015074:	3714      	adds	r7, #20
 8015076:	46bd      	mov	sp, r7
 8015078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801507c:	4770      	bx	lr
 801507e:	bf00      	nop
 8015080:	2000c7cc 	.word	0x2000c7cc
 8015084:	2000c7d0 	.word	0x2000c7d0

08015088 <ip4_canforward>:
 * @param p the packet to forward
 * @return 1: can forward 0: discard
 */
static int
ip4_canforward(struct pbuf *p)
{
 8015088:	b580      	push	{r7, lr}
 801508a:	b084      	sub	sp, #16
 801508c:	af00      	add	r7, sp, #0
 801508e:	6078      	str	r0, [r7, #4]
  u32_t addr = lwip_htonl(ip4_addr_get_u32(ip4_current_dest_addr()));
 8015090:	4b1c      	ldr	r3, [pc, #112]	@ (8015104 <ip4_canforward+0x7c>)
 8015092:	695b      	ldr	r3, [r3, #20]
 8015094:	4618      	mov	r0, r3
 8015096:	f7f5 fe81 	bl	800ad9c <lwip_htonl>
 801509a:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
    return ret;
  }
#endif /* LWIP_HOOK_IP4_CANFORWARD */

  if (p->flags & PBUF_FLAG_LLBCAST) {
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	7b5b      	ldrb	r3, [r3, #13]
 80150a0:	f003 0308 	and.w	r3, r3, #8
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d001      	beq.n	80150ac <ip4_canforward+0x24>
    /* don't route link-layer broadcasts */
    return 0;
 80150a8:	2300      	movs	r3, #0
 80150aa:	e026      	b.n	80150fa <ip4_canforward+0x72>
  }
  if ((p->flags & PBUF_FLAG_LLMCAST) || IP_MULTICAST(addr)) {
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	7b5b      	ldrb	r3, [r3, #13]
 80150b0:	f003 0310 	and.w	r3, r3, #16
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d105      	bne.n	80150c4 <ip4_canforward+0x3c>
 80150b8:	68fb      	ldr	r3, [r7, #12]
 80150ba:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80150be:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80150c2:	d101      	bne.n	80150c8 <ip4_canforward+0x40>
    /* don't route link-layer multicasts (use LWIP_HOOK_IP4_CANFORWARD instead) */
    return 0;
 80150c4:	2300      	movs	r3, #0
 80150c6:	e018      	b.n	80150fa <ip4_canforward+0x72>
  }
  if (IP_EXPERIMENTAL(addr)) {
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80150ce:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 80150d2:	d101      	bne.n	80150d8 <ip4_canforward+0x50>
    return 0;
 80150d4:	2300      	movs	r3, #0
 80150d6:	e010      	b.n	80150fa <ip4_canforward+0x72>
  }
  if (IP_CLASSA(addr)) {
 80150d8:	68fb      	ldr	r3, [r7, #12]
 80150da:	2b00      	cmp	r3, #0
 80150dc:	db0c      	blt.n	80150f8 <ip4_canforward+0x70>
    u32_t net = addr & IP_CLASSA_NET;
 80150de:	68fb      	ldr	r3, [r7, #12]
 80150e0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80150e4:	60bb      	str	r3, [r7, #8]
    if ((net == 0) || (net == ((u32_t)IP_LOOPBACKNET << IP_CLASSA_NSHIFT))) {
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d003      	beq.n	80150f4 <ip4_canforward+0x6c>
 80150ec:	68bb      	ldr	r3, [r7, #8]
 80150ee:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80150f2:	d101      	bne.n	80150f8 <ip4_canforward+0x70>
      /* don't route loopback packets */
      return 0;
 80150f4:	2300      	movs	r3, #0
 80150f6:	e000      	b.n	80150fa <ip4_canforward+0x72>
    }
  }
  return 1;
 80150f8:	2301      	movs	r3, #1
}
 80150fa:	4618      	mov	r0, r3
 80150fc:	3710      	adds	r7, #16
 80150fe:	46bd      	mov	sp, r7
 8015100:	bd80      	pop	{r7, pc}
 8015102:	bf00      	nop
 8015104:	2000957c 	.word	0x2000957c

08015108 <ip4_forward>:
 * @param iphdr the IP header of the input packet
 * @param inp the netif on which this packet was received
 */
static void
ip4_forward(struct pbuf *p, struct ip_hdr *iphdr, struct netif *inp)
{
 8015108:	b580      	push	{r7, lr}
 801510a:	b086      	sub	sp, #24
 801510c:	af00      	add	r7, sp, #0
 801510e:	60f8      	str	r0, [r7, #12]
 8015110:	60b9      	str	r1, [r7, #8]
 8015112:	607a      	str	r2, [r7, #4]
  struct netif *netif;

  PERF_START;
  LWIP_UNUSED_ARG(inp);

  if (!ip4_canforward(p)) {
 8015114:	68f8      	ldr	r0, [r7, #12]
 8015116:	f7ff ffb7 	bl	8015088 <ip4_canforward>
 801511a:	4603      	mov	r3, r0
 801511c:	2b00      	cmp	r3, #0
 801511e:	d059      	beq.n	80151d4 <ip4_forward+0xcc>
    goto return_noroute;
  }

  /* RFC3927 2.7: do not forward link-local addresses */
  if (ip4_addr_islinklocal(ip4_current_dest_addr())) {
 8015120:	4b31      	ldr	r3, [pc, #196]	@ (80151e8 <ip4_forward+0xe0>)
 8015122:	695b      	ldr	r3, [r3, #20]
 8015124:	b29b      	uxth	r3, r3
 8015126:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801512a:	4293      	cmp	r3, r2
 801512c:	d054      	beq.n	80151d8 <ip4_forward+0xd0>
                           ip4_addr3_16(ip4_current_dest_addr()), ip4_addr4_16(ip4_current_dest_addr())));
    goto return_noroute;
  }

  /* Find network interface where to forward this IP packet to. */
  netif = ip4_route_src(ip4_current_src_addr(), ip4_current_dest_addr());
 801512e:	482f      	ldr	r0, [pc, #188]	@ (80151ec <ip4_forward+0xe4>)
 8015130:	f7ff ff3a 	bl	8014fa8 <ip4_route>
 8015134:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015136:	697b      	ldr	r3, [r7, #20]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d04f      	beq.n	80151dc <ip4_forward+0xd4>
    goto return_noroute;
  }
#endif /* IP_FORWARD_ALLOW_TX_ON_RX_NETIF */

  /* decrement TTL */
  IPH_TTL_SET(iphdr, IPH_TTL(iphdr) - 1);
 801513c:	68bb      	ldr	r3, [r7, #8]
 801513e:	7a1b      	ldrb	r3, [r3, #8]
 8015140:	3b01      	subs	r3, #1
 8015142:	b2da      	uxtb	r2, r3
 8015144:	68bb      	ldr	r3, [r7, #8]
 8015146:	721a      	strb	r2, [r3, #8]
  /* send ICMP if TTL == 0 */
  if (IPH_TTL(iphdr) == 0) {
 8015148:	68bb      	ldr	r3, [r7, #8]
 801514a:	7a1b      	ldrb	r3, [r3, #8]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d108      	bne.n	8015162 <ip4_forward+0x5a>
    MIB2_STATS_INC(mib2.ipinhdrerrors);
#if LWIP_ICMP
    /* Don't send ICMP messages in response to ICMP messages */
    if (IPH_PROTO(iphdr) != IP_PROTO_ICMP) {
 8015150:	68bb      	ldr	r3, [r7, #8]
 8015152:	7a5b      	ldrb	r3, [r3, #9]
 8015154:	2b01      	cmp	r3, #1
 8015156:	d043      	beq.n	80151e0 <ip4_forward+0xd8>
      icmp_time_exceeded(p, ICMP_TE_TTL);
 8015158:	2100      	movs	r1, #0
 801515a:	68f8      	ldr	r0, [r7, #12]
 801515c:	f7ff feaa 	bl	8014eb4 <icmp_time_exceeded>
    }
#endif /* LWIP_ICMP */
    return;
 8015160:	e03e      	b.n	80151e0 <ip4_forward+0xd8>
  }

  /* Incrementally update the IP checksum. */
  if (IPH_CHKSUM(iphdr) >= PP_HTONS(0xffffU - 0x100)) {
 8015162:	68bb      	ldr	r3, [r7, #8]
 8015164:	895b      	ldrh	r3, [r3, #10]
 8015166:	b29b      	uxth	r3, r3
 8015168:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 801516c:	4293      	cmp	r3, r2
 801516e:	d907      	bls.n	8015180 <ip4_forward+0x78>
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100) + 1));
 8015170:	68bb      	ldr	r3, [r7, #8]
 8015172:	895b      	ldrh	r3, [r3, #10]
 8015174:	b29b      	uxth	r3, r3
 8015176:	3302      	adds	r3, #2
 8015178:	b29a      	uxth	r2, r3
 801517a:	68bb      	ldr	r3, [r7, #8]
 801517c:	815a      	strh	r2, [r3, #10]
 801517e:	e006      	b.n	801518e <ip4_forward+0x86>
  } else {
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100)));
 8015180:	68bb      	ldr	r3, [r7, #8]
 8015182:	895b      	ldrh	r3, [r3, #10]
 8015184:	b29b      	uxth	r3, r3
 8015186:	3301      	adds	r3, #1
 8015188:	b29a      	uxth	r2, r3
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	815a      	strh	r2, [r3, #10]
  MIB2_STATS_INC(mib2.ipforwdatagrams);
  IP_STATS_INC(ip.xmit);

  PERF_STOP("ip4_forward");
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801518e:	697b      	ldr	r3, [r7, #20]
 8015190:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015192:	2b00      	cmp	r3, #0
 8015194:	d017      	beq.n	80151c6 <ip4_forward+0xbe>
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	891a      	ldrh	r2, [r3, #8]
 801519a:	697b      	ldr	r3, [r7, #20]
 801519c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801519e:	429a      	cmp	r2, r3
 80151a0:	d911      	bls.n	80151c6 <ip4_forward+0xbe>
    if ((IPH_OFFSET(iphdr) & PP_NTOHS(IP_DF)) == 0) {
 80151a2:	68bb      	ldr	r3, [r7, #8]
 80151a4:	88db      	ldrh	r3, [r3, #6]
 80151a6:	b29b      	uxth	r3, r3
 80151a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d105      	bne.n	80151bc <ip4_forward+0xb4>
#if IP_FRAG
      ip4_frag(p, netif, ip4_current_dest_addr());
 80151b0:	4a0e      	ldr	r2, [pc, #56]	@ (80151ec <ip4_forward+0xe4>)
 80151b2:	6979      	ldr	r1, [r7, #20]
 80151b4:	68f8      	ldr	r0, [r7, #12]
 80151b6:	f001 f945 	bl	8016444 <ip4_frag>
#if LWIP_ICMP
      /* send ICMP Destination Unreachable code 4: "Fragmentation Needed and DF Set" */
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
#endif /* LWIP_ICMP */
    }
    return;
 80151ba:	e012      	b.n	80151e2 <ip4_forward+0xda>
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
 80151bc:	2104      	movs	r1, #4
 80151be:	68f8      	ldr	r0, [r7, #12]
 80151c0:	f7ff fe68 	bl	8014e94 <icmp_dest_unreach>
    return;
 80151c4:	e00d      	b.n	80151e2 <ip4_forward+0xda>
  }
  /* transmit pbuf on chosen interface */
  netif->output(netif, p, ip4_current_dest_addr());
 80151c6:	697b      	ldr	r3, [r7, #20]
 80151c8:	695b      	ldr	r3, [r3, #20]
 80151ca:	4a08      	ldr	r2, [pc, #32]	@ (80151ec <ip4_forward+0xe4>)
 80151cc:	68f9      	ldr	r1, [r7, #12]
 80151ce:	6978      	ldr	r0, [r7, #20]
 80151d0:	4798      	blx	r3
  return;
 80151d2:	e006      	b.n	80151e2 <ip4_forward+0xda>
    goto return_noroute;
 80151d4:	bf00      	nop
 80151d6:	e004      	b.n	80151e2 <ip4_forward+0xda>
    goto return_noroute;
 80151d8:	bf00      	nop
 80151da:	e002      	b.n	80151e2 <ip4_forward+0xda>
    goto return_noroute;
 80151dc:	bf00      	nop
 80151de:	e000      	b.n	80151e2 <ip4_forward+0xda>
    return;
 80151e0:	bf00      	nop
return_noroute:
  MIB2_STATS_INC(mib2.ipoutnoroutes);
}
 80151e2:	3718      	adds	r7, #24
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}
 80151e8:	2000957c 	.word	0x2000957c
 80151ec:	20009590 	.word	0x20009590

080151f0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80151f0:	b580      	push	{r7, lr}
 80151f2:	b082      	sub	sp, #8
 80151f4:	af00      	add	r7, sp, #0
 80151f6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80151fe:	f003 0301 	and.w	r3, r3, #1
 8015202:	b2db      	uxtb	r3, r3
 8015204:	2b00      	cmp	r3, #0
 8015206:	d016      	beq.n	8015236 <ip4_input_accept+0x46>
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	3304      	adds	r3, #4
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	2b00      	cmp	r3, #0
 8015210:	d011      	beq.n	8015236 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8015212:	4b0b      	ldr	r3, [pc, #44]	@ (8015240 <ip4_input_accept+0x50>)
 8015214:	695a      	ldr	r2, [r3, #20]
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	3304      	adds	r3, #4
 801521a:	681b      	ldr	r3, [r3, #0]
 801521c:	429a      	cmp	r2, r3
 801521e:	d008      	beq.n	8015232 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8015220:	4b07      	ldr	r3, [pc, #28]	@ (8015240 <ip4_input_accept+0x50>)
 8015222:	695b      	ldr	r3, [r3, #20]
 8015224:	6879      	ldr	r1, [r7, #4]
 8015226:	4618      	mov	r0, r3
 8015228:	f000 fa18 	bl	801565c <ip4_addr_isbroadcast_u32>
 801522c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801522e:	2b00      	cmp	r3, #0
 8015230:	d001      	beq.n	8015236 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8015232:	2301      	movs	r3, #1
 8015234:	e000      	b.n	8015238 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8015236:	2300      	movs	r3, #0
}
 8015238:	4618      	mov	r0, r3
 801523a:	3708      	adds	r7, #8
 801523c:	46bd      	mov	sp, r7
 801523e:	bd80      	pop	{r7, pc}
 8015240:	2000957c 	.word	0x2000957c

08015244 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b086      	sub	sp, #24
 8015248:	af00      	add	r7, sp, #0
 801524a:	6078      	str	r0, [r7, #4]
 801524c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	685b      	ldr	r3, [r3, #4]
 8015252:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8015254:	697b      	ldr	r3, [r7, #20]
 8015256:	781b      	ldrb	r3, [r3, #0]
 8015258:	091b      	lsrs	r3, r3, #4
 801525a:	b2db      	uxtb	r3, r3
 801525c:	2b04      	cmp	r3, #4
 801525e:	d004      	beq.n	801526a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8015260:	6878      	ldr	r0, [r7, #4]
 8015262:	f7f8 f95f 	bl	800d524 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8015266:	2300      	movs	r3, #0
 8015268:	e117      	b.n	801549a <ip4_input+0x256>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801526a:	697b      	ldr	r3, [r7, #20]
 801526c:	781b      	ldrb	r3, [r3, #0]
 801526e:	f003 030f 	and.w	r3, r3, #15
 8015272:	b2db      	uxtb	r3, r3
 8015274:	009b      	lsls	r3, r3, #2
 8015276:	b2db      	uxtb	r3, r3
 8015278:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801527a:	697b      	ldr	r3, [r7, #20]
 801527c:	885b      	ldrh	r3, [r3, #2]
 801527e:	b29b      	uxth	r3, r3
 8015280:	4618      	mov	r0, r3
 8015282:	f7f5 fd75 	bl	800ad70 <lwip_htons>
 8015286:	4603      	mov	r3, r0
 8015288:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	891b      	ldrh	r3, [r3, #8]
 801528e:	89ba      	ldrh	r2, [r7, #12]
 8015290:	429a      	cmp	r2, r3
 8015292:	d204      	bcs.n	801529e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8015294:	89bb      	ldrh	r3, [r7, #12]
 8015296:	4619      	mov	r1, r3
 8015298:	6878      	ldr	r0, [r7, #4]
 801529a:	f7f7 ffbd 	bl	800d218 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	895b      	ldrh	r3, [r3, #10]
 80152a2:	89fa      	ldrh	r2, [r7, #14]
 80152a4:	429a      	cmp	r2, r3
 80152a6:	d807      	bhi.n	80152b8 <ip4_input+0x74>
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	891b      	ldrh	r3, [r3, #8]
 80152ac:	89ba      	ldrh	r2, [r7, #12]
 80152ae:	429a      	cmp	r2, r3
 80152b0:	d802      	bhi.n	80152b8 <ip4_input+0x74>
 80152b2:	89fb      	ldrh	r3, [r7, #14]
 80152b4:	2b13      	cmp	r3, #19
 80152b6:	d804      	bhi.n	80152c2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80152b8:	6878      	ldr	r0, [r7, #4]
 80152ba:	f7f8 f933 	bl	800d524 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80152be:	2300      	movs	r3, #0
 80152c0:	e0eb      	b.n	801549a <ip4_input+0x256>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80152c2:	697b      	ldr	r3, [r7, #20]
 80152c4:	691b      	ldr	r3, [r3, #16]
 80152c6:	4a77      	ldr	r2, [pc, #476]	@ (80154a4 <ip4_input+0x260>)
 80152c8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80152ca:	697b      	ldr	r3, [r7, #20]
 80152cc:	68db      	ldr	r3, [r3, #12]
 80152ce:	4a75      	ldr	r2, [pc, #468]	@ (80154a4 <ip4_input+0x260>)
 80152d0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80152d2:	4b74      	ldr	r3, [pc, #464]	@ (80154a4 <ip4_input+0x260>)
 80152d4:	695b      	ldr	r3, [r3, #20]
 80152d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80152da:	2be0      	cmp	r3, #224	@ 0xe0
 80152dc:	d112      	bne.n	8015304 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80152de:	683b      	ldr	r3, [r7, #0]
 80152e0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80152e4:	f003 0301 	and.w	r3, r3, #1
 80152e8:	b2db      	uxtb	r3, r3
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d007      	beq.n	80152fe <ip4_input+0xba>
 80152ee:	683b      	ldr	r3, [r7, #0]
 80152f0:	3304      	adds	r3, #4
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d002      	beq.n	80152fe <ip4_input+0xba>
      netif = inp;
 80152f8:	683b      	ldr	r3, [r7, #0]
 80152fa:	613b      	str	r3, [r7, #16]
 80152fc:	e02a      	b.n	8015354 <ip4_input+0x110>
    } else {
      netif = NULL;
 80152fe:	2300      	movs	r3, #0
 8015300:	613b      	str	r3, [r7, #16]
 8015302:	e027      	b.n	8015354 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8015304:	6838      	ldr	r0, [r7, #0]
 8015306:	f7ff ff73 	bl	80151f0 <ip4_input_accept>
 801530a:	4603      	mov	r3, r0
 801530c:	2b00      	cmp	r3, #0
 801530e:	d002      	beq.n	8015316 <ip4_input+0xd2>
      netif = inp;
 8015310:	683b      	ldr	r3, [r7, #0]
 8015312:	613b      	str	r3, [r7, #16]
 8015314:	e01e      	b.n	8015354 <ip4_input+0x110>
    } else {
      netif = NULL;
 8015316:	2300      	movs	r3, #0
 8015318:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801531a:	4b62      	ldr	r3, [pc, #392]	@ (80154a4 <ip4_input+0x260>)
 801531c:	695b      	ldr	r3, [r3, #20]
 801531e:	b2db      	uxtb	r3, r3
 8015320:	2b7f      	cmp	r3, #127	@ 0x7f
 8015322:	d017      	beq.n	8015354 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8015324:	4b60      	ldr	r3, [pc, #384]	@ (80154a8 <ip4_input+0x264>)
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	613b      	str	r3, [r7, #16]
 801532a:	e00e      	b.n	801534a <ip4_input+0x106>
          if (netif == inp) {
 801532c:	693a      	ldr	r2, [r7, #16]
 801532e:	683b      	ldr	r3, [r7, #0]
 8015330:	429a      	cmp	r2, r3
 8015332:	d006      	beq.n	8015342 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8015334:	6938      	ldr	r0, [r7, #16]
 8015336:	f7ff ff5b 	bl	80151f0 <ip4_input_accept>
 801533a:	4603      	mov	r3, r0
 801533c:	2b00      	cmp	r3, #0
 801533e:	d108      	bne.n	8015352 <ip4_input+0x10e>
 8015340:	e000      	b.n	8015344 <ip4_input+0x100>
            continue;
 8015342:	bf00      	nop
        NETIF_FOREACH(netif) {
 8015344:	693b      	ldr	r3, [r7, #16]
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	613b      	str	r3, [r7, #16]
 801534a:	693b      	ldr	r3, [r7, #16]
 801534c:	2b00      	cmp	r3, #0
 801534e:	d1ed      	bne.n	801532c <ip4_input+0xe8>
 8015350:	e000      	b.n	8015354 <ip4_input+0x110>
            break;
 8015352:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015354:	4b53      	ldr	r3, [pc, #332]	@ (80154a4 <ip4_input+0x260>)
 8015356:	691b      	ldr	r3, [r3, #16]
 8015358:	6839      	ldr	r1, [r7, #0]
 801535a:	4618      	mov	r0, r3
 801535c:	f000 f97e 	bl	801565c <ip4_addr_isbroadcast_u32>
 8015360:	4603      	mov	r3, r0
 8015362:	2b00      	cmp	r3, #0
 8015364:	d105      	bne.n	8015372 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8015366:	4b4f      	ldr	r3, [pc, #316]	@ (80154a4 <ip4_input+0x260>)
 8015368:	691b      	ldr	r3, [r3, #16]
 801536a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801536e:	2be0      	cmp	r3, #224	@ 0xe0
 8015370:	d104      	bne.n	801537c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8015372:	6878      	ldr	r0, [r7, #4]
 8015374:	f7f8 f8d6 	bl	800d524 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8015378:	2300      	movs	r3, #0
 801537a:	e08e      	b.n	801549a <ip4_input+0x256>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801537c:	693b      	ldr	r3, [r7, #16]
 801537e:	2b00      	cmp	r3, #0
 8015380:	d114      	bne.n	80153ac <ip4_input+0x168>
    /* packet not for us, route or discard */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: packet not for us.\n"));
#if IP_FORWARD
    /* non-broadcast packet? */
    if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), inp)) {
 8015382:	4b48      	ldr	r3, [pc, #288]	@ (80154a4 <ip4_input+0x260>)
 8015384:	695b      	ldr	r3, [r3, #20]
 8015386:	6839      	ldr	r1, [r7, #0]
 8015388:	4618      	mov	r0, r3
 801538a:	f000 f967 	bl	801565c <ip4_addr_isbroadcast_u32>
 801538e:	4603      	mov	r3, r0
 8015390:	2b00      	cmp	r3, #0
 8015392:	d106      	bne.n	80153a2 <ip4_input+0x15e>
      /* try to forward IP packet on (other) interfaces */
      ip4_forward(p, (struct ip_hdr *)p->payload, inp);
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	685b      	ldr	r3, [r3, #4]
 8015398:	683a      	ldr	r2, [r7, #0]
 801539a:	4619      	mov	r1, r3
 801539c:	6878      	ldr	r0, [r7, #4]
 801539e:	f7ff feb3 	bl	8015108 <ip4_forward>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80153a2:	6878      	ldr	r0, [r7, #4]
 80153a4:	f7f8 f8be 	bl	800d524 <pbuf_free>
    return ERR_OK;
 80153a8:	2300      	movs	r3, #0
 80153aa:	e076      	b.n	801549a <ip4_input+0x256>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80153ac:	697b      	ldr	r3, [r7, #20]
 80153ae:	88db      	ldrh	r3, [r3, #6]
 80153b0:	b29b      	uxth	r3, r3
 80153b2:	461a      	mov	r2, r3
 80153b4:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 80153b8:	4013      	ands	r3, r2
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d00b      	beq.n	80153d6 <ip4_input+0x192>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80153be:	6878      	ldr	r0, [r7, #4]
 80153c0:	f000 fe4c 	bl	801605c <ip4_reass>
 80153c4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d101      	bne.n	80153d0 <ip4_input+0x18c>
      return ERR_OK;
 80153cc:	2300      	movs	r3, #0
 80153ce:	e064      	b.n	801549a <ip4_input+0x256>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	685b      	ldr	r3, [r3, #4]
 80153d4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80153d6:	4a33      	ldr	r2, [pc, #204]	@ (80154a4 <ip4_input+0x260>)
 80153d8:	693b      	ldr	r3, [r7, #16]
 80153da:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80153dc:	4a31      	ldr	r2, [pc, #196]	@ (80154a4 <ip4_input+0x260>)
 80153de:	683b      	ldr	r3, [r7, #0]
 80153e0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80153e2:	4a30      	ldr	r2, [pc, #192]	@ (80154a4 <ip4_input+0x260>)
 80153e4:	697b      	ldr	r3, [r7, #20]
 80153e6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80153e8:	697b      	ldr	r3, [r7, #20]
 80153ea:	781b      	ldrb	r3, [r3, #0]
 80153ec:	f003 030f 	and.w	r3, r3, #15
 80153f0:	b2db      	uxtb	r3, r3
 80153f2:	009b      	lsls	r3, r3, #2
 80153f4:	b2db      	uxtb	r3, r3
 80153f6:	461a      	mov	r2, r3
 80153f8:	4b2a      	ldr	r3, [pc, #168]	@ (80154a4 <ip4_input+0x260>)
 80153fa:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80153fc:	89fb      	ldrh	r3, [r7, #14]
 80153fe:	4619      	mov	r1, r3
 8015400:	6878      	ldr	r0, [r7, #4]
 8015402:	f7f8 f809 	bl	800d418 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8015406:	697b      	ldr	r3, [r7, #20]
 8015408:	7a5b      	ldrb	r3, [r3, #9]
 801540a:	2b11      	cmp	r3, #17
 801540c:	d006      	beq.n	801541c <ip4_input+0x1d8>
 801540e:	2b11      	cmp	r3, #17
 8015410:	dc13      	bgt.n	801543a <ip4_input+0x1f6>
 8015412:	2b01      	cmp	r3, #1
 8015414:	d00c      	beq.n	8015430 <ip4_input+0x1ec>
 8015416:	2b06      	cmp	r3, #6
 8015418:	d005      	beq.n	8015426 <ip4_input+0x1e2>
 801541a:	e00e      	b.n	801543a <ip4_input+0x1f6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801541c:	6839      	ldr	r1, [r7, #0]
 801541e:	6878      	ldr	r0, [r7, #4]
 8015420:	f7fe f82c 	bl	801347c <udp_input>
        break;
 8015424:	e026      	b.n	8015474 <ip4_input+0x230>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8015426:	6839      	ldr	r1, [r7, #0]
 8015428:	6878      	ldr	r0, [r7, #4]
 801542a:	f7fa f83d 	bl	800f4a8 <tcp_input>
        break;
 801542e:	e021      	b.n	8015474 <ip4_input+0x230>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8015430:	6839      	ldr	r1, [r7, #0]
 8015432:	6878      	ldr	r0, [r7, #4]
 8015434:	f7ff fc2a 	bl	8014c8c <icmp_input>
        break;
 8015438:	e01c      	b.n	8015474 <ip4_input+0x230>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801543a:	4b1a      	ldr	r3, [pc, #104]	@ (80154a4 <ip4_input+0x260>)
 801543c:	695b      	ldr	r3, [r3, #20]
 801543e:	6939      	ldr	r1, [r7, #16]
 8015440:	4618      	mov	r0, r3
 8015442:	f000 f90b 	bl	801565c <ip4_addr_isbroadcast_u32>
 8015446:	4603      	mov	r3, r0
 8015448:	2b00      	cmp	r3, #0
 801544a:	d10f      	bne.n	801546c <ip4_input+0x228>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801544c:	4b15      	ldr	r3, [pc, #84]	@ (80154a4 <ip4_input+0x260>)
 801544e:	695b      	ldr	r3, [r3, #20]
 8015450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8015454:	2be0      	cmp	r3, #224	@ 0xe0
 8015456:	d009      	beq.n	801546c <ip4_input+0x228>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8015458:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801545c:	4619      	mov	r1, r3
 801545e:	6878      	ldr	r0, [r7, #4]
 8015460:	f7f8 f84d 	bl	800d4fe <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8015464:	2102      	movs	r1, #2
 8015466:	6878      	ldr	r0, [r7, #4]
 8015468:	f7ff fd14 	bl	8014e94 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801546c:	6878      	ldr	r0, [r7, #4]
 801546e:	f7f8 f859 	bl	800d524 <pbuf_free>
        break;
 8015472:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8015474:	4b0b      	ldr	r3, [pc, #44]	@ (80154a4 <ip4_input+0x260>)
 8015476:	2200      	movs	r2, #0
 8015478:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801547a:	4b0a      	ldr	r3, [pc, #40]	@ (80154a4 <ip4_input+0x260>)
 801547c:	2200      	movs	r2, #0
 801547e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8015480:	4b08      	ldr	r3, [pc, #32]	@ (80154a4 <ip4_input+0x260>)
 8015482:	2200      	movs	r2, #0
 8015484:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8015486:	4b07      	ldr	r3, [pc, #28]	@ (80154a4 <ip4_input+0x260>)
 8015488:	2200      	movs	r2, #0
 801548a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801548c:	4b05      	ldr	r3, [pc, #20]	@ (80154a4 <ip4_input+0x260>)
 801548e:	2200      	movs	r2, #0
 8015490:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8015492:	4b04      	ldr	r3, [pc, #16]	@ (80154a4 <ip4_input+0x260>)
 8015494:	2200      	movs	r2, #0
 8015496:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8015498:	2300      	movs	r3, #0
}
 801549a:	4618      	mov	r0, r3
 801549c:	3718      	adds	r7, #24
 801549e:	46bd      	mov	sp, r7
 80154a0:	bd80      	pop	{r7, pc}
 80154a2:	bf00      	nop
 80154a4:	2000957c 	.word	0x2000957c
 80154a8:	2000c7cc 	.word	0x2000c7cc

080154ac <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80154ac:	b580      	push	{r7, lr}
 80154ae:	b08a      	sub	sp, #40	@ 0x28
 80154b0:	af04      	add	r7, sp, #16
 80154b2:	60f8      	str	r0, [r7, #12]
 80154b4:	60b9      	str	r1, [r7, #8]
 80154b6:	607a      	str	r2, [r7, #4]
 80154b8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80154ba:	68bb      	ldr	r3, [r7, #8]
 80154bc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d009      	beq.n	80154d8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80154c4:	68bb      	ldr	r3, [r7, #8]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d003      	beq.n	80154d2 <ip4_output_if+0x26>
 80154ca:	68bb      	ldr	r3, [r7, #8]
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d102      	bne.n	80154d8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80154d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154d4:	3304      	adds	r3, #4
 80154d6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80154d8:	78fa      	ldrb	r2, [r7, #3]
 80154da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154dc:	9302      	str	r3, [sp, #8]
 80154de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80154e2:	9301      	str	r3, [sp, #4]
 80154e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80154e8:	9300      	str	r3, [sp, #0]
 80154ea:	4613      	mov	r3, r2
 80154ec:	687a      	ldr	r2, [r7, #4]
 80154ee:	6979      	ldr	r1, [r7, #20]
 80154f0:	68f8      	ldr	r0, [r7, #12]
 80154f2:	f000 f805 	bl	8015500 <ip4_output_if_src>
 80154f6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80154f8:	4618      	mov	r0, r3
 80154fa:	3718      	adds	r7, #24
 80154fc:	46bd      	mov	sp, r7
 80154fe:	bd80      	pop	{r7, pc}

08015500 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8015500:	b580      	push	{r7, lr}
 8015502:	b088      	sub	sp, #32
 8015504:	af00      	add	r7, sp, #0
 8015506:	60f8      	str	r0, [r7, #12]
 8015508:	60b9      	str	r1, [r7, #8]
 801550a:	607a      	str	r2, [r7, #4]
 801550c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	7b9b      	ldrb	r3, [r3, #14]
 8015512:	2b01      	cmp	r3, #1
 8015514:	d006      	beq.n	8015524 <ip4_output_if_src+0x24>
 8015516:	4b4b      	ldr	r3, [pc, #300]	@ (8015644 <ip4_output_if_src+0x144>)
 8015518:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801551c:	494a      	ldr	r1, [pc, #296]	@ (8015648 <ip4_output_if_src+0x148>)
 801551e:	484b      	ldr	r0, [pc, #300]	@ (801564c <ip4_output_if_src+0x14c>)
 8015520:	f001 fbc2 	bl	8016ca8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	2b00      	cmp	r3, #0
 8015528:	d060      	beq.n	80155ec <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801552a:	2314      	movs	r3, #20
 801552c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801552e:	2114      	movs	r1, #20
 8015530:	68f8      	ldr	r0, [r7, #12]
 8015532:	f7f7 ff61 	bl	800d3f8 <pbuf_add_header>
 8015536:	4603      	mov	r3, r0
 8015538:	2b00      	cmp	r3, #0
 801553a:	d002      	beq.n	8015542 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801553c:	f06f 0301 	mvn.w	r3, #1
 8015540:	e07c      	b.n	801563c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	685b      	ldr	r3, [r3, #4]
 8015546:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	895b      	ldrh	r3, [r3, #10]
 801554c:	2b13      	cmp	r3, #19
 801554e:	d806      	bhi.n	801555e <ip4_output_if_src+0x5e>
 8015550:	4b3c      	ldr	r3, [pc, #240]	@ (8015644 <ip4_output_if_src+0x144>)
 8015552:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8015556:	493e      	ldr	r1, [pc, #248]	@ (8015650 <ip4_output_if_src+0x150>)
 8015558:	483c      	ldr	r0, [pc, #240]	@ (801564c <ip4_output_if_src+0x14c>)
 801555a:	f001 fba5 	bl	8016ca8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801555e:	69fb      	ldr	r3, [r7, #28]
 8015560:	78fa      	ldrb	r2, [r7, #3]
 8015562:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8015564:	69fb      	ldr	r3, [r7, #28]
 8015566:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801556a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	681a      	ldr	r2, [r3, #0]
 8015570:	69fb      	ldr	r3, [r7, #28]
 8015572:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8015574:	8b7b      	ldrh	r3, [r7, #26]
 8015576:	089b      	lsrs	r3, r3, #2
 8015578:	b29b      	uxth	r3, r3
 801557a:	b2db      	uxtb	r3, r3
 801557c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015580:	b2da      	uxtb	r2, r3
 8015582:	69fb      	ldr	r3, [r7, #28]
 8015584:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8015586:	69fb      	ldr	r3, [r7, #28]
 8015588:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801558c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	891b      	ldrh	r3, [r3, #8]
 8015592:	4618      	mov	r0, r3
 8015594:	f7f5 fbec 	bl	800ad70 <lwip_htons>
 8015598:	4603      	mov	r3, r0
 801559a:	461a      	mov	r2, r3
 801559c:	69fb      	ldr	r3, [r7, #28]
 801559e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80155a0:	69fb      	ldr	r3, [r7, #28]
 80155a2:	2200      	movs	r2, #0
 80155a4:	719a      	strb	r2, [r3, #6]
 80155a6:	2200      	movs	r2, #0
 80155a8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80155aa:	4b2a      	ldr	r3, [pc, #168]	@ (8015654 <ip4_output_if_src+0x154>)
 80155ac:	881b      	ldrh	r3, [r3, #0]
 80155ae:	4618      	mov	r0, r3
 80155b0:	f7f5 fbde 	bl	800ad70 <lwip_htons>
 80155b4:	4603      	mov	r3, r0
 80155b6:	461a      	mov	r2, r3
 80155b8:	69fb      	ldr	r3, [r7, #28]
 80155ba:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80155bc:	4b25      	ldr	r3, [pc, #148]	@ (8015654 <ip4_output_if_src+0x154>)
 80155be:	881b      	ldrh	r3, [r3, #0]
 80155c0:	3301      	adds	r3, #1
 80155c2:	b29a      	uxth	r2, r3
 80155c4:	4b23      	ldr	r3, [pc, #140]	@ (8015654 <ip4_output_if_src+0x154>)
 80155c6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80155c8:	68bb      	ldr	r3, [r7, #8]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d104      	bne.n	80155d8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80155ce:	4b22      	ldr	r3, [pc, #136]	@ (8015658 <ip4_output_if_src+0x158>)
 80155d0:	681a      	ldr	r2, [r3, #0]
 80155d2:	69fb      	ldr	r3, [r7, #28]
 80155d4:	60da      	str	r2, [r3, #12]
 80155d6:	e003      	b.n	80155e0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80155d8:	68bb      	ldr	r3, [r7, #8]
 80155da:	681a      	ldr	r2, [r3, #0]
 80155dc:	69fb      	ldr	r3, [r7, #28]
 80155de:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80155e0:	69fb      	ldr	r3, [r7, #28]
 80155e2:	2200      	movs	r2, #0
 80155e4:	729a      	strb	r2, [r3, #10]
 80155e6:	2200      	movs	r2, #0
 80155e8:	72da      	strb	r2, [r3, #11]
 80155ea:	e00f      	b.n	801560c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	895b      	ldrh	r3, [r3, #10]
 80155f0:	2b13      	cmp	r3, #19
 80155f2:	d802      	bhi.n	80155fa <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80155f4:	f06f 0301 	mvn.w	r3, #1
 80155f8:	e020      	b.n	801563c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	685b      	ldr	r3, [r3, #4]
 80155fe:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8015600:	69fb      	ldr	r3, [r7, #28]
 8015602:	691b      	ldr	r3, [r3, #16]
 8015604:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8015606:	f107 0314 	add.w	r3, r7, #20
 801560a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801560e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015610:	2b00      	cmp	r3, #0
 8015612:	d00c      	beq.n	801562e <ip4_output_if_src+0x12e>
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	891a      	ldrh	r2, [r3, #8]
 8015618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801561a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801561c:	429a      	cmp	r2, r3
 801561e:	d906      	bls.n	801562e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8015620:	687a      	ldr	r2, [r7, #4]
 8015622:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015624:	68f8      	ldr	r0, [r7, #12]
 8015626:	f000 ff0d 	bl	8016444 <ip4_frag>
 801562a:	4603      	mov	r3, r0
 801562c:	e006      	b.n	801563c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801562e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015630:	695b      	ldr	r3, [r3, #20]
 8015632:	687a      	ldr	r2, [r7, #4]
 8015634:	68f9      	ldr	r1, [r7, #12]
 8015636:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015638:	4798      	blx	r3
 801563a:	4603      	mov	r3, r0
}
 801563c:	4618      	mov	r0, r3
 801563e:	3720      	adds	r7, #32
 8015640:	46bd      	mov	sp, r7
 8015642:	bd80      	pop	{r7, pc}
 8015644:	0801ace0 	.word	0x0801ace0
 8015648:	0801ad14 	.word	0x0801ad14
 801564c:	0801ad20 	.word	0x0801ad20
 8015650:	0801ad48 	.word	0x0801ad48
 8015654:	2000c92a 	.word	0x2000c92a
 8015658:	0801b1f8 	.word	0x0801b1f8

0801565c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801565c:	b480      	push	{r7}
 801565e:	b085      	sub	sp, #20
 8015660:	af00      	add	r7, sp, #0
 8015662:	6078      	str	r0, [r7, #4]
 8015664:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015670:	d002      	beq.n	8015678 <ip4_addr_isbroadcast_u32+0x1c>
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d101      	bne.n	801567c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8015678:	2301      	movs	r3, #1
 801567a:	e02a      	b.n	80156d2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801567c:	683b      	ldr	r3, [r7, #0]
 801567e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015682:	f003 0302 	and.w	r3, r3, #2
 8015686:	2b00      	cmp	r3, #0
 8015688:	d101      	bne.n	801568e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801568a:	2300      	movs	r3, #0
 801568c:	e021      	b.n	80156d2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801568e:	683b      	ldr	r3, [r7, #0]
 8015690:	3304      	adds	r3, #4
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	687a      	ldr	r2, [r7, #4]
 8015696:	429a      	cmp	r2, r3
 8015698:	d101      	bne.n	801569e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801569a:	2300      	movs	r3, #0
 801569c:	e019      	b.n	80156d2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801569e:	68fa      	ldr	r2, [r7, #12]
 80156a0:	683b      	ldr	r3, [r7, #0]
 80156a2:	3304      	adds	r3, #4
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	405a      	eors	r2, r3
 80156a8:	683b      	ldr	r3, [r7, #0]
 80156aa:	3308      	adds	r3, #8
 80156ac:	681b      	ldr	r3, [r3, #0]
 80156ae:	4013      	ands	r3, r2
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	d10d      	bne.n	80156d0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80156b4:	683b      	ldr	r3, [r7, #0]
 80156b6:	3308      	adds	r3, #8
 80156b8:	681b      	ldr	r3, [r3, #0]
 80156ba:	43da      	mvns	r2, r3
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80156c0:	683b      	ldr	r3, [r7, #0]
 80156c2:	3308      	adds	r3, #8
 80156c4:	681b      	ldr	r3, [r3, #0]
 80156c6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80156c8:	429a      	cmp	r2, r3
 80156ca:	d101      	bne.n	80156d0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80156cc:	2301      	movs	r3, #1
 80156ce:	e000      	b.n	80156d2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80156d0:	2300      	movs	r3, #0
  }
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	3714      	adds	r7, #20
 80156d6:	46bd      	mov	sp, r7
 80156d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156dc:	4770      	bx	lr
	...

080156e0 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	b08a      	sub	sp, #40	@ 0x28
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	6078      	str	r0, [r7, #4]
 80156e8:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 80156ea:	f107 030c 	add.w	r3, r7, #12
 80156ee:	61fb      	str	r3, [r7, #28]

  c = *cp;
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	781b      	ldrb	r3, [r3, #0]
 80156f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 80156f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80156fc:	3301      	adds	r3, #1
 80156fe:	4a89      	ldr	r2, [pc, #548]	@ (8015924 <ip4addr_aton+0x244>)
 8015700:	4413      	add	r3, r2
 8015702:	781b      	ldrb	r3, [r3, #0]
 8015704:	f003 0304 	and.w	r3, r3, #4
 8015708:	2b00      	cmp	r3, #0
 801570a:	d101      	bne.n	8015710 <ip4addr_aton+0x30>
      return 0;
 801570c:	2300      	movs	r3, #0
 801570e:	e105      	b.n	801591c <ip4addr_aton+0x23c>
    }
    val = 0;
 8015710:	2300      	movs	r3, #0
 8015712:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 8015714:	230a      	movs	r3, #10
 8015716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801571a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801571e:	2b30      	cmp	r3, #48	@ 0x30
 8015720:	d11c      	bne.n	801575c <ip4addr_aton+0x7c>
      c = *++cp;
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	3301      	adds	r3, #1
 8015726:	607b      	str	r3, [r7, #4]
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	781b      	ldrb	r3, [r3, #0]
 801572c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 8015730:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015734:	2b78      	cmp	r3, #120	@ 0x78
 8015736:	d003      	beq.n	8015740 <ip4addr_aton+0x60>
 8015738:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801573c:	2b58      	cmp	r3, #88	@ 0x58
 801573e:	d10a      	bne.n	8015756 <ip4addr_aton+0x76>
        base = 16;
 8015740:	2310      	movs	r3, #16
 8015742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	3301      	adds	r3, #1
 801574a:	607b      	str	r3, [r7, #4]
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	781b      	ldrb	r3, [r3, #0]
 8015750:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015754:	e002      	b.n	801575c <ip4addr_aton+0x7c>
      } else {
        base = 8;
 8015756:	2308      	movs	r3, #8
 8015758:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801575c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015760:	3301      	adds	r3, #1
 8015762:	4a70      	ldr	r2, [pc, #448]	@ (8015924 <ip4addr_aton+0x244>)
 8015764:	4413      	add	r3, r2
 8015766:	781b      	ldrb	r3, [r3, #0]
 8015768:	f003 0304 	and.w	r3, r3, #4
 801576c:	2b00      	cmp	r3, #0
 801576e:	d011      	beq.n	8015794 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 8015770:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015776:	fb03 f202 	mul.w	r2, r3, r2
 801577a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801577e:	4413      	add	r3, r2
 8015780:	3b30      	subs	r3, #48	@ 0x30
 8015782:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	3301      	adds	r3, #1
 8015788:	607b      	str	r3, [r7, #4]
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	781b      	ldrb	r3, [r3, #0]
 801578e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015792:	e7e3      	b.n	801575c <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8015794:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015798:	2b10      	cmp	r3, #16
 801579a:	d127      	bne.n	80157ec <ip4addr_aton+0x10c>
 801579c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80157a0:	3301      	adds	r3, #1
 80157a2:	4a60      	ldr	r2, [pc, #384]	@ (8015924 <ip4addr_aton+0x244>)
 80157a4:	4413      	add	r3, r2
 80157a6:	781b      	ldrb	r3, [r3, #0]
 80157a8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d01d      	beq.n	80157ec <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 80157b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157b2:	011b      	lsls	r3, r3, #4
 80157b4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80157b8:	f102 010a 	add.w	r1, r2, #10
 80157bc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80157c0:	3201      	adds	r2, #1
 80157c2:	4858      	ldr	r0, [pc, #352]	@ (8015924 <ip4addr_aton+0x244>)
 80157c4:	4402      	add	r2, r0
 80157c6:	7812      	ldrb	r2, [r2, #0]
 80157c8:	f002 0203 	and.w	r2, r2, #3
 80157cc:	2a02      	cmp	r2, #2
 80157ce:	d101      	bne.n	80157d4 <ip4addr_aton+0xf4>
 80157d0:	2261      	movs	r2, #97	@ 0x61
 80157d2:	e000      	b.n	80157d6 <ip4addr_aton+0xf6>
 80157d4:	2241      	movs	r2, #65	@ 0x41
 80157d6:	1a8a      	subs	r2, r1, r2
 80157d8:	4313      	orrs	r3, r2
 80157da:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	3301      	adds	r3, #1
 80157e0:	607b      	str	r3, [r7, #4]
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	781b      	ldrb	r3, [r3, #0]
 80157e6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 80157ea:	e7b7      	b.n	801575c <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 80157ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80157f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80157f2:	d114      	bne.n	801581e <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 80157f4:	f107 030c 	add.w	r3, r7, #12
 80157f8:	330c      	adds	r3, #12
 80157fa:	69fa      	ldr	r2, [r7, #28]
 80157fc:	429a      	cmp	r2, r3
 80157fe:	d301      	bcc.n	8015804 <ip4addr_aton+0x124>
        return 0;
 8015800:	2300      	movs	r3, #0
 8015802:	e08b      	b.n	801591c <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 8015804:	69fb      	ldr	r3, [r7, #28]
 8015806:	1d1a      	adds	r2, r3, #4
 8015808:	61fa      	str	r2, [r7, #28]
 801580a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801580c:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	3301      	adds	r3, #1
 8015812:	607b      	str	r3, [r7, #4]
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	781b      	ldrb	r3, [r3, #0]
 8015818:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801581c:	e76c      	b.n	80156f8 <ip4addr_aton+0x18>
    } else {
      break;
 801581e:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8015820:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015824:	2b00      	cmp	r3, #0
 8015826:	d00b      	beq.n	8015840 <ip4addr_aton+0x160>
 8015828:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801582c:	3301      	adds	r3, #1
 801582e:	4a3d      	ldr	r2, [pc, #244]	@ (8015924 <ip4addr_aton+0x244>)
 8015830:	4413      	add	r3, r2
 8015832:	781b      	ldrb	r3, [r3, #0]
 8015834:	f003 0308 	and.w	r3, r3, #8
 8015838:	2b00      	cmp	r3, #0
 801583a:	d101      	bne.n	8015840 <ip4addr_aton+0x160>
    return 0;
 801583c:	2300      	movs	r3, #0
 801583e:	e06d      	b.n	801591c <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8015840:	f107 030c 	add.w	r3, r7, #12
 8015844:	69fa      	ldr	r2, [r7, #28]
 8015846:	1ad3      	subs	r3, r2, r3
 8015848:	109b      	asrs	r3, r3, #2
 801584a:	3301      	adds	r3, #1
 801584c:	2b04      	cmp	r3, #4
 801584e:	d853      	bhi.n	80158f8 <ip4addr_aton+0x218>
 8015850:	a201      	add	r2, pc, #4	@ (adr r2, 8015858 <ip4addr_aton+0x178>)
 8015852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015856:	bf00      	nop
 8015858:	0801586d 	.word	0x0801586d
 801585c:	08015907 	.word	0x08015907
 8015860:	08015871 	.word	0x08015871
 8015864:	08015893 	.word	0x08015893
 8015868:	080158c1 	.word	0x080158c1

    case 0:
      return 0;       /* initial nondigit */
 801586c:	2300      	movs	r3, #0
 801586e:	e055      	b.n	801591c <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8015870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015872:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015876:	d301      	bcc.n	801587c <ip4addr_aton+0x19c>
        return 0;
 8015878:	2300      	movs	r3, #0
 801587a:	e04f      	b.n	801591c <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	2bff      	cmp	r3, #255	@ 0xff
 8015880:	d901      	bls.n	8015886 <ip4addr_aton+0x1a6>
        return 0;
 8015882:	2300      	movs	r3, #0
 8015884:	e04a      	b.n	801591c <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	061b      	lsls	r3, r3, #24
 801588a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801588c:	4313      	orrs	r3, r2
 801588e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8015890:	e03a      	b.n	8015908 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 8015892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015898:	d301      	bcc.n	801589e <ip4addr_aton+0x1be>
        return 0;
 801589a:	2300      	movs	r3, #0
 801589c:	e03e      	b.n	801591c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801589e:	68fb      	ldr	r3, [r7, #12]
 80158a0:	2bff      	cmp	r3, #255	@ 0xff
 80158a2:	d802      	bhi.n	80158aa <ip4addr_aton+0x1ca>
 80158a4:	693b      	ldr	r3, [r7, #16]
 80158a6:	2bff      	cmp	r3, #255	@ 0xff
 80158a8:	d901      	bls.n	80158ae <ip4addr_aton+0x1ce>
        return 0;
 80158aa:	2300      	movs	r3, #0
 80158ac:	e036      	b.n	801591c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	061a      	lsls	r2, r3, #24
 80158b2:	693b      	ldr	r3, [r7, #16]
 80158b4:	041b      	lsls	r3, r3, #16
 80158b6:	4313      	orrs	r3, r2
 80158b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80158ba:	4313      	orrs	r3, r2
 80158bc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80158be:	e023      	b.n	8015908 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 80158c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158c2:	2bff      	cmp	r3, #255	@ 0xff
 80158c4:	d901      	bls.n	80158ca <ip4addr_aton+0x1ea>
        return 0;
 80158c6:	2300      	movs	r3, #0
 80158c8:	e028      	b.n	801591c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80158ca:	68fb      	ldr	r3, [r7, #12]
 80158cc:	2bff      	cmp	r3, #255	@ 0xff
 80158ce:	d805      	bhi.n	80158dc <ip4addr_aton+0x1fc>
 80158d0:	693b      	ldr	r3, [r7, #16]
 80158d2:	2bff      	cmp	r3, #255	@ 0xff
 80158d4:	d802      	bhi.n	80158dc <ip4addr_aton+0x1fc>
 80158d6:	697b      	ldr	r3, [r7, #20]
 80158d8:	2bff      	cmp	r3, #255	@ 0xff
 80158da:	d901      	bls.n	80158e0 <ip4addr_aton+0x200>
        return 0;
 80158dc:	2300      	movs	r3, #0
 80158de:	e01d      	b.n	801591c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	061a      	lsls	r2, r3, #24
 80158e4:	693b      	ldr	r3, [r7, #16]
 80158e6:	041b      	lsls	r3, r3, #16
 80158e8:	431a      	orrs	r2, r3
 80158ea:	697b      	ldr	r3, [r7, #20]
 80158ec:	021b      	lsls	r3, r3, #8
 80158ee:	4313      	orrs	r3, r2
 80158f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80158f2:	4313      	orrs	r3, r2
 80158f4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80158f6:	e007      	b.n	8015908 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 80158f8:	4b0b      	ldr	r3, [pc, #44]	@ (8015928 <ip4addr_aton+0x248>)
 80158fa:	22f9      	movs	r2, #249	@ 0xf9
 80158fc:	490b      	ldr	r1, [pc, #44]	@ (801592c <ip4addr_aton+0x24c>)
 80158fe:	480c      	ldr	r0, [pc, #48]	@ (8015930 <ip4addr_aton+0x250>)
 8015900:	f001 f9d2 	bl	8016ca8 <iprintf>
      break;
 8015904:	e000      	b.n	8015908 <ip4addr_aton+0x228>
      break;
 8015906:	bf00      	nop
  }
  if (addr) {
 8015908:	683b      	ldr	r3, [r7, #0]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d005      	beq.n	801591a <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801590e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015910:	f7f5 fa44 	bl	800ad9c <lwip_htonl>
 8015914:	4602      	mov	r2, r0
 8015916:	683b      	ldr	r3, [r7, #0]
 8015918:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801591a:	2301      	movs	r3, #1
}
 801591c:	4618      	mov	r0, r3
 801591e:	3728      	adds	r7, #40	@ 0x28
 8015920:	46bd      	mov	sp, r7
 8015922:	bd80      	pop	{r7, pc}
 8015924:	0801b34a 	.word	0x0801b34a
 8015928:	0801ad78 	.word	0x0801ad78
 801592c:	0801adb4 	.word	0x0801adb4
 8015930:	0801adc0 	.word	0x0801adc0

08015934 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8015934:	b580      	push	{r7, lr}
 8015936:	b082      	sub	sp, #8
 8015938:	af00      	add	r7, sp, #0
 801593a:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801593c:	2210      	movs	r2, #16
 801593e:	4904      	ldr	r1, [pc, #16]	@ (8015950 <ip4addr_ntoa+0x1c>)
 8015940:	6878      	ldr	r0, [r7, #4]
 8015942:	f000 f807 	bl	8015954 <ip4addr_ntoa_r>
 8015946:	4603      	mov	r3, r0
}
 8015948:	4618      	mov	r0, r3
 801594a:	3708      	adds	r7, #8
 801594c:	46bd      	mov	sp, r7
 801594e:	bd80      	pop	{r7, pc}
 8015950:	2000c92c 	.word	0x2000c92c

08015954 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8015954:	b480      	push	{r7}
 8015956:	b08d      	sub	sp, #52	@ 0x34
 8015958:	af00      	add	r7, sp, #0
 801595a:	60f8      	str	r0, [r7, #12]
 801595c:	60b9      	str	r1, [r7, #8]
 801595e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8015960:	2300      	movs	r3, #0
 8015962:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	681b      	ldr	r3, [r3, #0]
 8015968:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801596a:	68bb      	ldr	r3, [r7, #8]
 801596c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801596e:	f107 0318 	add.w	r3, r7, #24
 8015972:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8015974:	2300      	movs	r3, #0
 8015976:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801597a:	e058      	b.n	8015a2e <ip4addr_ntoa_r+0xda>
    i = 0;
 801597c:	2300      	movs	r3, #0
 801597e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8015982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015984:	781a      	ldrb	r2, [r3, #0]
 8015986:	4b32      	ldr	r3, [pc, #200]	@ (8015a50 <ip4addr_ntoa_r+0xfc>)
 8015988:	fba3 1302 	umull	r1, r3, r3, r2
 801598c:	08d9      	lsrs	r1, r3, #3
 801598e:	460b      	mov	r3, r1
 8015990:	009b      	lsls	r3, r3, #2
 8015992:	440b      	add	r3, r1
 8015994:	005b      	lsls	r3, r3, #1
 8015996:	1ad3      	subs	r3, r2, r3
 8015998:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801599a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801599c:	781b      	ldrb	r3, [r3, #0]
 801599e:	4a2c      	ldr	r2, [pc, #176]	@ (8015a50 <ip4addr_ntoa_r+0xfc>)
 80159a0:	fba2 2303 	umull	r2, r3, r2, r3
 80159a4:	08db      	lsrs	r3, r3, #3
 80159a6:	b2da      	uxtb	r2, r3
 80159a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159aa:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 80159ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159b0:	1c5a      	adds	r2, r3, #1
 80159b2:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 80159b6:	4619      	mov	r1, r3
 80159b8:	7ffb      	ldrb	r3, [r7, #31]
 80159ba:	3330      	adds	r3, #48	@ 0x30
 80159bc:	b2da      	uxtb	r2, r3
 80159be:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 80159c2:	443b      	add	r3, r7
 80159c4:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 80159c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159ca:	781b      	ldrb	r3, [r3, #0]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d1d8      	bne.n	8015982 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 80159d0:	e011      	b.n	80159f6 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 80159d2:	6a3b      	ldr	r3, [r7, #32]
 80159d4:	1c5a      	adds	r2, r3, #1
 80159d6:	623a      	str	r2, [r7, #32]
 80159d8:	687a      	ldr	r2, [r7, #4]
 80159da:	429a      	cmp	r2, r3
 80159dc:	dc01      	bgt.n	80159e2 <ip4addr_ntoa_r+0x8e>
        return NULL;
 80159de:	2300      	movs	r3, #0
 80159e0:	e030      	b.n	8015a44 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 80159e2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80159e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159e8:	1c59      	adds	r1, r3, #1
 80159ea:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80159ec:	3230      	adds	r2, #48	@ 0x30
 80159ee:	443a      	add	r2, r7
 80159f0:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 80159f4:	701a      	strb	r2, [r3, #0]
    while (i--) {
 80159f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159fa:	1e5a      	subs	r2, r3, #1
 80159fc:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d1e6      	bne.n	80159d2 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8015a04:	6a3b      	ldr	r3, [r7, #32]
 8015a06:	1c5a      	adds	r2, r3, #1
 8015a08:	623a      	str	r2, [r7, #32]
 8015a0a:	687a      	ldr	r2, [r7, #4]
 8015a0c:	429a      	cmp	r2, r3
 8015a0e:	dc01      	bgt.n	8015a14 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8015a10:	2300      	movs	r3, #0
 8015a12:	e017      	b.n	8015a44 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8015a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a16:	1c5a      	adds	r2, r3, #1
 8015a18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015a1a:	222e      	movs	r2, #46	@ 0x2e
 8015a1c:	701a      	strb	r2, [r3, #0]
    ap++;
 8015a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a20:	3301      	adds	r3, #1
 8015a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8015a24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a28:	3301      	adds	r3, #1
 8015a2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a32:	2b03      	cmp	r3, #3
 8015a34:	d9a2      	bls.n	801597c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8015a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a38:	3b01      	subs	r3, #1
 8015a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a3e:	2200      	movs	r2, #0
 8015a40:	701a      	strb	r2, [r3, #0]
  return buf;
 8015a42:	68bb      	ldr	r3, [r7, #8]
}
 8015a44:	4618      	mov	r0, r3
 8015a46:	3734      	adds	r7, #52	@ 0x34
 8015a48:	46bd      	mov	sp, r7
 8015a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a4e:	4770      	bx	lr
 8015a50:	cccccccd 	.word	0xcccccccd

08015a54 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b084      	sub	sp, #16
 8015a58:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8015a5a:	2300      	movs	r3, #0
 8015a5c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8015a5e:	4b12      	ldr	r3, [pc, #72]	@ (8015aa8 <ip_reass_tmr+0x54>)
 8015a60:	681b      	ldr	r3, [r3, #0]
 8015a62:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8015a64:	e018      	b.n	8015a98 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8015a66:	68fb      	ldr	r3, [r7, #12]
 8015a68:	7fdb      	ldrb	r3, [r3, #31]
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d00b      	beq.n	8015a86 <ip_reass_tmr+0x32>
      r->timer--;
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	7fdb      	ldrb	r3, [r3, #31]
 8015a72:	3b01      	subs	r3, #1
 8015a74:	b2da      	uxtb	r2, r3
 8015a76:	68fb      	ldr	r3, [r7, #12]
 8015a78:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	60fb      	str	r3, [r7, #12]
 8015a84:	e008      	b.n	8015a98 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8015a86:	68fb      	ldr	r3, [r7, #12]
 8015a88:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8015a8a:	68fb      	ldr	r3, [r7, #12]
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015a90:	68b9      	ldr	r1, [r7, #8]
 8015a92:	6878      	ldr	r0, [r7, #4]
 8015a94:	f000 f80a 	bl	8015aac <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d1e3      	bne.n	8015a66 <ip_reass_tmr+0x12>
    }
  }
}
 8015a9e:	bf00      	nop
 8015aa0:	bf00      	nop
 8015aa2:	3710      	adds	r7, #16
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	bd80      	pop	{r7, pc}
 8015aa8:	2000c93c 	.word	0x2000c93c

08015aac <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015aac:	b580      	push	{r7, lr}
 8015aae:	b088      	sub	sp, #32
 8015ab0:	af00      	add	r7, sp, #0
 8015ab2:	6078      	str	r0, [r7, #4]
 8015ab4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8015aba:	683a      	ldr	r2, [r7, #0]
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d105      	bne.n	8015ace <ip_reass_free_complete_datagram+0x22>
 8015ac2:	4b45      	ldr	r3, [pc, #276]	@ (8015bd8 <ip_reass_free_complete_datagram+0x12c>)
 8015ac4:	22ab      	movs	r2, #171	@ 0xab
 8015ac6:	4945      	ldr	r1, [pc, #276]	@ (8015bdc <ip_reass_free_complete_datagram+0x130>)
 8015ac8:	4845      	ldr	r0, [pc, #276]	@ (8015be0 <ip_reass_free_complete_datagram+0x134>)
 8015aca:	f001 f8ed 	bl	8016ca8 <iprintf>
  if (prev != NULL) {
 8015ace:	683b      	ldr	r3, [r7, #0]
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d00a      	beq.n	8015aea <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	681b      	ldr	r3, [r3, #0]
 8015ad8:	687a      	ldr	r2, [r7, #4]
 8015ada:	429a      	cmp	r2, r3
 8015adc:	d005      	beq.n	8015aea <ip_reass_free_complete_datagram+0x3e>
 8015ade:	4b3e      	ldr	r3, [pc, #248]	@ (8015bd8 <ip_reass_free_complete_datagram+0x12c>)
 8015ae0:	22ad      	movs	r2, #173	@ 0xad
 8015ae2:	4940      	ldr	r1, [pc, #256]	@ (8015be4 <ip_reass_free_complete_datagram+0x138>)
 8015ae4:	483e      	ldr	r0, [pc, #248]	@ (8015be0 <ip_reass_free_complete_datagram+0x134>)
 8015ae6:	f001 f8df 	bl	8016ca8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	685b      	ldr	r3, [r3, #4]
 8015aee:	685b      	ldr	r3, [r3, #4]
 8015af0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8015af2:	697b      	ldr	r3, [r7, #20]
 8015af4:	889b      	ldrh	r3, [r3, #4]
 8015af6:	b29b      	uxth	r3, r3
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d12a      	bne.n	8015b52 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	685b      	ldr	r3, [r3, #4]
 8015b00:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8015b02:	697b      	ldr	r3, [r7, #20]
 8015b04:	681a      	ldr	r2, [r3, #0]
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8015b0a:	69bb      	ldr	r3, [r7, #24]
 8015b0c:	6858      	ldr	r0, [r3, #4]
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	3308      	adds	r3, #8
 8015b12:	2214      	movs	r2, #20
 8015b14:	4619      	mov	r1, r3
 8015b16:	f001 fb50 	bl	80171ba <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015b1a:	2101      	movs	r1, #1
 8015b1c:	69b8      	ldr	r0, [r7, #24]
 8015b1e:	f7ff f9c9 	bl	8014eb4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8015b22:	69b8      	ldr	r0, [r7, #24]
 8015b24:	f7f7 fd8c 	bl	800d640 <pbuf_clen>
 8015b28:	4603      	mov	r3, r0
 8015b2a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015b2c:	8bfa      	ldrh	r2, [r7, #30]
 8015b2e:	8a7b      	ldrh	r3, [r7, #18]
 8015b30:	4413      	add	r3, r2
 8015b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015b36:	db05      	blt.n	8015b44 <ip_reass_free_complete_datagram+0x98>
 8015b38:	4b27      	ldr	r3, [pc, #156]	@ (8015bd8 <ip_reass_free_complete_datagram+0x12c>)
 8015b3a:	22bc      	movs	r2, #188	@ 0xbc
 8015b3c:	492a      	ldr	r1, [pc, #168]	@ (8015be8 <ip_reass_free_complete_datagram+0x13c>)
 8015b3e:	4828      	ldr	r0, [pc, #160]	@ (8015be0 <ip_reass_free_complete_datagram+0x134>)
 8015b40:	f001 f8b2 	bl	8016ca8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015b44:	8bfa      	ldrh	r2, [r7, #30]
 8015b46:	8a7b      	ldrh	r3, [r7, #18]
 8015b48:	4413      	add	r3, r2
 8015b4a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015b4c:	69b8      	ldr	r0, [r7, #24]
 8015b4e:	f7f7 fce9 	bl	800d524 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	685b      	ldr	r3, [r3, #4]
 8015b56:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015b58:	e01f      	b.n	8015b9a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015b5a:	69bb      	ldr	r3, [r7, #24]
 8015b5c:	685b      	ldr	r3, [r3, #4]
 8015b5e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015b60:	69bb      	ldr	r3, [r7, #24]
 8015b62:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8015b64:	697b      	ldr	r3, [r7, #20]
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015b6a:	68f8      	ldr	r0, [r7, #12]
 8015b6c:	f7f7 fd68 	bl	800d640 <pbuf_clen>
 8015b70:	4603      	mov	r3, r0
 8015b72:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015b74:	8bfa      	ldrh	r2, [r7, #30]
 8015b76:	8a7b      	ldrh	r3, [r7, #18]
 8015b78:	4413      	add	r3, r2
 8015b7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015b7e:	db05      	blt.n	8015b8c <ip_reass_free_complete_datagram+0xe0>
 8015b80:	4b15      	ldr	r3, [pc, #84]	@ (8015bd8 <ip_reass_free_complete_datagram+0x12c>)
 8015b82:	22cc      	movs	r2, #204	@ 0xcc
 8015b84:	4918      	ldr	r1, [pc, #96]	@ (8015be8 <ip_reass_free_complete_datagram+0x13c>)
 8015b86:	4816      	ldr	r0, [pc, #88]	@ (8015be0 <ip_reass_free_complete_datagram+0x134>)
 8015b88:	f001 f88e 	bl	8016ca8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015b8c:	8bfa      	ldrh	r2, [r7, #30]
 8015b8e:	8a7b      	ldrh	r3, [r7, #18]
 8015b90:	4413      	add	r3, r2
 8015b92:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015b94:	68f8      	ldr	r0, [r7, #12]
 8015b96:	f7f7 fcc5 	bl	800d524 <pbuf_free>
  while (p != NULL) {
 8015b9a:	69bb      	ldr	r3, [r7, #24]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d1dc      	bne.n	8015b5a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015ba0:	6839      	ldr	r1, [r7, #0]
 8015ba2:	6878      	ldr	r0, [r7, #4]
 8015ba4:	f000 f8c2 	bl	8015d2c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015ba8:	4b10      	ldr	r3, [pc, #64]	@ (8015bec <ip_reass_free_complete_datagram+0x140>)
 8015baa:	881b      	ldrh	r3, [r3, #0]
 8015bac:	8bfa      	ldrh	r2, [r7, #30]
 8015bae:	429a      	cmp	r2, r3
 8015bb0:	d905      	bls.n	8015bbe <ip_reass_free_complete_datagram+0x112>
 8015bb2:	4b09      	ldr	r3, [pc, #36]	@ (8015bd8 <ip_reass_free_complete_datagram+0x12c>)
 8015bb4:	22d2      	movs	r2, #210	@ 0xd2
 8015bb6:	490e      	ldr	r1, [pc, #56]	@ (8015bf0 <ip_reass_free_complete_datagram+0x144>)
 8015bb8:	4809      	ldr	r0, [pc, #36]	@ (8015be0 <ip_reass_free_complete_datagram+0x134>)
 8015bba:	f001 f875 	bl	8016ca8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8015bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8015bec <ip_reass_free_complete_datagram+0x140>)
 8015bc0:	881a      	ldrh	r2, [r3, #0]
 8015bc2:	8bfb      	ldrh	r3, [r7, #30]
 8015bc4:	1ad3      	subs	r3, r2, r3
 8015bc6:	b29a      	uxth	r2, r3
 8015bc8:	4b08      	ldr	r3, [pc, #32]	@ (8015bec <ip_reass_free_complete_datagram+0x140>)
 8015bca:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015bcc:	8bfb      	ldrh	r3, [r7, #30]
}
 8015bce:	4618      	mov	r0, r3
 8015bd0:	3720      	adds	r7, #32
 8015bd2:	46bd      	mov	sp, r7
 8015bd4:	bd80      	pop	{r7, pc}
 8015bd6:	bf00      	nop
 8015bd8:	0801ade8 	.word	0x0801ade8
 8015bdc:	0801ae24 	.word	0x0801ae24
 8015be0:	0801ae30 	.word	0x0801ae30
 8015be4:	0801ae58 	.word	0x0801ae58
 8015be8:	0801ae6c 	.word	0x0801ae6c
 8015bec:	2000c940 	.word	0x2000c940
 8015bf0:	0801ae8c 	.word	0x0801ae8c

08015bf4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8015bf4:	b580      	push	{r7, lr}
 8015bf6:	b08a      	sub	sp, #40	@ 0x28
 8015bf8:	af00      	add	r7, sp, #0
 8015bfa:	6078      	str	r0, [r7, #4]
 8015bfc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8015bfe:	2300      	movs	r3, #0
 8015c00:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8015c02:	2300      	movs	r3, #0
 8015c04:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8015c06:	2300      	movs	r3, #0
 8015c08:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8015c0a:	2300      	movs	r3, #0
 8015c0c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8015c0e:	2300      	movs	r3, #0
 8015c10:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8015c12:	4b28      	ldr	r3, [pc, #160]	@ (8015cb4 <ip_reass_remove_oldest_datagram+0xc0>)
 8015c14:	681b      	ldr	r3, [r3, #0]
 8015c16:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015c18:	e030      	b.n	8015c7c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c1c:	695a      	ldr	r2, [r3, #20]
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	68db      	ldr	r3, [r3, #12]
 8015c22:	429a      	cmp	r2, r3
 8015c24:	d10c      	bne.n	8015c40 <ip_reass_remove_oldest_datagram+0x4c>
 8015c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c28:	699a      	ldr	r2, [r3, #24]
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	691b      	ldr	r3, [r3, #16]
 8015c2e:	429a      	cmp	r2, r3
 8015c30:	d106      	bne.n	8015c40 <ip_reass_remove_oldest_datagram+0x4c>
 8015c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c34:	899a      	ldrh	r2, [r3, #12]
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	889b      	ldrh	r3, [r3, #4]
 8015c3a:	b29b      	uxth	r3, r3
 8015c3c:	429a      	cmp	r2, r3
 8015c3e:	d014      	beq.n	8015c6a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015c40:	693b      	ldr	r3, [r7, #16]
 8015c42:	3301      	adds	r3, #1
 8015c44:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8015c46:	6a3b      	ldr	r3, [r7, #32]
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d104      	bne.n	8015c56 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c4e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015c50:	69fb      	ldr	r3, [r7, #28]
 8015c52:	61bb      	str	r3, [r7, #24]
 8015c54:	e009      	b.n	8015c6a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8015c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c58:	7fda      	ldrb	r2, [r3, #31]
 8015c5a:	6a3b      	ldr	r3, [r7, #32]
 8015c5c:	7fdb      	ldrb	r3, [r3, #31]
 8015c5e:	429a      	cmp	r2, r3
 8015c60:	d803      	bhi.n	8015c6a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8015c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c64:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015c66:	69fb      	ldr	r3, [r7, #28]
 8015c68:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d001      	beq.n	8015c76 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c74:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8015c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c7e:	2b00      	cmp	r3, #0
 8015c80:	d1cb      	bne.n	8015c1a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015c82:	6a3b      	ldr	r3, [r7, #32]
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d008      	beq.n	8015c9a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015c88:	69b9      	ldr	r1, [r7, #24]
 8015c8a:	6a38      	ldr	r0, [r7, #32]
 8015c8c:	f7ff ff0e 	bl	8015aac <ip_reass_free_complete_datagram>
 8015c90:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015c92:	697a      	ldr	r2, [r7, #20]
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	4413      	add	r3, r2
 8015c98:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015c9a:	697a      	ldr	r2, [r7, #20]
 8015c9c:	683b      	ldr	r3, [r7, #0]
 8015c9e:	429a      	cmp	r2, r3
 8015ca0:	da02      	bge.n	8015ca8 <ip_reass_remove_oldest_datagram+0xb4>
 8015ca2:	693b      	ldr	r3, [r7, #16]
 8015ca4:	2b01      	cmp	r3, #1
 8015ca6:	dcac      	bgt.n	8015c02 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015ca8:	697b      	ldr	r3, [r7, #20]
}
 8015caa:	4618      	mov	r0, r3
 8015cac:	3728      	adds	r7, #40	@ 0x28
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	bd80      	pop	{r7, pc}
 8015cb2:	bf00      	nop
 8015cb4:	2000c93c 	.word	0x2000c93c

08015cb8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b084      	sub	sp, #16
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	6078      	str	r0, [r7, #4]
 8015cc0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015cc2:	2004      	movs	r0, #4
 8015cc4:	f7f6 fd14 	bl	800c6f0 <memp_malloc>
 8015cc8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d110      	bne.n	8015cf2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015cd0:	6839      	ldr	r1, [r7, #0]
 8015cd2:	6878      	ldr	r0, [r7, #4]
 8015cd4:	f7ff ff8e 	bl	8015bf4 <ip_reass_remove_oldest_datagram>
 8015cd8:	4602      	mov	r2, r0
 8015cda:	683b      	ldr	r3, [r7, #0]
 8015cdc:	4293      	cmp	r3, r2
 8015cde:	dc03      	bgt.n	8015ce8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015ce0:	2004      	movs	r0, #4
 8015ce2:	f7f6 fd05 	bl	800c6f0 <memp_malloc>
 8015ce6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d101      	bne.n	8015cf2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8015cee:	2300      	movs	r3, #0
 8015cf0:	e016      	b.n	8015d20 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015cf2:	2220      	movs	r2, #32
 8015cf4:	2100      	movs	r1, #0
 8015cf6:	68f8      	ldr	r0, [r7, #12]
 8015cf8:	f001 f8c8 	bl	8016e8c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	220f      	movs	r2, #15
 8015d00:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015d02:	4b09      	ldr	r3, [pc, #36]	@ (8015d28 <ip_reass_enqueue_new_datagram+0x70>)
 8015d04:	681a      	ldr	r2, [r3, #0]
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8015d0a:	4a07      	ldr	r2, [pc, #28]	@ (8015d28 <ip_reass_enqueue_new_datagram+0x70>)
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	3308      	adds	r3, #8
 8015d14:	2214      	movs	r2, #20
 8015d16:	6879      	ldr	r1, [r7, #4]
 8015d18:	4618      	mov	r0, r3
 8015d1a:	f001 fa4e 	bl	80171ba <memcpy>
  return ipr;
 8015d1e:	68fb      	ldr	r3, [r7, #12]
}
 8015d20:	4618      	mov	r0, r3
 8015d22:	3710      	adds	r7, #16
 8015d24:	46bd      	mov	sp, r7
 8015d26:	bd80      	pop	{r7, pc}
 8015d28:	2000c93c 	.word	0x2000c93c

08015d2c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015d2c:	b580      	push	{r7, lr}
 8015d2e:	b082      	sub	sp, #8
 8015d30:	af00      	add	r7, sp, #0
 8015d32:	6078      	str	r0, [r7, #4]
 8015d34:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8015d36:	4b10      	ldr	r3, [pc, #64]	@ (8015d78 <ip_reass_dequeue_datagram+0x4c>)
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	687a      	ldr	r2, [r7, #4]
 8015d3c:	429a      	cmp	r2, r3
 8015d3e:	d104      	bne.n	8015d4a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	4a0c      	ldr	r2, [pc, #48]	@ (8015d78 <ip_reass_dequeue_datagram+0x4c>)
 8015d46:	6013      	str	r3, [r2, #0]
 8015d48:	e00d      	b.n	8015d66 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015d4a:	683b      	ldr	r3, [r7, #0]
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d106      	bne.n	8015d5e <ip_reass_dequeue_datagram+0x32>
 8015d50:	4b0a      	ldr	r3, [pc, #40]	@ (8015d7c <ip_reass_dequeue_datagram+0x50>)
 8015d52:	f240 1245 	movw	r2, #325	@ 0x145
 8015d56:	490a      	ldr	r1, [pc, #40]	@ (8015d80 <ip_reass_dequeue_datagram+0x54>)
 8015d58:	480a      	ldr	r0, [pc, #40]	@ (8015d84 <ip_reass_dequeue_datagram+0x58>)
 8015d5a:	f000 ffa5 	bl	8016ca8 <iprintf>
    prev->next = ipr->next;
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	681a      	ldr	r2, [r3, #0]
 8015d62:	683b      	ldr	r3, [r7, #0]
 8015d64:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8015d66:	6879      	ldr	r1, [r7, #4]
 8015d68:	2004      	movs	r0, #4
 8015d6a:	f7f6 fd37 	bl	800c7dc <memp_free>
}
 8015d6e:	bf00      	nop
 8015d70:	3708      	adds	r7, #8
 8015d72:	46bd      	mov	sp, r7
 8015d74:	bd80      	pop	{r7, pc}
 8015d76:	bf00      	nop
 8015d78:	2000c93c 	.word	0x2000c93c
 8015d7c:	0801ade8 	.word	0x0801ade8
 8015d80:	0801aeb0 	.word	0x0801aeb0
 8015d84:	0801ae30 	.word	0x0801ae30

08015d88 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015d88:	b580      	push	{r7, lr}
 8015d8a:	b08c      	sub	sp, #48	@ 0x30
 8015d8c:	af00      	add	r7, sp, #0
 8015d8e:	60f8      	str	r0, [r7, #12]
 8015d90:	60b9      	str	r1, [r7, #8]
 8015d92:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015d94:	2300      	movs	r3, #0
 8015d96:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015d98:	2301      	movs	r3, #1
 8015d9a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015d9c:	68bb      	ldr	r3, [r7, #8]
 8015d9e:	685b      	ldr	r3, [r3, #4]
 8015da0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015da2:	69fb      	ldr	r3, [r7, #28]
 8015da4:	885b      	ldrh	r3, [r3, #2]
 8015da6:	b29b      	uxth	r3, r3
 8015da8:	4618      	mov	r0, r3
 8015daa:	f7f4 ffe1 	bl	800ad70 <lwip_htons>
 8015dae:	4603      	mov	r3, r0
 8015db0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8015db2:	69fb      	ldr	r3, [r7, #28]
 8015db4:	781b      	ldrb	r3, [r3, #0]
 8015db6:	f003 030f 	and.w	r3, r3, #15
 8015dba:	b2db      	uxtb	r3, r3
 8015dbc:	009b      	lsls	r3, r3, #2
 8015dbe:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015dc0:	7e7b      	ldrb	r3, [r7, #25]
 8015dc2:	b29b      	uxth	r3, r3
 8015dc4:	8b7a      	ldrh	r2, [r7, #26]
 8015dc6:	429a      	cmp	r2, r3
 8015dc8:	d202      	bcs.n	8015dd0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015dca:	f04f 33ff 	mov.w	r3, #4294967295
 8015dce:	e135      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015dd0:	7e7b      	ldrb	r3, [r7, #25]
 8015dd2:	b29b      	uxth	r3, r3
 8015dd4:	8b7a      	ldrh	r2, [r7, #26]
 8015dd6:	1ad3      	subs	r3, r2, r3
 8015dd8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8015dda:	69fb      	ldr	r3, [r7, #28]
 8015ddc:	88db      	ldrh	r3, [r3, #6]
 8015dde:	b29b      	uxth	r3, r3
 8015de0:	4618      	mov	r0, r3
 8015de2:	f7f4 ffc5 	bl	800ad70 <lwip_htons>
 8015de6:	4603      	mov	r3, r0
 8015de8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015dec:	b29b      	uxth	r3, r3
 8015dee:	00db      	lsls	r3, r3, #3
 8015df0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8015df2:	68bb      	ldr	r3, [r7, #8]
 8015df4:	685b      	ldr	r3, [r3, #4]
 8015df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8015df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	701a      	strb	r2, [r3, #0]
 8015dfe:	2200      	movs	r2, #0
 8015e00:	705a      	strb	r2, [r3, #1]
 8015e02:	2200      	movs	r2, #0
 8015e04:	709a      	strb	r2, [r3, #2]
 8015e06:	2200      	movs	r2, #0
 8015e08:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8015e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e0c:	8afa      	ldrh	r2, [r7, #22]
 8015e0e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8015e10:	8afa      	ldrh	r2, [r7, #22]
 8015e12:	8b7b      	ldrh	r3, [r7, #26]
 8015e14:	4413      	add	r3, r2
 8015e16:	b29a      	uxth	r2, r3
 8015e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e1a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e1e:	88db      	ldrh	r3, [r3, #6]
 8015e20:	b29b      	uxth	r3, r3
 8015e22:	8afa      	ldrh	r2, [r7, #22]
 8015e24:	429a      	cmp	r2, r3
 8015e26:	d902      	bls.n	8015e2e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015e28:	f04f 33ff 	mov.w	r3, #4294967295
 8015e2c:	e106      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015e2e:	68fb      	ldr	r3, [r7, #12]
 8015e30:	685b      	ldr	r3, [r3, #4]
 8015e32:	627b      	str	r3, [r7, #36]	@ 0x24
 8015e34:	e068      	b.n	8015f08 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8015e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e38:	685b      	ldr	r3, [r3, #4]
 8015e3a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e3e:	889b      	ldrh	r3, [r3, #4]
 8015e40:	b29a      	uxth	r2, r3
 8015e42:	693b      	ldr	r3, [r7, #16]
 8015e44:	889b      	ldrh	r3, [r3, #4]
 8015e46:	b29b      	uxth	r3, r3
 8015e48:	429a      	cmp	r2, r3
 8015e4a:	d235      	bcs.n	8015eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015e50:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8015e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d020      	beq.n	8015e9a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e5a:	889b      	ldrh	r3, [r3, #4]
 8015e5c:	b29a      	uxth	r2, r3
 8015e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e60:	88db      	ldrh	r3, [r3, #6]
 8015e62:	b29b      	uxth	r3, r3
 8015e64:	429a      	cmp	r2, r3
 8015e66:	d307      	bcc.n	8015e78 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e6a:	88db      	ldrh	r3, [r3, #6]
 8015e6c:	b29a      	uxth	r2, r3
 8015e6e:	693b      	ldr	r3, [r7, #16]
 8015e70:	889b      	ldrh	r3, [r3, #4]
 8015e72:	b29b      	uxth	r3, r3
 8015e74:	429a      	cmp	r2, r3
 8015e76:	d902      	bls.n	8015e7e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015e78:	f04f 33ff 	mov.w	r3, #4294967295
 8015e7c:	e0de      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e80:	68ba      	ldr	r2, [r7, #8]
 8015e82:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e86:	88db      	ldrh	r3, [r3, #6]
 8015e88:	b29a      	uxth	r2, r3
 8015e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e8c:	889b      	ldrh	r3, [r3, #4]
 8015e8e:	b29b      	uxth	r3, r3
 8015e90:	429a      	cmp	r2, r3
 8015e92:	d03d      	beq.n	8015f10 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015e94:	2300      	movs	r3, #0
 8015e96:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015e98:	e03a      	b.n	8015f10 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e9c:	88db      	ldrh	r3, [r3, #6]
 8015e9e:	b29a      	uxth	r2, r3
 8015ea0:	693b      	ldr	r3, [r7, #16]
 8015ea2:	889b      	ldrh	r3, [r3, #4]
 8015ea4:	b29b      	uxth	r3, r3
 8015ea6:	429a      	cmp	r2, r3
 8015ea8:	d902      	bls.n	8015eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8015eae:	e0c5      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	68ba      	ldr	r2, [r7, #8]
 8015eb4:	605a      	str	r2, [r3, #4]
      break;
 8015eb6:	e02b      	b.n	8015f10 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8015eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015eba:	889b      	ldrh	r3, [r3, #4]
 8015ebc:	b29a      	uxth	r2, r3
 8015ebe:	693b      	ldr	r3, [r7, #16]
 8015ec0:	889b      	ldrh	r3, [r3, #4]
 8015ec2:	b29b      	uxth	r3, r3
 8015ec4:	429a      	cmp	r2, r3
 8015ec6:	d102      	bne.n	8015ece <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8015ecc:	e0b6      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ed0:	889b      	ldrh	r3, [r3, #4]
 8015ed2:	b29a      	uxth	r2, r3
 8015ed4:	693b      	ldr	r3, [r7, #16]
 8015ed6:	88db      	ldrh	r3, [r3, #6]
 8015ed8:	b29b      	uxth	r3, r3
 8015eda:	429a      	cmp	r2, r3
 8015edc:	d202      	bcs.n	8015ee4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015ede:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee2:	e0ab      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d009      	beq.n	8015efe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8015eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eec:	88db      	ldrh	r3, [r3, #6]
 8015eee:	b29a      	uxth	r2, r3
 8015ef0:	693b      	ldr	r3, [r7, #16]
 8015ef2:	889b      	ldrh	r3, [r3, #4]
 8015ef4:	b29b      	uxth	r3, r3
 8015ef6:	429a      	cmp	r2, r3
 8015ef8:	d001      	beq.n	8015efe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015efa:	2300      	movs	r3, #0
 8015efc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015efe:	693b      	ldr	r3, [r7, #16]
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8015f04:	693b      	ldr	r3, [r7, #16]
 8015f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8015f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d193      	bne.n	8015e36 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8015f0e:	e000      	b.n	8015f12 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8015f10:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d12d      	bne.n	8015f74 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8015f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d01c      	beq.n	8015f58 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f20:	88db      	ldrh	r3, [r3, #6]
 8015f22:	b29a      	uxth	r2, r3
 8015f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f26:	889b      	ldrh	r3, [r3, #4]
 8015f28:	b29b      	uxth	r3, r3
 8015f2a:	429a      	cmp	r2, r3
 8015f2c:	d906      	bls.n	8015f3c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015f2e:	4b45      	ldr	r3, [pc, #276]	@ (8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015f30:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8015f34:	4944      	ldr	r1, [pc, #272]	@ (8016048 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015f36:	4845      	ldr	r0, [pc, #276]	@ (801604c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015f38:	f000 feb6 	bl	8016ca8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f3e:	68ba      	ldr	r2, [r7, #8]
 8015f40:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8015f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f44:	88db      	ldrh	r3, [r3, #6]
 8015f46:	b29a      	uxth	r2, r3
 8015f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f4a:	889b      	ldrh	r3, [r3, #4]
 8015f4c:	b29b      	uxth	r3, r3
 8015f4e:	429a      	cmp	r2, r3
 8015f50:	d010      	beq.n	8015f74 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8015f52:	2300      	movs	r3, #0
 8015f54:	623b      	str	r3, [r7, #32]
 8015f56:	e00d      	b.n	8015f74 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015f58:	68fb      	ldr	r3, [r7, #12]
 8015f5a:	685b      	ldr	r3, [r3, #4]
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d006      	beq.n	8015f6e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015f60:	4b38      	ldr	r3, [pc, #224]	@ (8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015f62:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8015f66:	493a      	ldr	r1, [pc, #232]	@ (8016050 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015f68:	4838      	ldr	r0, [pc, #224]	@ (801604c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015f6a:	f000 fe9d 	bl	8016ca8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015f6e:	68fb      	ldr	r3, [r7, #12]
 8015f70:	68ba      	ldr	r2, [r7, #8]
 8015f72:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d105      	bne.n	8015f86 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8015f7a:	68fb      	ldr	r3, [r7, #12]
 8015f7c:	7f9b      	ldrb	r3, [r3, #30]
 8015f7e:	f003 0301 	and.w	r3, r3, #1
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d059      	beq.n	801603a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8015f86:	6a3b      	ldr	r3, [r7, #32]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d04f      	beq.n	801602c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015f8c:	68fb      	ldr	r3, [r7, #12]
 8015f8e:	685b      	ldr	r3, [r3, #4]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d006      	beq.n	8015fa2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	685b      	ldr	r3, [r3, #4]
 8015f98:	685b      	ldr	r3, [r3, #4]
 8015f9a:	889b      	ldrh	r3, [r3, #4]
 8015f9c:	b29b      	uxth	r3, r3
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d002      	beq.n	8015fa8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	623b      	str	r3, [r7, #32]
 8015fa6:	e041      	b.n	801602c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015faa:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8015fb2:	e012      	b.n	8015fda <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8015fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fb6:	685b      	ldr	r3, [r3, #4]
 8015fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8015fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fbc:	88db      	ldrh	r3, [r3, #6]
 8015fbe:	b29a      	uxth	r2, r3
 8015fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fc2:	889b      	ldrh	r3, [r3, #4]
 8015fc4:	b29b      	uxth	r3, r3
 8015fc6:	429a      	cmp	r2, r3
 8015fc8:	d002      	beq.n	8015fd0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8015fca:	2300      	movs	r3, #0
 8015fcc:	623b      	str	r3, [r7, #32]
            break;
 8015fce:	e007      	b.n	8015fe0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8015fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8015fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fd6:	681b      	ldr	r3, [r3, #0]
 8015fd8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8015fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d1e9      	bne.n	8015fb4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8015fe0:	6a3b      	ldr	r3, [r7, #32]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d022      	beq.n	801602c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8015fe6:	68fb      	ldr	r3, [r7, #12]
 8015fe8:	685b      	ldr	r3, [r3, #4]
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d106      	bne.n	8015ffc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8015fee:	4b15      	ldr	r3, [pc, #84]	@ (8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015ff0:	f240 12df 	movw	r2, #479	@ 0x1df
 8015ff4:	4917      	ldr	r1, [pc, #92]	@ (8016054 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015ff6:	4815      	ldr	r0, [pc, #84]	@ (801604c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015ff8:	f000 fe56 	bl	8016ca8 <iprintf>
          LWIP_ASSERT("sanity check",
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	685b      	ldr	r3, [r3, #4]
 8016000:	685b      	ldr	r3, [r3, #4]
 8016002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016004:	429a      	cmp	r2, r3
 8016006:	d106      	bne.n	8016016 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8016008:	4b0e      	ldr	r3, [pc, #56]	@ (8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801600a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801600e:	4911      	ldr	r1, [pc, #68]	@ (8016054 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8016010:	480e      	ldr	r0, [pc, #56]	@ (801604c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016012:	f000 fe49 	bl	8016ca8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8016016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	2b00      	cmp	r3, #0
 801601c:	d006      	beq.n	801602c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801601e:	4b09      	ldr	r3, [pc, #36]	@ (8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016020:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8016024:	490c      	ldr	r1, [pc, #48]	@ (8016058 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8016026:	4809      	ldr	r0, [pc, #36]	@ (801604c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016028:	f000 fe3e 	bl	8016ca8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801602c:	6a3b      	ldr	r3, [r7, #32]
 801602e:	2b00      	cmp	r3, #0
 8016030:	bf14      	ite	ne
 8016032:	2301      	movne	r3, #1
 8016034:	2300      	moveq	r3, #0
 8016036:	b2db      	uxtb	r3, r3
 8016038:	e000      	b.n	801603c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801603a:	2300      	movs	r3, #0
}
 801603c:	4618      	mov	r0, r3
 801603e:	3730      	adds	r7, #48	@ 0x30
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}
 8016044:	0801ade8 	.word	0x0801ade8
 8016048:	0801aecc 	.word	0x0801aecc
 801604c:	0801ae30 	.word	0x0801ae30
 8016050:	0801aeec 	.word	0x0801aeec
 8016054:	0801af24 	.word	0x0801af24
 8016058:	0801af34 	.word	0x0801af34

0801605c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b08e      	sub	sp, #56	@ 0x38
 8016060:	af00      	add	r7, sp, #0
 8016062:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	685b      	ldr	r3, [r3, #4]
 8016068:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801606a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801606c:	781b      	ldrb	r3, [r3, #0]
 801606e:	f003 030f 	and.w	r3, r3, #15
 8016072:	b2db      	uxtb	r3, r3
 8016074:	009b      	lsls	r3, r3, #2
 8016076:	b2db      	uxtb	r3, r3
 8016078:	2b14      	cmp	r3, #20
 801607a:	f040 8171 	bne.w	8016360 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801607e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016080:	88db      	ldrh	r3, [r3, #6]
 8016082:	b29b      	uxth	r3, r3
 8016084:	4618      	mov	r0, r3
 8016086:	f7f4 fe73 	bl	800ad70 <lwip_htons>
 801608a:	4603      	mov	r3, r0
 801608c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016090:	b29b      	uxth	r3, r3
 8016092:	00db      	lsls	r3, r3, #3
 8016094:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016098:	885b      	ldrh	r3, [r3, #2]
 801609a:	b29b      	uxth	r3, r3
 801609c:	4618      	mov	r0, r3
 801609e:	f7f4 fe67 	bl	800ad70 <lwip_htons>
 80160a2:	4603      	mov	r3, r0
 80160a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80160a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160a8:	781b      	ldrb	r3, [r3, #0]
 80160aa:	f003 030f 	and.w	r3, r3, #15
 80160ae:	b2db      	uxtb	r3, r3
 80160b0:	009b      	lsls	r3, r3, #2
 80160b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80160b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80160ba:	b29b      	uxth	r3, r3
 80160bc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80160be:	429a      	cmp	r2, r3
 80160c0:	f0c0 8150 	bcc.w	8016364 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80160c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80160c8:	b29b      	uxth	r3, r3
 80160ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80160cc:	1ad3      	subs	r3, r2, r3
 80160ce:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80160d0:	6878      	ldr	r0, [r7, #4]
 80160d2:	f7f7 fab5 	bl	800d640 <pbuf_clen>
 80160d6:	4603      	mov	r3, r0
 80160d8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80160da:	4b8c      	ldr	r3, [pc, #560]	@ (801630c <ip4_reass+0x2b0>)
 80160dc:	881b      	ldrh	r3, [r3, #0]
 80160de:	461a      	mov	r2, r3
 80160e0:	8c3b      	ldrh	r3, [r7, #32]
 80160e2:	4413      	add	r3, r2
 80160e4:	2b0a      	cmp	r3, #10
 80160e6:	dd10      	ble.n	801610a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80160e8:	8c3b      	ldrh	r3, [r7, #32]
 80160ea:	4619      	mov	r1, r3
 80160ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80160ee:	f7ff fd81 	bl	8015bf4 <ip_reass_remove_oldest_datagram>
 80160f2:	4603      	mov	r3, r0
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	f000 8137 	beq.w	8016368 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80160fa:	4b84      	ldr	r3, [pc, #528]	@ (801630c <ip4_reass+0x2b0>)
 80160fc:	881b      	ldrh	r3, [r3, #0]
 80160fe:	461a      	mov	r2, r3
 8016100:	8c3b      	ldrh	r3, [r7, #32]
 8016102:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8016104:	2b0a      	cmp	r3, #10
 8016106:	f300 812f 	bgt.w	8016368 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801610a:	4b81      	ldr	r3, [pc, #516]	@ (8016310 <ip4_reass+0x2b4>)
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	633b      	str	r3, [r7, #48]	@ 0x30
 8016110:	e015      	b.n	801613e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8016112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016114:	695a      	ldr	r2, [r3, #20]
 8016116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016118:	68db      	ldr	r3, [r3, #12]
 801611a:	429a      	cmp	r2, r3
 801611c:	d10c      	bne.n	8016138 <ip4_reass+0xdc>
 801611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016120:	699a      	ldr	r2, [r3, #24]
 8016122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016124:	691b      	ldr	r3, [r3, #16]
 8016126:	429a      	cmp	r2, r3
 8016128:	d106      	bne.n	8016138 <ip4_reass+0xdc>
 801612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801612c:	899a      	ldrh	r2, [r3, #12]
 801612e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016130:	889b      	ldrh	r3, [r3, #4]
 8016132:	b29b      	uxth	r3, r3
 8016134:	429a      	cmp	r2, r3
 8016136:	d006      	beq.n	8016146 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	633b      	str	r3, [r7, #48]	@ 0x30
 801613e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016140:	2b00      	cmp	r3, #0
 8016142:	d1e6      	bne.n	8016112 <ip4_reass+0xb6>
 8016144:	e000      	b.n	8016148 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8016146:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8016148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801614a:	2b00      	cmp	r3, #0
 801614c:	d109      	bne.n	8016162 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801614e:	8c3b      	ldrh	r3, [r7, #32]
 8016150:	4619      	mov	r1, r3
 8016152:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016154:	f7ff fdb0 	bl	8015cb8 <ip_reass_enqueue_new_datagram>
 8016158:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801615a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801615c:	2b00      	cmp	r3, #0
 801615e:	d11c      	bne.n	801619a <ip4_reass+0x13e>
      goto nullreturn;
 8016160:	e105      	b.n	801636e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8016162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016164:	88db      	ldrh	r3, [r3, #6]
 8016166:	b29b      	uxth	r3, r3
 8016168:	4618      	mov	r0, r3
 801616a:	f7f4 fe01 	bl	800ad70 <lwip_htons>
 801616e:	4603      	mov	r3, r0
 8016170:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016174:	2b00      	cmp	r3, #0
 8016176:	d110      	bne.n	801619a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8016178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801617a:	89db      	ldrh	r3, [r3, #14]
 801617c:	4618      	mov	r0, r3
 801617e:	f7f4 fdf7 	bl	800ad70 <lwip_htons>
 8016182:	4603      	mov	r3, r0
 8016184:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8016188:	2b00      	cmp	r3, #0
 801618a:	d006      	beq.n	801619a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801618c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801618e:	3308      	adds	r3, #8
 8016190:	2214      	movs	r2, #20
 8016192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016194:	4618      	mov	r0, r3
 8016196:	f001 f810 	bl	80171ba <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801619c:	88db      	ldrh	r3, [r3, #6]
 801619e:	b29b      	uxth	r3, r3
 80161a0:	f003 0320 	and.w	r3, r3, #32
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	bf0c      	ite	eq
 80161a8:	2301      	moveq	r3, #1
 80161aa:	2300      	movne	r3, #0
 80161ac:	b2db      	uxtb	r3, r3
 80161ae:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80161b0:	69fb      	ldr	r3, [r7, #28]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d00e      	beq.n	80161d4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80161b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80161b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80161ba:	4413      	add	r3, r2
 80161bc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80161be:	8b7a      	ldrh	r2, [r7, #26]
 80161c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80161c2:	429a      	cmp	r2, r3
 80161c4:	f0c0 80a0 	bcc.w	8016308 <ip4_reass+0x2ac>
 80161c8:	8b7b      	ldrh	r3, [r7, #26]
 80161ca:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80161ce:	4293      	cmp	r3, r2
 80161d0:	f200 809a 	bhi.w	8016308 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80161d4:	69fa      	ldr	r2, [r7, #28]
 80161d6:	6879      	ldr	r1, [r7, #4]
 80161d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161da:	f7ff fdd5 	bl	8015d88 <ip_reass_chain_frag_into_datagram_and_validate>
 80161de:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80161e0:	697b      	ldr	r3, [r7, #20]
 80161e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80161e6:	f000 809b 	beq.w	8016320 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80161ea:	4b48      	ldr	r3, [pc, #288]	@ (801630c <ip4_reass+0x2b0>)
 80161ec:	881a      	ldrh	r2, [r3, #0]
 80161ee:	8c3b      	ldrh	r3, [r7, #32]
 80161f0:	4413      	add	r3, r2
 80161f2:	b29a      	uxth	r2, r3
 80161f4:	4b45      	ldr	r3, [pc, #276]	@ (801630c <ip4_reass+0x2b0>)
 80161f6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80161f8:	69fb      	ldr	r3, [r7, #28]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d00d      	beq.n	801621a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80161fe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8016200:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016202:	4413      	add	r3, r2
 8016204:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8016206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016208:	8a7a      	ldrh	r2, [r7, #18]
 801620a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801620e:	7f9b      	ldrb	r3, [r3, #30]
 8016210:	f043 0301 	orr.w	r3, r3, #1
 8016214:	b2da      	uxtb	r2, r3
 8016216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016218:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801621a:	697b      	ldr	r3, [r7, #20]
 801621c:	2b01      	cmp	r3, #1
 801621e:	d171      	bne.n	8016304 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8016220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016222:	8b9b      	ldrh	r3, [r3, #28]
 8016224:	3314      	adds	r3, #20
 8016226:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8016228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801622a:	685b      	ldr	r3, [r3, #4]
 801622c:	685b      	ldr	r3, [r3, #4]
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8016232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016234:	685b      	ldr	r3, [r3, #4]
 8016236:	685b      	ldr	r3, [r3, #4]
 8016238:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801623a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801623c:	3308      	adds	r3, #8
 801623e:	2214      	movs	r2, #20
 8016240:	4619      	mov	r1, r3
 8016242:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016244:	f000 ffb9 	bl	80171ba <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8016248:	8a3b      	ldrh	r3, [r7, #16]
 801624a:	4618      	mov	r0, r3
 801624c:	f7f4 fd90 	bl	800ad70 <lwip_htons>
 8016250:	4603      	mov	r3, r0
 8016252:	461a      	mov	r2, r3
 8016254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016256:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8016258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801625a:	2200      	movs	r2, #0
 801625c:	719a      	strb	r2, [r3, #6]
 801625e:	2200      	movs	r2, #0
 8016260:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8016262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016264:	2200      	movs	r2, #0
 8016266:	729a      	strb	r2, [r3, #10]
 8016268:	2200      	movs	r2, #0
 801626a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801626e:	685b      	ldr	r3, [r3, #4]
 8016270:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8016272:	e00d      	b.n	8016290 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8016274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016276:	685b      	ldr	r3, [r3, #4]
 8016278:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801627a:	2114      	movs	r1, #20
 801627c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801627e:	f7f7 f8cb 	bl	800d418 <pbuf_remove_header>
      pbuf_cat(p, r);
 8016282:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016284:	6878      	ldr	r0, [r7, #4]
 8016286:	f7f7 fa1b 	bl	800d6c0 <pbuf_cat>
      r = iprh->next_pbuf;
 801628a:	68fb      	ldr	r3, [r7, #12]
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8016290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016292:	2b00      	cmp	r3, #0
 8016294:	d1ee      	bne.n	8016274 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8016296:	4b1e      	ldr	r3, [pc, #120]	@ (8016310 <ip4_reass+0x2b4>)
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801629c:	429a      	cmp	r2, r3
 801629e:	d102      	bne.n	80162a6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80162a0:	2300      	movs	r3, #0
 80162a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80162a4:	e010      	b.n	80162c8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80162a6:	4b1a      	ldr	r3, [pc, #104]	@ (8016310 <ip4_reass+0x2b4>)
 80162a8:	681b      	ldr	r3, [r3, #0]
 80162aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80162ac:	e007      	b.n	80162be <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80162ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80162b4:	429a      	cmp	r2, r3
 80162b6:	d006      	beq.n	80162c6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80162b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80162be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d1f4      	bne.n	80162ae <ip4_reass+0x252>
 80162c4:	e000      	b.n	80162c8 <ip4_reass+0x26c>
          break;
 80162c6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80162c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80162ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80162cc:	f7ff fd2e 	bl	8015d2c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80162d0:	6878      	ldr	r0, [r7, #4]
 80162d2:	f7f7 f9b5 	bl	800d640 <pbuf_clen>
 80162d6:	4603      	mov	r3, r0
 80162d8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80162da:	4b0c      	ldr	r3, [pc, #48]	@ (801630c <ip4_reass+0x2b0>)
 80162dc:	881b      	ldrh	r3, [r3, #0]
 80162de:	8c3a      	ldrh	r2, [r7, #32]
 80162e0:	429a      	cmp	r2, r3
 80162e2:	d906      	bls.n	80162f2 <ip4_reass+0x296>
 80162e4:	4b0b      	ldr	r3, [pc, #44]	@ (8016314 <ip4_reass+0x2b8>)
 80162e6:	f240 229b 	movw	r2, #667	@ 0x29b
 80162ea:	490b      	ldr	r1, [pc, #44]	@ (8016318 <ip4_reass+0x2bc>)
 80162ec:	480b      	ldr	r0, [pc, #44]	@ (801631c <ip4_reass+0x2c0>)
 80162ee:	f000 fcdb 	bl	8016ca8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80162f2:	4b06      	ldr	r3, [pc, #24]	@ (801630c <ip4_reass+0x2b0>)
 80162f4:	881a      	ldrh	r2, [r3, #0]
 80162f6:	8c3b      	ldrh	r3, [r7, #32]
 80162f8:	1ad3      	subs	r3, r2, r3
 80162fa:	b29a      	uxth	r2, r3
 80162fc:	4b03      	ldr	r3, [pc, #12]	@ (801630c <ip4_reass+0x2b0>)
 80162fe:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	e038      	b.n	8016376 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8016304:	2300      	movs	r3, #0
 8016306:	e036      	b.n	8016376 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8016308:	bf00      	nop
 801630a:	e00a      	b.n	8016322 <ip4_reass+0x2c6>
 801630c:	2000c940 	.word	0x2000c940
 8016310:	2000c93c 	.word	0x2000c93c
 8016314:	0801ade8 	.word	0x0801ade8
 8016318:	0801af58 	.word	0x0801af58
 801631c:	0801ae30 	.word	0x0801ae30
    goto nullreturn_ipr;
 8016320:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8016322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016324:	2b00      	cmp	r3, #0
 8016326:	d106      	bne.n	8016336 <ip4_reass+0x2da>
 8016328:	4b15      	ldr	r3, [pc, #84]	@ (8016380 <ip4_reass+0x324>)
 801632a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801632e:	4915      	ldr	r1, [pc, #84]	@ (8016384 <ip4_reass+0x328>)
 8016330:	4815      	ldr	r0, [pc, #84]	@ (8016388 <ip4_reass+0x32c>)
 8016332:	f000 fcb9 	bl	8016ca8 <iprintf>
  if (ipr->p == NULL) {
 8016336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016338:	685b      	ldr	r3, [r3, #4]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d116      	bne.n	801636c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801633e:	4b13      	ldr	r3, [pc, #76]	@ (801638c <ip4_reass+0x330>)
 8016340:	681b      	ldr	r3, [r3, #0]
 8016342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016344:	429a      	cmp	r2, r3
 8016346:	d006      	beq.n	8016356 <ip4_reass+0x2fa>
 8016348:	4b0d      	ldr	r3, [pc, #52]	@ (8016380 <ip4_reass+0x324>)
 801634a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801634e:	4910      	ldr	r1, [pc, #64]	@ (8016390 <ip4_reass+0x334>)
 8016350:	480d      	ldr	r0, [pc, #52]	@ (8016388 <ip4_reass+0x32c>)
 8016352:	f000 fca9 	bl	8016ca8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8016356:	2100      	movs	r1, #0
 8016358:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801635a:	f7ff fce7 	bl	8015d2c <ip_reass_dequeue_datagram>
 801635e:	e006      	b.n	801636e <ip4_reass+0x312>
    goto nullreturn;
 8016360:	bf00      	nop
 8016362:	e004      	b.n	801636e <ip4_reass+0x312>
    goto nullreturn;
 8016364:	bf00      	nop
 8016366:	e002      	b.n	801636e <ip4_reass+0x312>
      goto nullreturn;
 8016368:	bf00      	nop
 801636a:	e000      	b.n	801636e <ip4_reass+0x312>
  }

nullreturn:
 801636c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	f7f7 f8d8 	bl	800d524 <pbuf_free>
  return NULL;
 8016374:	2300      	movs	r3, #0
}
 8016376:	4618      	mov	r0, r3
 8016378:	3738      	adds	r7, #56	@ 0x38
 801637a:	46bd      	mov	sp, r7
 801637c:	bd80      	pop	{r7, pc}
 801637e:	bf00      	nop
 8016380:	0801ade8 	.word	0x0801ade8
 8016384:	0801af74 	.word	0x0801af74
 8016388:	0801ae30 	.word	0x0801ae30
 801638c:	2000c93c 	.word	0x2000c93c
 8016390:	0801af80 	.word	0x0801af80

08016394 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8016394:	b580      	push	{r7, lr}
 8016396:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8016398:	2005      	movs	r0, #5
 801639a:	f7f6 f9a9 	bl	800c6f0 <memp_malloc>
 801639e:	4603      	mov	r3, r0
}
 80163a0:	4618      	mov	r0, r3
 80163a2:	bd80      	pop	{r7, pc}

080163a4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80163a4:	b580      	push	{r7, lr}
 80163a6:	b082      	sub	sp, #8
 80163a8:	af00      	add	r7, sp, #0
 80163aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d106      	bne.n	80163c0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80163b2:	4b07      	ldr	r3, [pc, #28]	@ (80163d0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80163b4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80163b8:	4906      	ldr	r1, [pc, #24]	@ (80163d4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80163ba:	4807      	ldr	r0, [pc, #28]	@ (80163d8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80163bc:	f000 fc74 	bl	8016ca8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80163c0:	6879      	ldr	r1, [r7, #4]
 80163c2:	2005      	movs	r0, #5
 80163c4:	f7f6 fa0a 	bl	800c7dc <memp_free>
}
 80163c8:	bf00      	nop
 80163ca:	3708      	adds	r7, #8
 80163cc:	46bd      	mov	sp, r7
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	0801ade8 	.word	0x0801ade8
 80163d4:	0801afa0 	.word	0x0801afa0
 80163d8:	0801ae30 	.word	0x0801ae30

080163dc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80163dc:	b580      	push	{r7, lr}
 80163de:	b084      	sub	sp, #16
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d106      	bne.n	80163fc <ipfrag_free_pbuf_custom+0x20>
 80163ee:	4b11      	ldr	r3, [pc, #68]	@ (8016434 <ipfrag_free_pbuf_custom+0x58>)
 80163f0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80163f4:	4910      	ldr	r1, [pc, #64]	@ (8016438 <ipfrag_free_pbuf_custom+0x5c>)
 80163f6:	4811      	ldr	r0, [pc, #68]	@ (801643c <ipfrag_free_pbuf_custom+0x60>)
 80163f8:	f000 fc56 	bl	8016ca8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80163fc:	68fa      	ldr	r2, [r7, #12]
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	429a      	cmp	r2, r3
 8016402:	d006      	beq.n	8016412 <ipfrag_free_pbuf_custom+0x36>
 8016404:	4b0b      	ldr	r3, [pc, #44]	@ (8016434 <ipfrag_free_pbuf_custom+0x58>)
 8016406:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801640a:	490d      	ldr	r1, [pc, #52]	@ (8016440 <ipfrag_free_pbuf_custom+0x64>)
 801640c:	480b      	ldr	r0, [pc, #44]	@ (801643c <ipfrag_free_pbuf_custom+0x60>)
 801640e:	f000 fc4b 	bl	8016ca8 <iprintf>
  if (pcr->original != NULL) {
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	695b      	ldr	r3, [r3, #20]
 8016416:	2b00      	cmp	r3, #0
 8016418:	d004      	beq.n	8016424 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	695b      	ldr	r3, [r3, #20]
 801641e:	4618      	mov	r0, r3
 8016420:	f7f7 f880 	bl	800d524 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8016424:	68f8      	ldr	r0, [r7, #12]
 8016426:	f7ff ffbd 	bl	80163a4 <ip_frag_free_pbuf_custom_ref>
}
 801642a:	bf00      	nop
 801642c:	3710      	adds	r7, #16
 801642e:	46bd      	mov	sp, r7
 8016430:	bd80      	pop	{r7, pc}
 8016432:	bf00      	nop
 8016434:	0801ade8 	.word	0x0801ade8
 8016438:	0801afac 	.word	0x0801afac
 801643c:	0801ae30 	.word	0x0801ae30
 8016440:	0801afb8 	.word	0x0801afb8

08016444 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8016444:	b580      	push	{r7, lr}
 8016446:	b094      	sub	sp, #80	@ 0x50
 8016448:	af02      	add	r7, sp, #8
 801644a:	60f8      	str	r0, [r7, #12]
 801644c:	60b9      	str	r1, [r7, #8]
 801644e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8016450:	2300      	movs	r3, #0
 8016452:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8016456:	68bb      	ldr	r3, [r7, #8]
 8016458:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801645a:	3b14      	subs	r3, #20
 801645c:	2b00      	cmp	r3, #0
 801645e:	da00      	bge.n	8016462 <ip4_frag+0x1e>
 8016460:	3307      	adds	r3, #7
 8016462:	10db      	asrs	r3, r3, #3
 8016464:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8016466:	2314      	movs	r3, #20
 8016468:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	685b      	ldr	r3, [r3, #4]
 801646e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8016470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016472:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8016474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016476:	781b      	ldrb	r3, [r3, #0]
 8016478:	f003 030f 	and.w	r3, r3, #15
 801647c:	b2db      	uxtb	r3, r3
 801647e:	009b      	lsls	r3, r3, #2
 8016480:	b2db      	uxtb	r3, r3
 8016482:	2b14      	cmp	r3, #20
 8016484:	d002      	beq.n	801648c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8016486:	f06f 0305 	mvn.w	r3, #5
 801648a:	e110      	b.n	80166ae <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801648c:	68fb      	ldr	r3, [r7, #12]
 801648e:	895b      	ldrh	r3, [r3, #10]
 8016490:	2b13      	cmp	r3, #19
 8016492:	d809      	bhi.n	80164a8 <ip4_frag+0x64>
 8016494:	4b88      	ldr	r3, [pc, #544]	@ (80166b8 <ip4_frag+0x274>)
 8016496:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801649a:	4988      	ldr	r1, [pc, #544]	@ (80166bc <ip4_frag+0x278>)
 801649c:	4888      	ldr	r0, [pc, #544]	@ (80166c0 <ip4_frag+0x27c>)
 801649e:	f000 fc03 	bl	8016ca8 <iprintf>
 80164a2:	f06f 0305 	mvn.w	r3, #5
 80164a6:	e102      	b.n	80166ae <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80164a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164aa:	88db      	ldrh	r3, [r3, #6]
 80164ac:	b29b      	uxth	r3, r3
 80164ae:	4618      	mov	r0, r3
 80164b0:	f7f4 fc5e 	bl	800ad70 <lwip_htons>
 80164b4:	4603      	mov	r3, r0
 80164b6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 80164b8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80164ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80164be:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80164c2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80164c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80164c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80164ca:	68fb      	ldr	r3, [r7, #12]
 80164cc:	891b      	ldrh	r3, [r3, #8]
 80164ce:	3b14      	subs	r3, #20
 80164d0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 80164d4:	e0e1      	b.n	801669a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80164d6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80164d8:	00db      	lsls	r3, r3, #3
 80164da:	b29b      	uxth	r3, r3
 80164dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80164e0:	4293      	cmp	r3, r2
 80164e2:	bf28      	it	cs
 80164e4:	4613      	movcs	r3, r2
 80164e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80164e8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80164ec:	2114      	movs	r1, #20
 80164ee:	200e      	movs	r0, #14
 80164f0:	f7f6 fd34 	bl	800cf5c <pbuf_alloc>
 80164f4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 80164f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	f000 80d5 	beq.w	80166a8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80164fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016500:	895b      	ldrh	r3, [r3, #10]
 8016502:	2b13      	cmp	r3, #19
 8016504:	d806      	bhi.n	8016514 <ip4_frag+0xd0>
 8016506:	4b6c      	ldr	r3, [pc, #432]	@ (80166b8 <ip4_frag+0x274>)
 8016508:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801650c:	496d      	ldr	r1, [pc, #436]	@ (80166c4 <ip4_frag+0x280>)
 801650e:	486c      	ldr	r0, [pc, #432]	@ (80166c0 <ip4_frag+0x27c>)
 8016510:	f000 fbca 	bl	8016ca8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8016514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016516:	685b      	ldr	r3, [r3, #4]
 8016518:	2214      	movs	r2, #20
 801651a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801651c:	4618      	mov	r0, r3
 801651e:	f000 fe4c 	bl	80171ba <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8016522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016524:	685b      	ldr	r3, [r3, #4]
 8016526:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8016528:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801652a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801652e:	e064      	b.n	80165fa <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	895a      	ldrh	r2, [r3, #10]
 8016534:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016536:	1ad3      	subs	r3, r2, r3
 8016538:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	895b      	ldrh	r3, [r3, #10]
 801653e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8016540:	429a      	cmp	r2, r3
 8016542:	d906      	bls.n	8016552 <ip4_frag+0x10e>
 8016544:	4b5c      	ldr	r3, [pc, #368]	@ (80166b8 <ip4_frag+0x274>)
 8016546:	f240 322d 	movw	r2, #813	@ 0x32d
 801654a:	495f      	ldr	r1, [pc, #380]	@ (80166c8 <ip4_frag+0x284>)
 801654c:	485c      	ldr	r0, [pc, #368]	@ (80166c0 <ip4_frag+0x27c>)
 801654e:	f000 fbab 	bl	8016ca8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8016552:	8bfa      	ldrh	r2, [r7, #30]
 8016554:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8016558:	4293      	cmp	r3, r2
 801655a:	bf28      	it	cs
 801655c:	4613      	movcs	r3, r2
 801655e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8016562:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8016566:	2b00      	cmp	r3, #0
 8016568:	d105      	bne.n	8016576 <ip4_frag+0x132>
        poff = 0;
 801656a:	2300      	movs	r3, #0
 801656c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	681b      	ldr	r3, [r3, #0]
 8016572:	60fb      	str	r3, [r7, #12]
        continue;
 8016574:	e041      	b.n	80165fa <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8016576:	f7ff ff0d 	bl	8016394 <ip_frag_alloc_pbuf_custom_ref>
 801657a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801657c:	69bb      	ldr	r3, [r7, #24]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d103      	bne.n	801658a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8016582:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016584:	f7f6 ffce 	bl	800d524 <pbuf_free>
        goto memerr;
 8016588:	e08f      	b.n	80166aa <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801658a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801658c:	68fb      	ldr	r3, [r7, #12]
 801658e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8016590:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016592:	4413      	add	r3, r2
 8016594:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8016598:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801659c:	9201      	str	r2, [sp, #4]
 801659e:	9300      	str	r3, [sp, #0]
 80165a0:	4603      	mov	r3, r0
 80165a2:	2241      	movs	r2, #65	@ 0x41
 80165a4:	2000      	movs	r0, #0
 80165a6:	f7f6 fe03 	bl	800d1b0 <pbuf_alloced_custom>
 80165aa:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80165ac:	697b      	ldr	r3, [r7, #20]
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d106      	bne.n	80165c0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80165b2:	69b8      	ldr	r0, [r7, #24]
 80165b4:	f7ff fef6 	bl	80163a4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80165b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80165ba:	f7f6 ffb3 	bl	800d524 <pbuf_free>
        goto memerr;
 80165be:	e074      	b.n	80166aa <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80165c0:	68f8      	ldr	r0, [r7, #12]
 80165c2:	f7f7 f855 	bl	800d670 <pbuf_ref>
      pcr->original = p;
 80165c6:	69bb      	ldr	r3, [r7, #24]
 80165c8:	68fa      	ldr	r2, [r7, #12]
 80165ca:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80165cc:	69bb      	ldr	r3, [r7, #24]
 80165ce:	4a3f      	ldr	r2, [pc, #252]	@ (80166cc <ip4_frag+0x288>)
 80165d0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80165d2:	6979      	ldr	r1, [r7, #20]
 80165d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80165d6:	f7f7 f873 	bl	800d6c0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80165da:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80165de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80165e2:	1ad3      	subs	r3, r2, r3
 80165e4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 80165e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d004      	beq.n	80165fa <ip4_frag+0x1b6>
        poff = 0;
 80165f0:	2300      	movs	r3, #0
 80165f2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80165f4:	68fb      	ldr	r3, [r7, #12]
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80165fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d196      	bne.n	8016530 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8016602:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8016604:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8016608:	4413      	add	r3, r2
 801660a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016610:	f1a3 0213 	sub.w	r2, r3, #19
 8016614:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016618:	429a      	cmp	r2, r3
 801661a:	bfcc      	ite	gt
 801661c:	2301      	movgt	r3, #1
 801661e:	2300      	movle	r3, #0
 8016620:	b2db      	uxtb	r3, r3
 8016622:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8016624:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016628:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801662c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801662e:	6a3b      	ldr	r3, [r7, #32]
 8016630:	2b00      	cmp	r3, #0
 8016632:	d002      	beq.n	801663a <ip4_frag+0x1f6>
 8016634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016636:	2b00      	cmp	r3, #0
 8016638:	d003      	beq.n	8016642 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801663a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801663c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8016640:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8016642:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8016644:	4618      	mov	r0, r3
 8016646:	f7f4 fb93 	bl	800ad70 <lwip_htons>
 801664a:	4603      	mov	r3, r0
 801664c:	461a      	mov	r2, r3
 801664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016650:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8016652:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016654:	3314      	adds	r3, #20
 8016656:	b29b      	uxth	r3, r3
 8016658:	4618      	mov	r0, r3
 801665a:	f7f4 fb89 	bl	800ad70 <lwip_htons>
 801665e:	4603      	mov	r3, r0
 8016660:	461a      	mov	r2, r3
 8016662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016664:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8016666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016668:	2200      	movs	r2, #0
 801666a:	729a      	strb	r2, [r3, #10]
 801666c:	2200      	movs	r2, #0
 801666e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8016670:	68bb      	ldr	r3, [r7, #8]
 8016672:	695b      	ldr	r3, [r3, #20]
 8016674:	687a      	ldr	r2, [r7, #4]
 8016676:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016678:	68b8      	ldr	r0, [r7, #8]
 801667a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801667c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801667e:	f7f6 ff51 	bl	800d524 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8016682:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016686:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016688:	1ad3      	subs	r3, r2, r3
 801668a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801668e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8016692:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8016694:	4413      	add	r3, r2
 8016696:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801669a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801669e:	2b00      	cmp	r3, #0
 80166a0:	f47f af19 	bne.w	80164d6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80166a4:	2300      	movs	r3, #0
 80166a6:	e002      	b.n	80166ae <ip4_frag+0x26a>
      goto memerr;
 80166a8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80166aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80166ae:	4618      	mov	r0, r3
 80166b0:	3748      	adds	r7, #72	@ 0x48
 80166b2:	46bd      	mov	sp, r7
 80166b4:	bd80      	pop	{r7, pc}
 80166b6:	bf00      	nop
 80166b8:	0801ade8 	.word	0x0801ade8
 80166bc:	0801afc4 	.word	0x0801afc4
 80166c0:	0801ae30 	.word	0x0801ae30
 80166c4:	0801afe0 	.word	0x0801afe0
 80166c8:	0801b000 	.word	0x0801b000
 80166cc:	080163dd 	.word	0x080163dd

080166d0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80166d0:	b580      	push	{r7, lr}
 80166d2:	b086      	sub	sp, #24
 80166d4:	af00      	add	r7, sp, #0
 80166d6:	6078      	str	r0, [r7, #4]
 80166d8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80166da:	230e      	movs	r3, #14
 80166dc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	895b      	ldrh	r3, [r3, #10]
 80166e2:	2b0e      	cmp	r3, #14
 80166e4:	d96e      	bls.n	80167c4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	7bdb      	ldrb	r3, [r3, #15]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d106      	bne.n	80166fc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80166ee:	683b      	ldr	r3, [r7, #0]
 80166f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80166f4:	3301      	adds	r3, #1
 80166f6:	b2da      	uxtb	r2, r3
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	685b      	ldr	r3, [r3, #4]
 8016700:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8016702:	693b      	ldr	r3, [r7, #16]
 8016704:	7b1a      	ldrb	r2, [r3, #12]
 8016706:	7b5b      	ldrb	r3, [r3, #13]
 8016708:	021b      	lsls	r3, r3, #8
 801670a:	4313      	orrs	r3, r2
 801670c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801670e:	693b      	ldr	r3, [r7, #16]
 8016710:	781b      	ldrb	r3, [r3, #0]
 8016712:	f003 0301 	and.w	r3, r3, #1
 8016716:	2b00      	cmp	r3, #0
 8016718:	d023      	beq.n	8016762 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801671a:	693b      	ldr	r3, [r7, #16]
 801671c:	781b      	ldrb	r3, [r3, #0]
 801671e:	2b01      	cmp	r3, #1
 8016720:	d10f      	bne.n	8016742 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8016722:	693b      	ldr	r3, [r7, #16]
 8016724:	785b      	ldrb	r3, [r3, #1]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d11b      	bne.n	8016762 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801672e:	2b5e      	cmp	r3, #94	@ 0x5e
 8016730:	d117      	bne.n	8016762 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	7b5b      	ldrb	r3, [r3, #13]
 8016736:	f043 0310 	orr.w	r3, r3, #16
 801673a:	b2da      	uxtb	r2, r3
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	735a      	strb	r2, [r3, #13]
 8016740:	e00f      	b.n	8016762 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8016742:	693b      	ldr	r3, [r7, #16]
 8016744:	2206      	movs	r2, #6
 8016746:	4928      	ldr	r1, [pc, #160]	@ (80167e8 <ethernet_input+0x118>)
 8016748:	4618      	mov	r0, r3
 801674a:	f000 fb75 	bl	8016e38 <memcmp>
 801674e:	4603      	mov	r3, r0
 8016750:	2b00      	cmp	r3, #0
 8016752:	d106      	bne.n	8016762 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8016754:	687b      	ldr	r3, [r7, #4]
 8016756:	7b5b      	ldrb	r3, [r3, #13]
 8016758:	f043 0308 	orr.w	r3, r3, #8
 801675c:	b2da      	uxtb	r2, r3
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8016762:	89fb      	ldrh	r3, [r7, #14]
 8016764:	2b08      	cmp	r3, #8
 8016766:	d003      	beq.n	8016770 <ethernet_input+0xa0>
 8016768:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801676c:	d014      	beq.n	8016798 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801676e:	e032      	b.n	80167d6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8016770:	683b      	ldr	r3, [r7, #0]
 8016772:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016776:	f003 0308 	and.w	r3, r3, #8
 801677a:	2b00      	cmp	r3, #0
 801677c:	d024      	beq.n	80167c8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801677e:	8afb      	ldrh	r3, [r7, #22]
 8016780:	4619      	mov	r1, r3
 8016782:	6878      	ldr	r0, [r7, #4]
 8016784:	f7f6 fe48 	bl	800d418 <pbuf_remove_header>
 8016788:	4603      	mov	r3, r0
 801678a:	2b00      	cmp	r3, #0
 801678c:	d11e      	bne.n	80167cc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801678e:	6839      	ldr	r1, [r7, #0]
 8016790:	6878      	ldr	r0, [r7, #4]
 8016792:	f7fe fd57 	bl	8015244 <ip4_input>
      break;
 8016796:	e013      	b.n	80167c0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8016798:	683b      	ldr	r3, [r7, #0]
 801679a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801679e:	f003 0308 	and.w	r3, r3, #8
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d014      	beq.n	80167d0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80167a6:	8afb      	ldrh	r3, [r7, #22]
 80167a8:	4619      	mov	r1, r3
 80167aa:	6878      	ldr	r0, [r7, #4]
 80167ac:	f7f6 fe34 	bl	800d418 <pbuf_remove_header>
 80167b0:	4603      	mov	r3, r0
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d10e      	bne.n	80167d4 <ethernet_input+0x104>
        etharp_input(p, netif);
 80167b6:	6839      	ldr	r1, [r7, #0]
 80167b8:	6878      	ldr	r0, [r7, #4]
 80167ba:	f7fd fe43 	bl	8014444 <etharp_input>
      break;
 80167be:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80167c0:	2300      	movs	r3, #0
 80167c2:	e00c      	b.n	80167de <ethernet_input+0x10e>
    goto free_and_return;
 80167c4:	bf00      	nop
 80167c6:	e006      	b.n	80167d6 <ethernet_input+0x106>
        goto free_and_return;
 80167c8:	bf00      	nop
 80167ca:	e004      	b.n	80167d6 <ethernet_input+0x106>
        goto free_and_return;
 80167cc:	bf00      	nop
 80167ce:	e002      	b.n	80167d6 <ethernet_input+0x106>
        goto free_and_return;
 80167d0:	bf00      	nop
 80167d2:	e000      	b.n	80167d6 <ethernet_input+0x106>
        goto free_and_return;
 80167d4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80167d6:	6878      	ldr	r0, [r7, #4]
 80167d8:	f7f6 fea4 	bl	800d524 <pbuf_free>
  return ERR_OK;
 80167dc:	2300      	movs	r3, #0
}
 80167de:	4618      	mov	r0, r3
 80167e0:	3718      	adds	r7, #24
 80167e2:	46bd      	mov	sp, r7
 80167e4:	bd80      	pop	{r7, pc}
 80167e6:	bf00      	nop
 80167e8:	0801b1fc 	.word	0x0801b1fc

080167ec <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80167ec:	b580      	push	{r7, lr}
 80167ee:	b086      	sub	sp, #24
 80167f0:	af00      	add	r7, sp, #0
 80167f2:	60f8      	str	r0, [r7, #12]
 80167f4:	60b9      	str	r1, [r7, #8]
 80167f6:	607a      	str	r2, [r7, #4]
 80167f8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80167fa:	8c3b      	ldrh	r3, [r7, #32]
 80167fc:	4618      	mov	r0, r3
 80167fe:	f7f4 fab7 	bl	800ad70 <lwip_htons>
 8016802:	4603      	mov	r3, r0
 8016804:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8016806:	210e      	movs	r1, #14
 8016808:	68b8      	ldr	r0, [r7, #8]
 801680a:	f7f6 fdf5 	bl	800d3f8 <pbuf_add_header>
 801680e:	4603      	mov	r3, r0
 8016810:	2b00      	cmp	r3, #0
 8016812:	d125      	bne.n	8016860 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8016814:	68bb      	ldr	r3, [r7, #8]
 8016816:	685b      	ldr	r3, [r3, #4]
 8016818:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801681a:	693b      	ldr	r3, [r7, #16]
 801681c:	8afa      	ldrh	r2, [r7, #22]
 801681e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8016820:	693b      	ldr	r3, [r7, #16]
 8016822:	2206      	movs	r2, #6
 8016824:	6839      	ldr	r1, [r7, #0]
 8016826:	4618      	mov	r0, r3
 8016828:	f000 fcc7 	bl	80171ba <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801682c:	693b      	ldr	r3, [r7, #16]
 801682e:	3306      	adds	r3, #6
 8016830:	2206      	movs	r2, #6
 8016832:	6879      	ldr	r1, [r7, #4]
 8016834:	4618      	mov	r0, r3
 8016836:	f000 fcc0 	bl	80171ba <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8016840:	2b06      	cmp	r3, #6
 8016842:	d006      	beq.n	8016852 <ethernet_output+0x66>
 8016844:	4b0a      	ldr	r3, [pc, #40]	@ (8016870 <ethernet_output+0x84>)
 8016846:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801684a:	490a      	ldr	r1, [pc, #40]	@ (8016874 <ethernet_output+0x88>)
 801684c:	480a      	ldr	r0, [pc, #40]	@ (8016878 <ethernet_output+0x8c>)
 801684e:	f000 fa2b 	bl	8016ca8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	699b      	ldr	r3, [r3, #24]
 8016856:	68b9      	ldr	r1, [r7, #8]
 8016858:	68f8      	ldr	r0, [r7, #12]
 801685a:	4798      	blx	r3
 801685c:	4603      	mov	r3, r0
 801685e:	e002      	b.n	8016866 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8016860:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8016862:	f06f 0301 	mvn.w	r3, #1
}
 8016866:	4618      	mov	r0, r3
 8016868:	3718      	adds	r7, #24
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}
 801686e:	bf00      	nop
 8016870:	0801b010 	.word	0x0801b010
 8016874:	0801b048 	.word	0x0801b048
 8016878:	0801b07c 	.word	0x0801b07c

0801687c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801687c:	b580      	push	{r7, lr}
 801687e:	b086      	sub	sp, #24
 8016880:	af00      	add	r7, sp, #0
 8016882:	6078      	str	r0, [r7, #4]
 8016884:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8016886:	683b      	ldr	r3, [r7, #0]
 8016888:	60bb      	str	r3, [r7, #8]
 801688a:	2304      	movs	r3, #4
 801688c:	60fb      	str	r3, [r7, #12]
 801688e:	2300      	movs	r3, #0
 8016890:	613b      	str	r3, [r7, #16]
 8016892:	2300      	movs	r3, #0
 8016894:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8016896:	f107 0308 	add.w	r3, r7, #8
 801689a:	2100      	movs	r1, #0
 801689c:	4618      	mov	r0, r3
 801689e:	f7f1 fa5d 	bl	8007d5c <osMessageCreate>
 80168a2:	4602      	mov	r2, r0
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d102      	bne.n	80168b6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 80168b0:	f04f 33ff 	mov.w	r3, #4294967295
 80168b4:	e000      	b.n	80168b8 <sys_mbox_new+0x3c>

  return ERR_OK;
 80168b6:	2300      	movs	r3, #0
}
 80168b8:	4618      	mov	r0, r3
 80168ba:	3718      	adds	r7, #24
 80168bc:	46bd      	mov	sp, r7
 80168be:	bd80      	pop	{r7, pc}

080168c0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b084      	sub	sp, #16
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]
 80168c8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	6839      	ldr	r1, [r7, #0]
 80168d0:	2200      	movs	r2, #0
 80168d2:	4618      	mov	r0, r3
 80168d4:	f7f1 fa6a 	bl	8007dac <osMessagePut>
 80168d8:	4603      	mov	r3, r0
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d102      	bne.n	80168e4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 80168de:	2300      	movs	r3, #0
 80168e0:	73fb      	strb	r3, [r7, #15]
 80168e2:	e001      	b.n	80168e8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80168e4:	23ff      	movs	r3, #255	@ 0xff
 80168e6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80168e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80168ec:	4618      	mov	r0, r3
 80168ee:	3710      	adds	r7, #16
 80168f0:	46bd      	mov	sp, r7
 80168f2:	bd80      	pop	{r7, pc}

080168f4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80168f4:	b580      	push	{r7, lr}
 80168f6:	b08c      	sub	sp, #48	@ 0x30
 80168f8:	af00      	add	r7, sp, #0
 80168fa:	61f8      	str	r0, [r7, #28]
 80168fc:	61b9      	str	r1, [r7, #24]
 80168fe:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8016900:	f7f1 f85d 	bl	80079be <osKernelSysTick>
 8016904:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8016906:	697b      	ldr	r3, [r7, #20]
 8016908:	2b00      	cmp	r3, #0
 801690a:	d017      	beq.n	801693c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801690c:	69fb      	ldr	r3, [r7, #28]
 801690e:	6819      	ldr	r1, [r3, #0]
 8016910:	f107 0320 	add.w	r3, r7, #32
 8016914:	697a      	ldr	r2, [r7, #20]
 8016916:	4618      	mov	r0, r3
 8016918:	f7f1 fa88 	bl	8007e2c <osMessageGet>

    if(event.status == osEventMessage)
 801691c:	6a3b      	ldr	r3, [r7, #32]
 801691e:	2b10      	cmp	r3, #16
 8016920:	d109      	bne.n	8016936 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8016922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016924:	461a      	mov	r2, r3
 8016926:	69bb      	ldr	r3, [r7, #24]
 8016928:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801692a:	f7f1 f848 	bl	80079be <osKernelSysTick>
 801692e:	4602      	mov	r2, r0
 8016930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016932:	1ad3      	subs	r3, r2, r3
 8016934:	e019      	b.n	801696a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8016936:	f04f 33ff 	mov.w	r3, #4294967295
 801693a:	e016      	b.n	801696a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801693c:	69fb      	ldr	r3, [r7, #28]
 801693e:	6819      	ldr	r1, [r3, #0]
 8016940:	463b      	mov	r3, r7
 8016942:	f04f 32ff 	mov.w	r2, #4294967295
 8016946:	4618      	mov	r0, r3
 8016948:	f7f1 fa70 	bl	8007e2c <osMessageGet>
 801694c:	f107 0320 	add.w	r3, r7, #32
 8016950:	463a      	mov	r2, r7
 8016952:	ca07      	ldmia	r2, {r0, r1, r2}
 8016954:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8016958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801695a:	461a      	mov	r2, r3
 801695c:	69bb      	ldr	r3, [r7, #24]
 801695e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8016960:	f7f1 f82d 	bl	80079be <osKernelSysTick>
 8016964:	4602      	mov	r2, r0
 8016966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016968:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801696a:	4618      	mov	r0, r3
 801696c:	3730      	adds	r7, #48	@ 0x30
 801696e:	46bd      	mov	sp, r7
 8016970:	bd80      	pop	{r7, pc}

08016972 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8016972:	b480      	push	{r7}
 8016974:	b083      	sub	sp, #12
 8016976:	af00      	add	r7, sp, #0
 8016978:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	681b      	ldr	r3, [r3, #0]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d101      	bne.n	8016986 <sys_mbox_valid+0x14>
    return 0;
 8016982:	2300      	movs	r3, #0
 8016984:	e000      	b.n	8016988 <sys_mbox_valid+0x16>
  else
    return 1;
 8016986:	2301      	movs	r3, #1
}
 8016988:	4618      	mov	r0, r3
 801698a:	370c      	adds	r7, #12
 801698c:	46bd      	mov	sp, r7
 801698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016992:	4770      	bx	lr

08016994 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8016994:	b580      	push	{r7, lr}
 8016996:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8016998:	4803      	ldr	r0, [pc, #12]	@ (80169a8 <sys_init+0x14>)
 801699a:	f7f1 f88c 	bl	8007ab6 <osMutexCreate>
 801699e:	4603      	mov	r3, r0
 80169a0:	4a02      	ldr	r2, [pc, #8]	@ (80169ac <sys_init+0x18>)
 80169a2:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 80169a4:	bf00      	nop
 80169a6:	bd80      	pop	{r7, pc}
 80169a8:	0801b20c 	.word	0x0801b20c
 80169ac:	2000c944 	.word	0x2000c944

080169b0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80169b0:	b580      	push	{r7, lr}
 80169b2:	b084      	sub	sp, #16
 80169b4:	af00      	add	r7, sp, #0
 80169b6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 80169b8:	2300      	movs	r3, #0
 80169ba:	60bb      	str	r3, [r7, #8]
 80169bc:	2300      	movs	r3, #0
 80169be:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 80169c0:	f107 0308 	add.w	r3, r7, #8
 80169c4:	4618      	mov	r0, r3
 80169c6:	f7f1 f876 	bl	8007ab6 <osMutexCreate>
 80169ca:	4602      	mov	r2, r0
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d102      	bne.n	80169de <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80169d8:	f04f 33ff 	mov.w	r3, #4294967295
 80169dc:	e000      	b.n	80169e0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80169de:	2300      	movs	r3, #0
}
 80169e0:	4618      	mov	r0, r3
 80169e2:	3710      	adds	r7, #16
 80169e4:	46bd      	mov	sp, r7
 80169e6:	bd80      	pop	{r7, pc}

080169e8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80169e8:	b580      	push	{r7, lr}
 80169ea:	b082      	sub	sp, #8
 80169ec:	af00      	add	r7, sp, #0
 80169ee:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	681b      	ldr	r3, [r3, #0]
 80169f4:	f04f 31ff 	mov.w	r1, #4294967295
 80169f8:	4618      	mov	r0, r3
 80169fa:	f7f1 f875 	bl	8007ae8 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80169fe:	bf00      	nop
 8016a00:	3708      	adds	r7, #8
 8016a02:	46bd      	mov	sp, r7
 8016a04:	bd80      	pop	{r7, pc}

08016a06 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8016a06:	b580      	push	{r7, lr}
 8016a08:	b082      	sub	sp, #8
 8016a0a:	af00      	add	r7, sp, #0
 8016a0c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	681b      	ldr	r3, [r3, #0]
 8016a12:	4618      	mov	r0, r3
 8016a14:	f7f1 f8b6 	bl	8007b84 <osMutexRelease>
}
 8016a18:	bf00      	nop
 8016a1a:	3708      	adds	r7, #8
 8016a1c:	46bd      	mov	sp, r7
 8016a1e:	bd80      	pop	{r7, pc}

08016a20 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016a20:	b580      	push	{r7, lr}
 8016a22:	b08c      	sub	sp, #48	@ 0x30
 8016a24:	af00      	add	r7, sp, #0
 8016a26:	60f8      	str	r0, [r7, #12]
 8016a28:	60b9      	str	r1, [r7, #8]
 8016a2a:	607a      	str	r2, [r7, #4]
 8016a2c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8016a2e:	f107 0314 	add.w	r3, r7, #20
 8016a32:	2200      	movs	r2, #0
 8016a34:	601a      	str	r2, [r3, #0]
 8016a36:	605a      	str	r2, [r3, #4]
 8016a38:	609a      	str	r2, [r3, #8]
 8016a3a:	60da      	str	r2, [r3, #12]
 8016a3c:	611a      	str	r2, [r3, #16]
 8016a3e:	615a      	str	r2, [r3, #20]
 8016a40:	619a      	str	r2, [r3, #24]
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	617b      	str	r3, [r7, #20]
 8016a46:	68bb      	ldr	r3, [r7, #8]
 8016a48:	61bb      	str	r3, [r7, #24]
 8016a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a4c:	b21b      	sxth	r3, r3
 8016a4e:	83bb      	strh	r3, [r7, #28]
 8016a50:	683b      	ldr	r3, [r7, #0]
 8016a52:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 8016a54:	f107 0314 	add.w	r3, r7, #20
 8016a58:	6879      	ldr	r1, [r7, #4]
 8016a5a:	4618      	mov	r0, r3
 8016a5c:	f7f0 ffbf 	bl	80079de <osThreadCreate>
 8016a60:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8016a62:	4618      	mov	r0, r3
 8016a64:	3730      	adds	r7, #48	@ 0x30
 8016a66:	46bd      	mov	sp, r7
 8016a68:	bd80      	pop	{r7, pc}
	...

08016a6c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8016a6c:	b580      	push	{r7, lr}
 8016a6e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8016a70:	4b04      	ldr	r3, [pc, #16]	@ (8016a84 <sys_arch_protect+0x18>)
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	f04f 31ff 	mov.w	r1, #4294967295
 8016a78:	4618      	mov	r0, r3
 8016a7a:	f7f1 f835 	bl	8007ae8 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8016a7e:	2301      	movs	r3, #1
}
 8016a80:	4618      	mov	r0, r3
 8016a82:	bd80      	pop	{r7, pc}
 8016a84:	2000c944 	.word	0x2000c944

08016a88 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	b082      	sub	sp, #8
 8016a8c:	af00      	add	r7, sp, #0
 8016a8e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016a90:	4b04      	ldr	r3, [pc, #16]	@ (8016aa4 <sys_arch_unprotect+0x1c>)
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	4618      	mov	r0, r3
 8016a96:	f7f1 f875 	bl	8007b84 <osMutexRelease>
}
 8016a9a:	bf00      	nop
 8016a9c:	3708      	adds	r7, #8
 8016a9e:	46bd      	mov	sp, r7
 8016aa0:	bd80      	pop	{r7, pc}
 8016aa2:	bf00      	nop
 8016aa4:	2000c944 	.word	0x2000c944

08016aa8 <rand>:
 8016aa8:	4b16      	ldr	r3, [pc, #88]	@ (8016b04 <rand+0x5c>)
 8016aaa:	b510      	push	{r4, lr}
 8016aac:	681c      	ldr	r4, [r3, #0]
 8016aae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016ab0:	b9b3      	cbnz	r3, 8016ae0 <rand+0x38>
 8016ab2:	2018      	movs	r0, #24
 8016ab4:	f000 fbf8 	bl	80172a8 <malloc>
 8016ab8:	4602      	mov	r2, r0
 8016aba:	6320      	str	r0, [r4, #48]	@ 0x30
 8016abc:	b920      	cbnz	r0, 8016ac8 <rand+0x20>
 8016abe:	4b12      	ldr	r3, [pc, #72]	@ (8016b08 <rand+0x60>)
 8016ac0:	4812      	ldr	r0, [pc, #72]	@ (8016b0c <rand+0x64>)
 8016ac2:	2152      	movs	r1, #82	@ 0x52
 8016ac4:	f000 fb88 	bl	80171d8 <__assert_func>
 8016ac8:	4911      	ldr	r1, [pc, #68]	@ (8016b10 <rand+0x68>)
 8016aca:	4b12      	ldr	r3, [pc, #72]	@ (8016b14 <rand+0x6c>)
 8016acc:	e9c0 1300 	strd	r1, r3, [r0]
 8016ad0:	4b11      	ldr	r3, [pc, #68]	@ (8016b18 <rand+0x70>)
 8016ad2:	6083      	str	r3, [r0, #8]
 8016ad4:	230b      	movs	r3, #11
 8016ad6:	8183      	strh	r3, [r0, #12]
 8016ad8:	2100      	movs	r1, #0
 8016ada:	2001      	movs	r0, #1
 8016adc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8016ae0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016ae2:	480e      	ldr	r0, [pc, #56]	@ (8016b1c <rand+0x74>)
 8016ae4:	690b      	ldr	r3, [r1, #16]
 8016ae6:	694c      	ldr	r4, [r1, #20]
 8016ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8016b20 <rand+0x78>)
 8016aea:	4358      	muls	r0, r3
 8016aec:	fb02 0004 	mla	r0, r2, r4, r0
 8016af0:	fba3 3202 	umull	r3, r2, r3, r2
 8016af4:	3301      	adds	r3, #1
 8016af6:	eb40 0002 	adc.w	r0, r0, r2
 8016afa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8016afe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8016b02:	bd10      	pop	{r4, pc}
 8016b04:	2000003c 	.word	0x2000003c
 8016b08:	0801b214 	.word	0x0801b214
 8016b0c:	0801b22b 	.word	0x0801b22b
 8016b10:	abcd330e 	.word	0xabcd330e
 8016b14:	e66d1234 	.word	0xe66d1234
 8016b18:	0005deec 	.word	0x0005deec
 8016b1c:	5851f42d 	.word	0x5851f42d
 8016b20:	4c957f2d 	.word	0x4c957f2d

08016b24 <std>:
 8016b24:	2300      	movs	r3, #0
 8016b26:	b510      	push	{r4, lr}
 8016b28:	4604      	mov	r4, r0
 8016b2a:	e9c0 3300 	strd	r3, r3, [r0]
 8016b2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016b32:	6083      	str	r3, [r0, #8]
 8016b34:	8181      	strh	r1, [r0, #12]
 8016b36:	6643      	str	r3, [r0, #100]	@ 0x64
 8016b38:	81c2      	strh	r2, [r0, #14]
 8016b3a:	6183      	str	r3, [r0, #24]
 8016b3c:	4619      	mov	r1, r3
 8016b3e:	2208      	movs	r2, #8
 8016b40:	305c      	adds	r0, #92	@ 0x5c
 8016b42:	f000 f9a3 	bl	8016e8c <memset>
 8016b46:	4b0d      	ldr	r3, [pc, #52]	@ (8016b7c <std+0x58>)
 8016b48:	6263      	str	r3, [r4, #36]	@ 0x24
 8016b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8016b80 <std+0x5c>)
 8016b4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8016b84 <std+0x60>)
 8016b50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016b52:	4b0d      	ldr	r3, [pc, #52]	@ (8016b88 <std+0x64>)
 8016b54:	6323      	str	r3, [r4, #48]	@ 0x30
 8016b56:	4b0d      	ldr	r3, [pc, #52]	@ (8016b8c <std+0x68>)
 8016b58:	6224      	str	r4, [r4, #32]
 8016b5a:	429c      	cmp	r4, r3
 8016b5c:	d006      	beq.n	8016b6c <std+0x48>
 8016b5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016b62:	4294      	cmp	r4, r2
 8016b64:	d002      	beq.n	8016b6c <std+0x48>
 8016b66:	33d0      	adds	r3, #208	@ 0xd0
 8016b68:	429c      	cmp	r4, r3
 8016b6a:	d105      	bne.n	8016b78 <std+0x54>
 8016b6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016b74:	f000 bb1e 	b.w	80171b4 <__retarget_lock_init_recursive>
 8016b78:	bd10      	pop	{r4, pc}
 8016b7a:	bf00      	nop
 8016b7c:	08016d39 	.word	0x08016d39
 8016b80:	08016d5b 	.word	0x08016d5b
 8016b84:	08016d93 	.word	0x08016d93
 8016b88:	08016db7 	.word	0x08016db7
 8016b8c:	2000c948 	.word	0x2000c948

08016b90 <stdio_exit_handler>:
 8016b90:	4a02      	ldr	r2, [pc, #8]	@ (8016b9c <stdio_exit_handler+0xc>)
 8016b92:	4903      	ldr	r1, [pc, #12]	@ (8016ba0 <stdio_exit_handler+0x10>)
 8016b94:	4803      	ldr	r0, [pc, #12]	@ (8016ba4 <stdio_exit_handler+0x14>)
 8016b96:	f000 b869 	b.w	8016c6c <_fwalk_sglue>
 8016b9a:	bf00      	nop
 8016b9c:	20000030 	.word	0x20000030
 8016ba0:	08017d69 	.word	0x08017d69
 8016ba4:	20000040 	.word	0x20000040

08016ba8 <cleanup_stdio>:
 8016ba8:	6841      	ldr	r1, [r0, #4]
 8016baa:	4b0c      	ldr	r3, [pc, #48]	@ (8016bdc <cleanup_stdio+0x34>)
 8016bac:	4299      	cmp	r1, r3
 8016bae:	b510      	push	{r4, lr}
 8016bb0:	4604      	mov	r4, r0
 8016bb2:	d001      	beq.n	8016bb8 <cleanup_stdio+0x10>
 8016bb4:	f001 f8d8 	bl	8017d68 <_fflush_r>
 8016bb8:	68a1      	ldr	r1, [r4, #8]
 8016bba:	4b09      	ldr	r3, [pc, #36]	@ (8016be0 <cleanup_stdio+0x38>)
 8016bbc:	4299      	cmp	r1, r3
 8016bbe:	d002      	beq.n	8016bc6 <cleanup_stdio+0x1e>
 8016bc0:	4620      	mov	r0, r4
 8016bc2:	f001 f8d1 	bl	8017d68 <_fflush_r>
 8016bc6:	68e1      	ldr	r1, [r4, #12]
 8016bc8:	4b06      	ldr	r3, [pc, #24]	@ (8016be4 <cleanup_stdio+0x3c>)
 8016bca:	4299      	cmp	r1, r3
 8016bcc:	d004      	beq.n	8016bd8 <cleanup_stdio+0x30>
 8016bce:	4620      	mov	r0, r4
 8016bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016bd4:	f001 b8c8 	b.w	8017d68 <_fflush_r>
 8016bd8:	bd10      	pop	{r4, pc}
 8016bda:	bf00      	nop
 8016bdc:	2000c948 	.word	0x2000c948
 8016be0:	2000c9b0 	.word	0x2000c9b0
 8016be4:	2000ca18 	.word	0x2000ca18

08016be8 <global_stdio_init.part.0>:
 8016be8:	b510      	push	{r4, lr}
 8016bea:	4b0b      	ldr	r3, [pc, #44]	@ (8016c18 <global_stdio_init.part.0+0x30>)
 8016bec:	4c0b      	ldr	r4, [pc, #44]	@ (8016c1c <global_stdio_init.part.0+0x34>)
 8016bee:	4a0c      	ldr	r2, [pc, #48]	@ (8016c20 <global_stdio_init.part.0+0x38>)
 8016bf0:	601a      	str	r2, [r3, #0]
 8016bf2:	4620      	mov	r0, r4
 8016bf4:	2200      	movs	r2, #0
 8016bf6:	2104      	movs	r1, #4
 8016bf8:	f7ff ff94 	bl	8016b24 <std>
 8016bfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016c00:	2201      	movs	r2, #1
 8016c02:	2109      	movs	r1, #9
 8016c04:	f7ff ff8e 	bl	8016b24 <std>
 8016c08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016c0c:	2202      	movs	r2, #2
 8016c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c12:	2112      	movs	r1, #18
 8016c14:	f7ff bf86 	b.w	8016b24 <std>
 8016c18:	2000ca80 	.word	0x2000ca80
 8016c1c:	2000c948 	.word	0x2000c948
 8016c20:	08016b91 	.word	0x08016b91

08016c24 <__sfp_lock_acquire>:
 8016c24:	4801      	ldr	r0, [pc, #4]	@ (8016c2c <__sfp_lock_acquire+0x8>)
 8016c26:	f000 bac6 	b.w	80171b6 <__retarget_lock_acquire_recursive>
 8016c2a:	bf00      	nop
 8016c2c:	2000ca89 	.word	0x2000ca89

08016c30 <__sfp_lock_release>:
 8016c30:	4801      	ldr	r0, [pc, #4]	@ (8016c38 <__sfp_lock_release+0x8>)
 8016c32:	f000 bac1 	b.w	80171b8 <__retarget_lock_release_recursive>
 8016c36:	bf00      	nop
 8016c38:	2000ca89 	.word	0x2000ca89

08016c3c <__sinit>:
 8016c3c:	b510      	push	{r4, lr}
 8016c3e:	4604      	mov	r4, r0
 8016c40:	f7ff fff0 	bl	8016c24 <__sfp_lock_acquire>
 8016c44:	6a23      	ldr	r3, [r4, #32]
 8016c46:	b11b      	cbz	r3, 8016c50 <__sinit+0x14>
 8016c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c4c:	f7ff bff0 	b.w	8016c30 <__sfp_lock_release>
 8016c50:	4b04      	ldr	r3, [pc, #16]	@ (8016c64 <__sinit+0x28>)
 8016c52:	6223      	str	r3, [r4, #32]
 8016c54:	4b04      	ldr	r3, [pc, #16]	@ (8016c68 <__sinit+0x2c>)
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d1f5      	bne.n	8016c48 <__sinit+0xc>
 8016c5c:	f7ff ffc4 	bl	8016be8 <global_stdio_init.part.0>
 8016c60:	e7f2      	b.n	8016c48 <__sinit+0xc>
 8016c62:	bf00      	nop
 8016c64:	08016ba9 	.word	0x08016ba9
 8016c68:	2000ca80 	.word	0x2000ca80

08016c6c <_fwalk_sglue>:
 8016c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c70:	4607      	mov	r7, r0
 8016c72:	4688      	mov	r8, r1
 8016c74:	4614      	mov	r4, r2
 8016c76:	2600      	movs	r6, #0
 8016c78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016c7c:	f1b9 0901 	subs.w	r9, r9, #1
 8016c80:	d505      	bpl.n	8016c8e <_fwalk_sglue+0x22>
 8016c82:	6824      	ldr	r4, [r4, #0]
 8016c84:	2c00      	cmp	r4, #0
 8016c86:	d1f7      	bne.n	8016c78 <_fwalk_sglue+0xc>
 8016c88:	4630      	mov	r0, r6
 8016c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c8e:	89ab      	ldrh	r3, [r5, #12]
 8016c90:	2b01      	cmp	r3, #1
 8016c92:	d907      	bls.n	8016ca4 <_fwalk_sglue+0x38>
 8016c94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016c98:	3301      	adds	r3, #1
 8016c9a:	d003      	beq.n	8016ca4 <_fwalk_sglue+0x38>
 8016c9c:	4629      	mov	r1, r5
 8016c9e:	4638      	mov	r0, r7
 8016ca0:	47c0      	blx	r8
 8016ca2:	4306      	orrs	r6, r0
 8016ca4:	3568      	adds	r5, #104	@ 0x68
 8016ca6:	e7e9      	b.n	8016c7c <_fwalk_sglue+0x10>

08016ca8 <iprintf>:
 8016ca8:	b40f      	push	{r0, r1, r2, r3}
 8016caa:	b507      	push	{r0, r1, r2, lr}
 8016cac:	4906      	ldr	r1, [pc, #24]	@ (8016cc8 <iprintf+0x20>)
 8016cae:	ab04      	add	r3, sp, #16
 8016cb0:	6808      	ldr	r0, [r1, #0]
 8016cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016cb6:	6881      	ldr	r1, [r0, #8]
 8016cb8:	9301      	str	r3, [sp, #4]
 8016cba:	f000 fd2d 	bl	8017718 <_vfiprintf_r>
 8016cbe:	b003      	add	sp, #12
 8016cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016cc4:	b004      	add	sp, #16
 8016cc6:	4770      	bx	lr
 8016cc8:	2000003c 	.word	0x2000003c

08016ccc <sniprintf>:
 8016ccc:	b40c      	push	{r2, r3}
 8016cce:	b530      	push	{r4, r5, lr}
 8016cd0:	4b18      	ldr	r3, [pc, #96]	@ (8016d34 <sniprintf+0x68>)
 8016cd2:	1e0c      	subs	r4, r1, #0
 8016cd4:	681d      	ldr	r5, [r3, #0]
 8016cd6:	b09d      	sub	sp, #116	@ 0x74
 8016cd8:	da08      	bge.n	8016cec <sniprintf+0x20>
 8016cda:	238b      	movs	r3, #139	@ 0x8b
 8016cdc:	602b      	str	r3, [r5, #0]
 8016cde:	f04f 30ff 	mov.w	r0, #4294967295
 8016ce2:	b01d      	add	sp, #116	@ 0x74
 8016ce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016ce8:	b002      	add	sp, #8
 8016cea:	4770      	bx	lr
 8016cec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016cf0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016cf4:	f04f 0300 	mov.w	r3, #0
 8016cf8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8016cfa:	bf14      	ite	ne
 8016cfc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016d00:	4623      	moveq	r3, r4
 8016d02:	9304      	str	r3, [sp, #16]
 8016d04:	9307      	str	r3, [sp, #28]
 8016d06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016d0a:	9002      	str	r0, [sp, #8]
 8016d0c:	9006      	str	r0, [sp, #24]
 8016d0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016d12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8016d14:	ab21      	add	r3, sp, #132	@ 0x84
 8016d16:	a902      	add	r1, sp, #8
 8016d18:	4628      	mov	r0, r5
 8016d1a:	9301      	str	r3, [sp, #4]
 8016d1c:	f000 fbd6 	bl	80174cc <_svfiprintf_r>
 8016d20:	1c43      	adds	r3, r0, #1
 8016d22:	bfbc      	itt	lt
 8016d24:	238b      	movlt	r3, #139	@ 0x8b
 8016d26:	602b      	strlt	r3, [r5, #0]
 8016d28:	2c00      	cmp	r4, #0
 8016d2a:	d0da      	beq.n	8016ce2 <sniprintf+0x16>
 8016d2c:	9b02      	ldr	r3, [sp, #8]
 8016d2e:	2200      	movs	r2, #0
 8016d30:	701a      	strb	r2, [r3, #0]
 8016d32:	e7d6      	b.n	8016ce2 <sniprintf+0x16>
 8016d34:	2000003c 	.word	0x2000003c

08016d38 <__sread>:
 8016d38:	b510      	push	{r4, lr}
 8016d3a:	460c      	mov	r4, r1
 8016d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d40:	f000 f9f0 	bl	8017124 <_read_r>
 8016d44:	2800      	cmp	r0, #0
 8016d46:	bfab      	itete	ge
 8016d48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016d4a:	89a3      	ldrhlt	r3, [r4, #12]
 8016d4c:	181b      	addge	r3, r3, r0
 8016d4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016d52:	bfac      	ite	ge
 8016d54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016d56:	81a3      	strhlt	r3, [r4, #12]
 8016d58:	bd10      	pop	{r4, pc}

08016d5a <__swrite>:
 8016d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d5e:	461f      	mov	r7, r3
 8016d60:	898b      	ldrh	r3, [r1, #12]
 8016d62:	05db      	lsls	r3, r3, #23
 8016d64:	4605      	mov	r5, r0
 8016d66:	460c      	mov	r4, r1
 8016d68:	4616      	mov	r6, r2
 8016d6a:	d505      	bpl.n	8016d78 <__swrite+0x1e>
 8016d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d70:	2302      	movs	r3, #2
 8016d72:	2200      	movs	r2, #0
 8016d74:	f000 f9c4 	bl	8017100 <_lseek_r>
 8016d78:	89a3      	ldrh	r3, [r4, #12]
 8016d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016d7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016d82:	81a3      	strh	r3, [r4, #12]
 8016d84:	4632      	mov	r2, r6
 8016d86:	463b      	mov	r3, r7
 8016d88:	4628      	mov	r0, r5
 8016d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d8e:	f000 b9db 	b.w	8017148 <_write_r>

08016d92 <__sseek>:
 8016d92:	b510      	push	{r4, lr}
 8016d94:	460c      	mov	r4, r1
 8016d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d9a:	f000 f9b1 	bl	8017100 <_lseek_r>
 8016d9e:	1c43      	adds	r3, r0, #1
 8016da0:	89a3      	ldrh	r3, [r4, #12]
 8016da2:	bf15      	itete	ne
 8016da4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016da6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016daa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016dae:	81a3      	strheq	r3, [r4, #12]
 8016db0:	bf18      	it	ne
 8016db2:	81a3      	strhne	r3, [r4, #12]
 8016db4:	bd10      	pop	{r4, pc}

08016db6 <__sclose>:
 8016db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016dba:	f000 b933 	b.w	8017024 <_close_r>

08016dbe <_vsniprintf_r>:
 8016dbe:	b530      	push	{r4, r5, lr}
 8016dc0:	4614      	mov	r4, r2
 8016dc2:	2c00      	cmp	r4, #0
 8016dc4:	b09b      	sub	sp, #108	@ 0x6c
 8016dc6:	4605      	mov	r5, r0
 8016dc8:	461a      	mov	r2, r3
 8016dca:	da05      	bge.n	8016dd8 <_vsniprintf_r+0x1a>
 8016dcc:	238b      	movs	r3, #139	@ 0x8b
 8016dce:	6003      	str	r3, [r0, #0]
 8016dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8016dd4:	b01b      	add	sp, #108	@ 0x6c
 8016dd6:	bd30      	pop	{r4, r5, pc}
 8016dd8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016ddc:	f8ad 300c 	strh.w	r3, [sp, #12]
 8016de0:	f04f 0300 	mov.w	r3, #0
 8016de4:	9319      	str	r3, [sp, #100]	@ 0x64
 8016de6:	bf14      	ite	ne
 8016de8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016dec:	4623      	moveq	r3, r4
 8016dee:	9302      	str	r3, [sp, #8]
 8016df0:	9305      	str	r3, [sp, #20]
 8016df2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016df6:	9100      	str	r1, [sp, #0]
 8016df8:	9104      	str	r1, [sp, #16]
 8016dfa:	f8ad 300e 	strh.w	r3, [sp, #14]
 8016dfe:	4669      	mov	r1, sp
 8016e00:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8016e02:	f000 fb63 	bl	80174cc <_svfiprintf_r>
 8016e06:	1c43      	adds	r3, r0, #1
 8016e08:	bfbc      	itt	lt
 8016e0a:	238b      	movlt	r3, #139	@ 0x8b
 8016e0c:	602b      	strlt	r3, [r5, #0]
 8016e0e:	2c00      	cmp	r4, #0
 8016e10:	d0e0      	beq.n	8016dd4 <_vsniprintf_r+0x16>
 8016e12:	9b00      	ldr	r3, [sp, #0]
 8016e14:	2200      	movs	r2, #0
 8016e16:	701a      	strb	r2, [r3, #0]
 8016e18:	e7dc      	b.n	8016dd4 <_vsniprintf_r+0x16>
	...

08016e1c <vsniprintf>:
 8016e1c:	b507      	push	{r0, r1, r2, lr}
 8016e1e:	9300      	str	r3, [sp, #0]
 8016e20:	4613      	mov	r3, r2
 8016e22:	460a      	mov	r2, r1
 8016e24:	4601      	mov	r1, r0
 8016e26:	4803      	ldr	r0, [pc, #12]	@ (8016e34 <vsniprintf+0x18>)
 8016e28:	6800      	ldr	r0, [r0, #0]
 8016e2a:	f7ff ffc8 	bl	8016dbe <_vsniprintf_r>
 8016e2e:	b003      	add	sp, #12
 8016e30:	f85d fb04 	ldr.w	pc, [sp], #4
 8016e34:	2000003c 	.word	0x2000003c

08016e38 <memcmp>:
 8016e38:	b510      	push	{r4, lr}
 8016e3a:	3901      	subs	r1, #1
 8016e3c:	4402      	add	r2, r0
 8016e3e:	4290      	cmp	r0, r2
 8016e40:	d101      	bne.n	8016e46 <memcmp+0xe>
 8016e42:	2000      	movs	r0, #0
 8016e44:	e005      	b.n	8016e52 <memcmp+0x1a>
 8016e46:	7803      	ldrb	r3, [r0, #0]
 8016e48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016e4c:	42a3      	cmp	r3, r4
 8016e4e:	d001      	beq.n	8016e54 <memcmp+0x1c>
 8016e50:	1b18      	subs	r0, r3, r4
 8016e52:	bd10      	pop	{r4, pc}
 8016e54:	3001      	adds	r0, #1
 8016e56:	e7f2      	b.n	8016e3e <memcmp+0x6>

08016e58 <memmove>:
 8016e58:	4288      	cmp	r0, r1
 8016e5a:	b510      	push	{r4, lr}
 8016e5c:	eb01 0402 	add.w	r4, r1, r2
 8016e60:	d902      	bls.n	8016e68 <memmove+0x10>
 8016e62:	4284      	cmp	r4, r0
 8016e64:	4623      	mov	r3, r4
 8016e66:	d807      	bhi.n	8016e78 <memmove+0x20>
 8016e68:	1e43      	subs	r3, r0, #1
 8016e6a:	42a1      	cmp	r1, r4
 8016e6c:	d008      	beq.n	8016e80 <memmove+0x28>
 8016e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016e72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016e76:	e7f8      	b.n	8016e6a <memmove+0x12>
 8016e78:	4402      	add	r2, r0
 8016e7a:	4601      	mov	r1, r0
 8016e7c:	428a      	cmp	r2, r1
 8016e7e:	d100      	bne.n	8016e82 <memmove+0x2a>
 8016e80:	bd10      	pop	{r4, pc}
 8016e82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016e86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016e8a:	e7f7      	b.n	8016e7c <memmove+0x24>

08016e8c <memset>:
 8016e8c:	4402      	add	r2, r0
 8016e8e:	4603      	mov	r3, r0
 8016e90:	4293      	cmp	r3, r2
 8016e92:	d100      	bne.n	8016e96 <memset+0xa>
 8016e94:	4770      	bx	lr
 8016e96:	f803 1b01 	strb.w	r1, [r3], #1
 8016e9a:	e7f9      	b.n	8016e90 <memset+0x4>

08016e9c <gmtime>:
 8016e9c:	b538      	push	{r3, r4, r5, lr}
 8016e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8016ecc <gmtime+0x30>)
 8016ea0:	681d      	ldr	r5, [r3, #0]
 8016ea2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8016ea4:	4604      	mov	r4, r0
 8016ea6:	b953      	cbnz	r3, 8016ebe <gmtime+0x22>
 8016ea8:	2024      	movs	r0, #36	@ 0x24
 8016eaa:	f000 f9fd 	bl	80172a8 <malloc>
 8016eae:	4602      	mov	r2, r0
 8016eb0:	6368      	str	r0, [r5, #52]	@ 0x34
 8016eb2:	b920      	cbnz	r0, 8016ebe <gmtime+0x22>
 8016eb4:	4b06      	ldr	r3, [pc, #24]	@ (8016ed0 <gmtime+0x34>)
 8016eb6:	4807      	ldr	r0, [pc, #28]	@ (8016ed4 <gmtime+0x38>)
 8016eb8:	213d      	movs	r1, #61	@ 0x3d
 8016eba:	f000 f98d 	bl	80171d8 <__assert_func>
 8016ebe:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8016ec0:	4620      	mov	r0, r4
 8016ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016ec6:	f000 b807 	b.w	8016ed8 <gmtime_r>
 8016eca:	bf00      	nop
 8016ecc:	2000003c 	.word	0x2000003c
 8016ed0:	0801b214 	.word	0x0801b214
 8016ed4:	0801b283 	.word	0x0801b283

08016ed8 <gmtime_r>:
 8016ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016edc:	4a4d      	ldr	r2, [pc, #308]	@ (8017014 <gmtime_r+0x13c>)
 8016ede:	460c      	mov	r4, r1
 8016ee0:	2300      	movs	r3, #0
 8016ee2:	e9d0 0100 	ldrd	r0, r1, [r0]
 8016ee6:	f7e9 fa03 	bl	80002f0 <__aeabi_ldivmod>
 8016eea:	2a00      	cmp	r2, #0
 8016eec:	bfbc      	itt	lt
 8016eee:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 8016ef2:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 8016ef6:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8016efa:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 8016efe:	fbb2 f3f1 	udiv	r3, r2, r1
 8016f02:	fb01 2213 	mls	r2, r1, r3, r2
 8016f06:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 8016f0a:	bfac      	ite	ge
 8016f0c:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 8016f10:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8016f14:	60a3      	str	r3, [r4, #8]
 8016f16:	fbb2 f3f1 	udiv	r3, r2, r1
 8016f1a:	fb01 2213 	mls	r2, r1, r3, r2
 8016f1e:	6063      	str	r3, [r4, #4]
 8016f20:	6022      	str	r2, [r4, #0]
 8016f22:	1cc3      	adds	r3, r0, #3
 8016f24:	2207      	movs	r2, #7
 8016f26:	fb93 f2f2 	sdiv	r2, r3, r2
 8016f2a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8016f2e:	1a9b      	subs	r3, r3, r2
 8016f30:	4939      	ldr	r1, [pc, #228]	@ (8017018 <gmtime_r+0x140>)
 8016f32:	d555      	bpl.n	8016fe0 <gmtime_r+0x108>
 8016f34:	3307      	adds	r3, #7
 8016f36:	61a3      	str	r3, [r4, #24]
 8016f38:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 8016f3c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8016f40:	fb93 f1f1 	sdiv	r1, r3, r1
 8016f44:	4b35      	ldr	r3, [pc, #212]	@ (801701c <gmtime_r+0x144>)
 8016f46:	fb03 0001 	mla	r0, r3, r1, r0
 8016f4a:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 8016f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8016f52:	4403      	add	r3, r0
 8016f54:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 8016f58:	fbb0 f2fc 	udiv	r2, r0, ip
 8016f5c:	1a9b      	subs	r3, r3, r2
 8016f5e:	f240 176d 	movw	r7, #365	@ 0x16d
 8016f62:	4a2f      	ldr	r2, [pc, #188]	@ (8017020 <gmtime_r+0x148>)
 8016f64:	fbb0 f2f2 	udiv	r2, r0, r2
 8016f68:	2664      	movs	r6, #100	@ 0x64
 8016f6a:	1a9b      	subs	r3, r3, r2
 8016f6c:	fbb3 f2f7 	udiv	r2, r3, r7
 8016f70:	fbb3 f3fc 	udiv	r3, r3, ip
 8016f74:	fbb2 f5f6 	udiv	r5, r2, r6
 8016f78:	1aeb      	subs	r3, r5, r3
 8016f7a:	4403      	add	r3, r0
 8016f7c:	fb07 3312 	mls	r3, r7, r2, r3
 8016f80:	2099      	movs	r0, #153	@ 0x99
 8016f82:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8016f86:	3702      	adds	r7, #2
 8016f88:	f103 0e01 	add.w	lr, r3, #1
 8016f8c:	fbb7 fcf0 	udiv	ip, r7, r0
 8016f90:	fb00 f00c 	mul.w	r0, r0, ip
 8016f94:	3002      	adds	r0, #2
 8016f96:	f04f 0805 	mov.w	r8, #5
 8016f9a:	fbb0 f0f8 	udiv	r0, r0, r8
 8016f9e:	ebae 0000 	sub.w	r0, lr, r0
 8016fa2:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 8016fa6:	4577      	cmp	r7, lr
 8016fa8:	bf8c      	ite	hi
 8016faa:	f06f 0709 	mvnhi.w	r7, #9
 8016fae:	2702      	movls	r7, #2
 8016fb0:	4467      	add	r7, ip
 8016fb2:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 8016fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8016fba:	2f01      	cmp	r7, #1
 8016fbc:	bf98      	it	ls
 8016fbe:	3101      	addls	r1, #1
 8016fc0:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8016fc4:	d312      	bcc.n	8016fec <gmtime_r+0x114>
 8016fc6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8016fca:	61e3      	str	r3, [r4, #28]
 8016fcc:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 8016fd0:	2300      	movs	r3, #0
 8016fd2:	60e0      	str	r0, [r4, #12]
 8016fd4:	e9c4 7104 	strd	r7, r1, [r4, #16]
 8016fd8:	6223      	str	r3, [r4, #32]
 8016fda:	4620      	mov	r0, r4
 8016fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fe0:	2800      	cmp	r0, #0
 8016fe2:	61a3      	str	r3, [r4, #24]
 8016fe4:	dba8      	blt.n	8016f38 <gmtime_r+0x60>
 8016fe6:	fb90 f1f1 	sdiv	r1, r0, r1
 8016fea:	e7ab      	b.n	8016f44 <gmtime_r+0x6c>
 8016fec:	f012 0f03 	tst.w	r2, #3
 8016ff0:	d102      	bne.n	8016ff8 <gmtime_r+0x120>
 8016ff2:	fb06 2515 	mls	r5, r6, r5, r2
 8016ff6:	b95d      	cbnz	r5, 8017010 <gmtime_r+0x138>
 8016ff8:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 8016ffc:	fbb2 f6f5 	udiv	r6, r2, r5
 8017000:	fb05 2216 	mls	r2, r5, r6, r2
 8017004:	fab2 f282 	clz	r2, r2
 8017008:	0952      	lsrs	r2, r2, #5
 801700a:	333b      	adds	r3, #59	@ 0x3b
 801700c:	4413      	add	r3, r2
 801700e:	e7dc      	b.n	8016fca <gmtime_r+0xf2>
 8017010:	2201      	movs	r2, #1
 8017012:	e7fa      	b.n	801700a <gmtime_r+0x132>
 8017014:	00015180 	.word	0x00015180
 8017018:	00023ab1 	.word	0x00023ab1
 801701c:	fffdc54f 	.word	0xfffdc54f
 8017020:	00023ab0 	.word	0x00023ab0

08017024 <_close_r>:
 8017024:	b538      	push	{r3, r4, r5, lr}
 8017026:	4d06      	ldr	r5, [pc, #24]	@ (8017040 <_close_r+0x1c>)
 8017028:	2300      	movs	r3, #0
 801702a:	4604      	mov	r4, r0
 801702c:	4608      	mov	r0, r1
 801702e:	602b      	str	r3, [r5, #0]
 8017030:	f7ea fbd4 	bl	80017dc <_close>
 8017034:	1c43      	adds	r3, r0, #1
 8017036:	d102      	bne.n	801703e <_close_r+0x1a>
 8017038:	682b      	ldr	r3, [r5, #0]
 801703a:	b103      	cbz	r3, 801703e <_close_r+0x1a>
 801703c:	6023      	str	r3, [r4, #0]
 801703e:	bd38      	pop	{r3, r4, r5, pc}
 8017040:	2000ca84 	.word	0x2000ca84

08017044 <_reclaim_reent>:
 8017044:	4b2d      	ldr	r3, [pc, #180]	@ (80170fc <_reclaim_reent+0xb8>)
 8017046:	681b      	ldr	r3, [r3, #0]
 8017048:	4283      	cmp	r3, r0
 801704a:	b570      	push	{r4, r5, r6, lr}
 801704c:	4604      	mov	r4, r0
 801704e:	d053      	beq.n	80170f8 <_reclaim_reent+0xb4>
 8017050:	69c3      	ldr	r3, [r0, #28]
 8017052:	b31b      	cbz	r3, 801709c <_reclaim_reent+0x58>
 8017054:	68db      	ldr	r3, [r3, #12]
 8017056:	b163      	cbz	r3, 8017072 <_reclaim_reent+0x2e>
 8017058:	2500      	movs	r5, #0
 801705a:	69e3      	ldr	r3, [r4, #28]
 801705c:	68db      	ldr	r3, [r3, #12]
 801705e:	5959      	ldr	r1, [r3, r5]
 8017060:	b9b1      	cbnz	r1, 8017090 <_reclaim_reent+0x4c>
 8017062:	3504      	adds	r5, #4
 8017064:	2d80      	cmp	r5, #128	@ 0x80
 8017066:	d1f8      	bne.n	801705a <_reclaim_reent+0x16>
 8017068:	69e3      	ldr	r3, [r4, #28]
 801706a:	4620      	mov	r0, r4
 801706c:	68d9      	ldr	r1, [r3, #12]
 801706e:	f000 f8d1 	bl	8017214 <_free_r>
 8017072:	69e3      	ldr	r3, [r4, #28]
 8017074:	6819      	ldr	r1, [r3, #0]
 8017076:	b111      	cbz	r1, 801707e <_reclaim_reent+0x3a>
 8017078:	4620      	mov	r0, r4
 801707a:	f000 f8cb 	bl	8017214 <_free_r>
 801707e:	69e3      	ldr	r3, [r4, #28]
 8017080:	689d      	ldr	r5, [r3, #8]
 8017082:	b15d      	cbz	r5, 801709c <_reclaim_reent+0x58>
 8017084:	4629      	mov	r1, r5
 8017086:	4620      	mov	r0, r4
 8017088:	682d      	ldr	r5, [r5, #0]
 801708a:	f000 f8c3 	bl	8017214 <_free_r>
 801708e:	e7f8      	b.n	8017082 <_reclaim_reent+0x3e>
 8017090:	680e      	ldr	r6, [r1, #0]
 8017092:	4620      	mov	r0, r4
 8017094:	f000 f8be 	bl	8017214 <_free_r>
 8017098:	4631      	mov	r1, r6
 801709a:	e7e1      	b.n	8017060 <_reclaim_reent+0x1c>
 801709c:	6961      	ldr	r1, [r4, #20]
 801709e:	b111      	cbz	r1, 80170a6 <_reclaim_reent+0x62>
 80170a0:	4620      	mov	r0, r4
 80170a2:	f000 f8b7 	bl	8017214 <_free_r>
 80170a6:	69e1      	ldr	r1, [r4, #28]
 80170a8:	b111      	cbz	r1, 80170b0 <_reclaim_reent+0x6c>
 80170aa:	4620      	mov	r0, r4
 80170ac:	f000 f8b2 	bl	8017214 <_free_r>
 80170b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80170b2:	b111      	cbz	r1, 80170ba <_reclaim_reent+0x76>
 80170b4:	4620      	mov	r0, r4
 80170b6:	f000 f8ad 	bl	8017214 <_free_r>
 80170ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80170bc:	b111      	cbz	r1, 80170c4 <_reclaim_reent+0x80>
 80170be:	4620      	mov	r0, r4
 80170c0:	f000 f8a8 	bl	8017214 <_free_r>
 80170c4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80170c6:	b111      	cbz	r1, 80170ce <_reclaim_reent+0x8a>
 80170c8:	4620      	mov	r0, r4
 80170ca:	f000 f8a3 	bl	8017214 <_free_r>
 80170ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80170d0:	b111      	cbz	r1, 80170d8 <_reclaim_reent+0x94>
 80170d2:	4620      	mov	r0, r4
 80170d4:	f000 f89e 	bl	8017214 <_free_r>
 80170d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80170da:	b111      	cbz	r1, 80170e2 <_reclaim_reent+0x9e>
 80170dc:	4620      	mov	r0, r4
 80170de:	f000 f899 	bl	8017214 <_free_r>
 80170e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80170e4:	b111      	cbz	r1, 80170ec <_reclaim_reent+0xa8>
 80170e6:	4620      	mov	r0, r4
 80170e8:	f000 f894 	bl	8017214 <_free_r>
 80170ec:	6a23      	ldr	r3, [r4, #32]
 80170ee:	b11b      	cbz	r3, 80170f8 <_reclaim_reent+0xb4>
 80170f0:	4620      	mov	r0, r4
 80170f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80170f6:	4718      	bx	r3
 80170f8:	bd70      	pop	{r4, r5, r6, pc}
 80170fa:	bf00      	nop
 80170fc:	2000003c 	.word	0x2000003c

08017100 <_lseek_r>:
 8017100:	b538      	push	{r3, r4, r5, lr}
 8017102:	4d07      	ldr	r5, [pc, #28]	@ (8017120 <_lseek_r+0x20>)
 8017104:	4604      	mov	r4, r0
 8017106:	4608      	mov	r0, r1
 8017108:	4611      	mov	r1, r2
 801710a:	2200      	movs	r2, #0
 801710c:	602a      	str	r2, [r5, #0]
 801710e:	461a      	mov	r2, r3
 8017110:	f7ea fb8b 	bl	800182a <_lseek>
 8017114:	1c43      	adds	r3, r0, #1
 8017116:	d102      	bne.n	801711e <_lseek_r+0x1e>
 8017118:	682b      	ldr	r3, [r5, #0]
 801711a:	b103      	cbz	r3, 801711e <_lseek_r+0x1e>
 801711c:	6023      	str	r3, [r4, #0]
 801711e:	bd38      	pop	{r3, r4, r5, pc}
 8017120:	2000ca84 	.word	0x2000ca84

08017124 <_read_r>:
 8017124:	b538      	push	{r3, r4, r5, lr}
 8017126:	4d07      	ldr	r5, [pc, #28]	@ (8017144 <_read_r+0x20>)
 8017128:	4604      	mov	r4, r0
 801712a:	4608      	mov	r0, r1
 801712c:	4611      	mov	r1, r2
 801712e:	2200      	movs	r2, #0
 8017130:	602a      	str	r2, [r5, #0]
 8017132:	461a      	mov	r2, r3
 8017134:	f7ea fb19 	bl	800176a <_read>
 8017138:	1c43      	adds	r3, r0, #1
 801713a:	d102      	bne.n	8017142 <_read_r+0x1e>
 801713c:	682b      	ldr	r3, [r5, #0]
 801713e:	b103      	cbz	r3, 8017142 <_read_r+0x1e>
 8017140:	6023      	str	r3, [r4, #0]
 8017142:	bd38      	pop	{r3, r4, r5, pc}
 8017144:	2000ca84 	.word	0x2000ca84

08017148 <_write_r>:
 8017148:	b538      	push	{r3, r4, r5, lr}
 801714a:	4d07      	ldr	r5, [pc, #28]	@ (8017168 <_write_r+0x20>)
 801714c:	4604      	mov	r4, r0
 801714e:	4608      	mov	r0, r1
 8017150:	4611      	mov	r1, r2
 8017152:	2200      	movs	r2, #0
 8017154:	602a      	str	r2, [r5, #0]
 8017156:	461a      	mov	r2, r3
 8017158:	f7ea fb24 	bl	80017a4 <_write>
 801715c:	1c43      	adds	r3, r0, #1
 801715e:	d102      	bne.n	8017166 <_write_r+0x1e>
 8017160:	682b      	ldr	r3, [r5, #0]
 8017162:	b103      	cbz	r3, 8017166 <_write_r+0x1e>
 8017164:	6023      	str	r3, [r4, #0]
 8017166:	bd38      	pop	{r3, r4, r5, pc}
 8017168:	2000ca84 	.word	0x2000ca84

0801716c <__libc_init_array>:
 801716c:	b570      	push	{r4, r5, r6, lr}
 801716e:	4d0d      	ldr	r5, [pc, #52]	@ (80171a4 <__libc_init_array+0x38>)
 8017170:	4c0d      	ldr	r4, [pc, #52]	@ (80171a8 <__libc_init_array+0x3c>)
 8017172:	1b64      	subs	r4, r4, r5
 8017174:	10a4      	asrs	r4, r4, #2
 8017176:	2600      	movs	r6, #0
 8017178:	42a6      	cmp	r6, r4
 801717a:	d109      	bne.n	8017190 <__libc_init_array+0x24>
 801717c:	4d0b      	ldr	r5, [pc, #44]	@ (80171ac <__libc_init_array+0x40>)
 801717e:	4c0c      	ldr	r4, [pc, #48]	@ (80171b0 <__libc_init_array+0x44>)
 8017180:	f000 ffd6 	bl	8018130 <_init>
 8017184:	1b64      	subs	r4, r4, r5
 8017186:	10a4      	asrs	r4, r4, #2
 8017188:	2600      	movs	r6, #0
 801718a:	42a6      	cmp	r6, r4
 801718c:	d105      	bne.n	801719a <__libc_init_array+0x2e>
 801718e:	bd70      	pop	{r4, r5, r6, pc}
 8017190:	f855 3b04 	ldr.w	r3, [r5], #4
 8017194:	4798      	blx	r3
 8017196:	3601      	adds	r6, #1
 8017198:	e7ee      	b.n	8017178 <__libc_init_array+0xc>
 801719a:	f855 3b04 	ldr.w	r3, [r5], #4
 801719e:	4798      	blx	r3
 80171a0:	3601      	adds	r6, #1
 80171a2:	e7f2      	b.n	801718a <__libc_init_array+0x1e>
 80171a4:	0801b454 	.word	0x0801b454
 80171a8:	0801b454 	.word	0x0801b454
 80171ac:	0801b454 	.word	0x0801b454
 80171b0:	0801b458 	.word	0x0801b458

080171b4 <__retarget_lock_init_recursive>:
 80171b4:	4770      	bx	lr

080171b6 <__retarget_lock_acquire_recursive>:
 80171b6:	4770      	bx	lr

080171b8 <__retarget_lock_release_recursive>:
 80171b8:	4770      	bx	lr

080171ba <memcpy>:
 80171ba:	440a      	add	r2, r1
 80171bc:	4291      	cmp	r1, r2
 80171be:	f100 33ff 	add.w	r3, r0, #4294967295
 80171c2:	d100      	bne.n	80171c6 <memcpy+0xc>
 80171c4:	4770      	bx	lr
 80171c6:	b510      	push	{r4, lr}
 80171c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80171cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80171d0:	4291      	cmp	r1, r2
 80171d2:	d1f9      	bne.n	80171c8 <memcpy+0xe>
 80171d4:	bd10      	pop	{r4, pc}
	...

080171d8 <__assert_func>:
 80171d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80171da:	4614      	mov	r4, r2
 80171dc:	461a      	mov	r2, r3
 80171de:	4b09      	ldr	r3, [pc, #36]	@ (8017204 <__assert_func+0x2c>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	4605      	mov	r5, r0
 80171e4:	68d8      	ldr	r0, [r3, #12]
 80171e6:	b14c      	cbz	r4, 80171fc <__assert_func+0x24>
 80171e8:	4b07      	ldr	r3, [pc, #28]	@ (8017208 <__assert_func+0x30>)
 80171ea:	9100      	str	r1, [sp, #0]
 80171ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80171f0:	4906      	ldr	r1, [pc, #24]	@ (801720c <__assert_func+0x34>)
 80171f2:	462b      	mov	r3, r5
 80171f4:	f000 fde0 	bl	8017db8 <fiprintf>
 80171f8:	f000 fe94 	bl	8017f24 <abort>
 80171fc:	4b04      	ldr	r3, [pc, #16]	@ (8017210 <__assert_func+0x38>)
 80171fe:	461c      	mov	r4, r3
 8017200:	e7f3      	b.n	80171ea <__assert_func+0x12>
 8017202:	bf00      	nop
 8017204:	2000003c 	.word	0x2000003c
 8017208:	0801b2db 	.word	0x0801b2db
 801720c:	0801b2e8 	.word	0x0801b2e8
 8017210:	0801b316 	.word	0x0801b316

08017214 <_free_r>:
 8017214:	b538      	push	{r3, r4, r5, lr}
 8017216:	4605      	mov	r5, r0
 8017218:	2900      	cmp	r1, #0
 801721a:	d041      	beq.n	80172a0 <_free_r+0x8c>
 801721c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017220:	1f0c      	subs	r4, r1, #4
 8017222:	2b00      	cmp	r3, #0
 8017224:	bfb8      	it	lt
 8017226:	18e4      	addlt	r4, r4, r3
 8017228:	f000 f8e8 	bl	80173fc <__malloc_lock>
 801722c:	4a1d      	ldr	r2, [pc, #116]	@ (80172a4 <_free_r+0x90>)
 801722e:	6813      	ldr	r3, [r2, #0]
 8017230:	b933      	cbnz	r3, 8017240 <_free_r+0x2c>
 8017232:	6063      	str	r3, [r4, #4]
 8017234:	6014      	str	r4, [r2, #0]
 8017236:	4628      	mov	r0, r5
 8017238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801723c:	f000 b8e4 	b.w	8017408 <__malloc_unlock>
 8017240:	42a3      	cmp	r3, r4
 8017242:	d908      	bls.n	8017256 <_free_r+0x42>
 8017244:	6820      	ldr	r0, [r4, #0]
 8017246:	1821      	adds	r1, r4, r0
 8017248:	428b      	cmp	r3, r1
 801724a:	bf01      	itttt	eq
 801724c:	6819      	ldreq	r1, [r3, #0]
 801724e:	685b      	ldreq	r3, [r3, #4]
 8017250:	1809      	addeq	r1, r1, r0
 8017252:	6021      	streq	r1, [r4, #0]
 8017254:	e7ed      	b.n	8017232 <_free_r+0x1e>
 8017256:	461a      	mov	r2, r3
 8017258:	685b      	ldr	r3, [r3, #4]
 801725a:	b10b      	cbz	r3, 8017260 <_free_r+0x4c>
 801725c:	42a3      	cmp	r3, r4
 801725e:	d9fa      	bls.n	8017256 <_free_r+0x42>
 8017260:	6811      	ldr	r1, [r2, #0]
 8017262:	1850      	adds	r0, r2, r1
 8017264:	42a0      	cmp	r0, r4
 8017266:	d10b      	bne.n	8017280 <_free_r+0x6c>
 8017268:	6820      	ldr	r0, [r4, #0]
 801726a:	4401      	add	r1, r0
 801726c:	1850      	adds	r0, r2, r1
 801726e:	4283      	cmp	r3, r0
 8017270:	6011      	str	r1, [r2, #0]
 8017272:	d1e0      	bne.n	8017236 <_free_r+0x22>
 8017274:	6818      	ldr	r0, [r3, #0]
 8017276:	685b      	ldr	r3, [r3, #4]
 8017278:	6053      	str	r3, [r2, #4]
 801727a:	4408      	add	r0, r1
 801727c:	6010      	str	r0, [r2, #0]
 801727e:	e7da      	b.n	8017236 <_free_r+0x22>
 8017280:	d902      	bls.n	8017288 <_free_r+0x74>
 8017282:	230c      	movs	r3, #12
 8017284:	602b      	str	r3, [r5, #0]
 8017286:	e7d6      	b.n	8017236 <_free_r+0x22>
 8017288:	6820      	ldr	r0, [r4, #0]
 801728a:	1821      	adds	r1, r4, r0
 801728c:	428b      	cmp	r3, r1
 801728e:	bf04      	itt	eq
 8017290:	6819      	ldreq	r1, [r3, #0]
 8017292:	685b      	ldreq	r3, [r3, #4]
 8017294:	6063      	str	r3, [r4, #4]
 8017296:	bf04      	itt	eq
 8017298:	1809      	addeq	r1, r1, r0
 801729a:	6021      	streq	r1, [r4, #0]
 801729c:	6054      	str	r4, [r2, #4]
 801729e:	e7ca      	b.n	8017236 <_free_r+0x22>
 80172a0:	bd38      	pop	{r3, r4, r5, pc}
 80172a2:	bf00      	nop
 80172a4:	2000ca90 	.word	0x2000ca90

080172a8 <malloc>:
 80172a8:	4b02      	ldr	r3, [pc, #8]	@ (80172b4 <malloc+0xc>)
 80172aa:	4601      	mov	r1, r0
 80172ac:	6818      	ldr	r0, [r3, #0]
 80172ae:	f000 b825 	b.w	80172fc <_malloc_r>
 80172b2:	bf00      	nop
 80172b4:	2000003c 	.word	0x2000003c

080172b8 <sbrk_aligned>:
 80172b8:	b570      	push	{r4, r5, r6, lr}
 80172ba:	4e0f      	ldr	r6, [pc, #60]	@ (80172f8 <sbrk_aligned+0x40>)
 80172bc:	460c      	mov	r4, r1
 80172be:	6831      	ldr	r1, [r6, #0]
 80172c0:	4605      	mov	r5, r0
 80172c2:	b911      	cbnz	r1, 80172ca <sbrk_aligned+0x12>
 80172c4:	f000 fe1e 	bl	8017f04 <_sbrk_r>
 80172c8:	6030      	str	r0, [r6, #0]
 80172ca:	4621      	mov	r1, r4
 80172cc:	4628      	mov	r0, r5
 80172ce:	f000 fe19 	bl	8017f04 <_sbrk_r>
 80172d2:	1c43      	adds	r3, r0, #1
 80172d4:	d103      	bne.n	80172de <sbrk_aligned+0x26>
 80172d6:	f04f 34ff 	mov.w	r4, #4294967295
 80172da:	4620      	mov	r0, r4
 80172dc:	bd70      	pop	{r4, r5, r6, pc}
 80172de:	1cc4      	adds	r4, r0, #3
 80172e0:	f024 0403 	bic.w	r4, r4, #3
 80172e4:	42a0      	cmp	r0, r4
 80172e6:	d0f8      	beq.n	80172da <sbrk_aligned+0x22>
 80172e8:	1a21      	subs	r1, r4, r0
 80172ea:	4628      	mov	r0, r5
 80172ec:	f000 fe0a 	bl	8017f04 <_sbrk_r>
 80172f0:	3001      	adds	r0, #1
 80172f2:	d1f2      	bne.n	80172da <sbrk_aligned+0x22>
 80172f4:	e7ef      	b.n	80172d6 <sbrk_aligned+0x1e>
 80172f6:	bf00      	nop
 80172f8:	2000ca8c 	.word	0x2000ca8c

080172fc <_malloc_r>:
 80172fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017300:	1ccd      	adds	r5, r1, #3
 8017302:	f025 0503 	bic.w	r5, r5, #3
 8017306:	3508      	adds	r5, #8
 8017308:	2d0c      	cmp	r5, #12
 801730a:	bf38      	it	cc
 801730c:	250c      	movcc	r5, #12
 801730e:	2d00      	cmp	r5, #0
 8017310:	4606      	mov	r6, r0
 8017312:	db01      	blt.n	8017318 <_malloc_r+0x1c>
 8017314:	42a9      	cmp	r1, r5
 8017316:	d904      	bls.n	8017322 <_malloc_r+0x26>
 8017318:	230c      	movs	r3, #12
 801731a:	6033      	str	r3, [r6, #0]
 801731c:	2000      	movs	r0, #0
 801731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017322:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80173f8 <_malloc_r+0xfc>
 8017326:	f000 f869 	bl	80173fc <__malloc_lock>
 801732a:	f8d8 3000 	ldr.w	r3, [r8]
 801732e:	461c      	mov	r4, r3
 8017330:	bb44      	cbnz	r4, 8017384 <_malloc_r+0x88>
 8017332:	4629      	mov	r1, r5
 8017334:	4630      	mov	r0, r6
 8017336:	f7ff ffbf 	bl	80172b8 <sbrk_aligned>
 801733a:	1c43      	adds	r3, r0, #1
 801733c:	4604      	mov	r4, r0
 801733e:	d158      	bne.n	80173f2 <_malloc_r+0xf6>
 8017340:	f8d8 4000 	ldr.w	r4, [r8]
 8017344:	4627      	mov	r7, r4
 8017346:	2f00      	cmp	r7, #0
 8017348:	d143      	bne.n	80173d2 <_malloc_r+0xd6>
 801734a:	2c00      	cmp	r4, #0
 801734c:	d04b      	beq.n	80173e6 <_malloc_r+0xea>
 801734e:	6823      	ldr	r3, [r4, #0]
 8017350:	4639      	mov	r1, r7
 8017352:	4630      	mov	r0, r6
 8017354:	eb04 0903 	add.w	r9, r4, r3
 8017358:	f000 fdd4 	bl	8017f04 <_sbrk_r>
 801735c:	4581      	cmp	r9, r0
 801735e:	d142      	bne.n	80173e6 <_malloc_r+0xea>
 8017360:	6821      	ldr	r1, [r4, #0]
 8017362:	1a6d      	subs	r5, r5, r1
 8017364:	4629      	mov	r1, r5
 8017366:	4630      	mov	r0, r6
 8017368:	f7ff ffa6 	bl	80172b8 <sbrk_aligned>
 801736c:	3001      	adds	r0, #1
 801736e:	d03a      	beq.n	80173e6 <_malloc_r+0xea>
 8017370:	6823      	ldr	r3, [r4, #0]
 8017372:	442b      	add	r3, r5
 8017374:	6023      	str	r3, [r4, #0]
 8017376:	f8d8 3000 	ldr.w	r3, [r8]
 801737a:	685a      	ldr	r2, [r3, #4]
 801737c:	bb62      	cbnz	r2, 80173d8 <_malloc_r+0xdc>
 801737e:	f8c8 7000 	str.w	r7, [r8]
 8017382:	e00f      	b.n	80173a4 <_malloc_r+0xa8>
 8017384:	6822      	ldr	r2, [r4, #0]
 8017386:	1b52      	subs	r2, r2, r5
 8017388:	d420      	bmi.n	80173cc <_malloc_r+0xd0>
 801738a:	2a0b      	cmp	r2, #11
 801738c:	d917      	bls.n	80173be <_malloc_r+0xc2>
 801738e:	1961      	adds	r1, r4, r5
 8017390:	42a3      	cmp	r3, r4
 8017392:	6025      	str	r5, [r4, #0]
 8017394:	bf18      	it	ne
 8017396:	6059      	strne	r1, [r3, #4]
 8017398:	6863      	ldr	r3, [r4, #4]
 801739a:	bf08      	it	eq
 801739c:	f8c8 1000 	streq.w	r1, [r8]
 80173a0:	5162      	str	r2, [r4, r5]
 80173a2:	604b      	str	r3, [r1, #4]
 80173a4:	4630      	mov	r0, r6
 80173a6:	f000 f82f 	bl	8017408 <__malloc_unlock>
 80173aa:	f104 000b 	add.w	r0, r4, #11
 80173ae:	1d23      	adds	r3, r4, #4
 80173b0:	f020 0007 	bic.w	r0, r0, #7
 80173b4:	1ac2      	subs	r2, r0, r3
 80173b6:	bf1c      	itt	ne
 80173b8:	1a1b      	subne	r3, r3, r0
 80173ba:	50a3      	strne	r3, [r4, r2]
 80173bc:	e7af      	b.n	801731e <_malloc_r+0x22>
 80173be:	6862      	ldr	r2, [r4, #4]
 80173c0:	42a3      	cmp	r3, r4
 80173c2:	bf0c      	ite	eq
 80173c4:	f8c8 2000 	streq.w	r2, [r8]
 80173c8:	605a      	strne	r2, [r3, #4]
 80173ca:	e7eb      	b.n	80173a4 <_malloc_r+0xa8>
 80173cc:	4623      	mov	r3, r4
 80173ce:	6864      	ldr	r4, [r4, #4]
 80173d0:	e7ae      	b.n	8017330 <_malloc_r+0x34>
 80173d2:	463c      	mov	r4, r7
 80173d4:	687f      	ldr	r7, [r7, #4]
 80173d6:	e7b6      	b.n	8017346 <_malloc_r+0x4a>
 80173d8:	461a      	mov	r2, r3
 80173da:	685b      	ldr	r3, [r3, #4]
 80173dc:	42a3      	cmp	r3, r4
 80173de:	d1fb      	bne.n	80173d8 <_malloc_r+0xdc>
 80173e0:	2300      	movs	r3, #0
 80173e2:	6053      	str	r3, [r2, #4]
 80173e4:	e7de      	b.n	80173a4 <_malloc_r+0xa8>
 80173e6:	230c      	movs	r3, #12
 80173e8:	6033      	str	r3, [r6, #0]
 80173ea:	4630      	mov	r0, r6
 80173ec:	f000 f80c 	bl	8017408 <__malloc_unlock>
 80173f0:	e794      	b.n	801731c <_malloc_r+0x20>
 80173f2:	6005      	str	r5, [r0, #0]
 80173f4:	e7d6      	b.n	80173a4 <_malloc_r+0xa8>
 80173f6:	bf00      	nop
 80173f8:	2000ca90 	.word	0x2000ca90

080173fc <__malloc_lock>:
 80173fc:	4801      	ldr	r0, [pc, #4]	@ (8017404 <__malloc_lock+0x8>)
 80173fe:	f7ff beda 	b.w	80171b6 <__retarget_lock_acquire_recursive>
 8017402:	bf00      	nop
 8017404:	2000ca88 	.word	0x2000ca88

08017408 <__malloc_unlock>:
 8017408:	4801      	ldr	r0, [pc, #4]	@ (8017410 <__malloc_unlock+0x8>)
 801740a:	f7ff bed5 	b.w	80171b8 <__retarget_lock_release_recursive>
 801740e:	bf00      	nop
 8017410:	2000ca88 	.word	0x2000ca88

08017414 <__ssputs_r>:
 8017414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017418:	688e      	ldr	r6, [r1, #8]
 801741a:	461f      	mov	r7, r3
 801741c:	42be      	cmp	r6, r7
 801741e:	680b      	ldr	r3, [r1, #0]
 8017420:	4682      	mov	sl, r0
 8017422:	460c      	mov	r4, r1
 8017424:	4690      	mov	r8, r2
 8017426:	d82d      	bhi.n	8017484 <__ssputs_r+0x70>
 8017428:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801742c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017430:	d026      	beq.n	8017480 <__ssputs_r+0x6c>
 8017432:	6965      	ldr	r5, [r4, #20]
 8017434:	6909      	ldr	r1, [r1, #16]
 8017436:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801743a:	eba3 0901 	sub.w	r9, r3, r1
 801743e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017442:	1c7b      	adds	r3, r7, #1
 8017444:	444b      	add	r3, r9
 8017446:	106d      	asrs	r5, r5, #1
 8017448:	429d      	cmp	r5, r3
 801744a:	bf38      	it	cc
 801744c:	461d      	movcc	r5, r3
 801744e:	0553      	lsls	r3, r2, #21
 8017450:	d527      	bpl.n	80174a2 <__ssputs_r+0x8e>
 8017452:	4629      	mov	r1, r5
 8017454:	f7ff ff52 	bl	80172fc <_malloc_r>
 8017458:	4606      	mov	r6, r0
 801745a:	b360      	cbz	r0, 80174b6 <__ssputs_r+0xa2>
 801745c:	6921      	ldr	r1, [r4, #16]
 801745e:	464a      	mov	r2, r9
 8017460:	f7ff feab 	bl	80171ba <memcpy>
 8017464:	89a3      	ldrh	r3, [r4, #12]
 8017466:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801746a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801746e:	81a3      	strh	r3, [r4, #12]
 8017470:	6126      	str	r6, [r4, #16]
 8017472:	6165      	str	r5, [r4, #20]
 8017474:	444e      	add	r6, r9
 8017476:	eba5 0509 	sub.w	r5, r5, r9
 801747a:	6026      	str	r6, [r4, #0]
 801747c:	60a5      	str	r5, [r4, #8]
 801747e:	463e      	mov	r6, r7
 8017480:	42be      	cmp	r6, r7
 8017482:	d900      	bls.n	8017486 <__ssputs_r+0x72>
 8017484:	463e      	mov	r6, r7
 8017486:	6820      	ldr	r0, [r4, #0]
 8017488:	4632      	mov	r2, r6
 801748a:	4641      	mov	r1, r8
 801748c:	f7ff fce4 	bl	8016e58 <memmove>
 8017490:	68a3      	ldr	r3, [r4, #8]
 8017492:	1b9b      	subs	r3, r3, r6
 8017494:	60a3      	str	r3, [r4, #8]
 8017496:	6823      	ldr	r3, [r4, #0]
 8017498:	4433      	add	r3, r6
 801749a:	6023      	str	r3, [r4, #0]
 801749c:	2000      	movs	r0, #0
 801749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80174a2:	462a      	mov	r2, r5
 80174a4:	f000 fd45 	bl	8017f32 <_realloc_r>
 80174a8:	4606      	mov	r6, r0
 80174aa:	2800      	cmp	r0, #0
 80174ac:	d1e0      	bne.n	8017470 <__ssputs_r+0x5c>
 80174ae:	6921      	ldr	r1, [r4, #16]
 80174b0:	4650      	mov	r0, sl
 80174b2:	f7ff feaf 	bl	8017214 <_free_r>
 80174b6:	230c      	movs	r3, #12
 80174b8:	f8ca 3000 	str.w	r3, [sl]
 80174bc:	89a3      	ldrh	r3, [r4, #12]
 80174be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80174c2:	81a3      	strh	r3, [r4, #12]
 80174c4:	f04f 30ff 	mov.w	r0, #4294967295
 80174c8:	e7e9      	b.n	801749e <__ssputs_r+0x8a>
	...

080174cc <_svfiprintf_r>:
 80174cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174d0:	4698      	mov	r8, r3
 80174d2:	898b      	ldrh	r3, [r1, #12]
 80174d4:	061b      	lsls	r3, r3, #24
 80174d6:	b09d      	sub	sp, #116	@ 0x74
 80174d8:	4607      	mov	r7, r0
 80174da:	460d      	mov	r5, r1
 80174dc:	4614      	mov	r4, r2
 80174de:	d510      	bpl.n	8017502 <_svfiprintf_r+0x36>
 80174e0:	690b      	ldr	r3, [r1, #16]
 80174e2:	b973      	cbnz	r3, 8017502 <_svfiprintf_r+0x36>
 80174e4:	2140      	movs	r1, #64	@ 0x40
 80174e6:	f7ff ff09 	bl	80172fc <_malloc_r>
 80174ea:	6028      	str	r0, [r5, #0]
 80174ec:	6128      	str	r0, [r5, #16]
 80174ee:	b930      	cbnz	r0, 80174fe <_svfiprintf_r+0x32>
 80174f0:	230c      	movs	r3, #12
 80174f2:	603b      	str	r3, [r7, #0]
 80174f4:	f04f 30ff 	mov.w	r0, #4294967295
 80174f8:	b01d      	add	sp, #116	@ 0x74
 80174fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174fe:	2340      	movs	r3, #64	@ 0x40
 8017500:	616b      	str	r3, [r5, #20]
 8017502:	2300      	movs	r3, #0
 8017504:	9309      	str	r3, [sp, #36]	@ 0x24
 8017506:	2320      	movs	r3, #32
 8017508:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801750c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017510:	2330      	movs	r3, #48	@ 0x30
 8017512:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80176b0 <_svfiprintf_r+0x1e4>
 8017516:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801751a:	f04f 0901 	mov.w	r9, #1
 801751e:	4623      	mov	r3, r4
 8017520:	469a      	mov	sl, r3
 8017522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017526:	b10a      	cbz	r2, 801752c <_svfiprintf_r+0x60>
 8017528:	2a25      	cmp	r2, #37	@ 0x25
 801752a:	d1f9      	bne.n	8017520 <_svfiprintf_r+0x54>
 801752c:	ebba 0b04 	subs.w	fp, sl, r4
 8017530:	d00b      	beq.n	801754a <_svfiprintf_r+0x7e>
 8017532:	465b      	mov	r3, fp
 8017534:	4622      	mov	r2, r4
 8017536:	4629      	mov	r1, r5
 8017538:	4638      	mov	r0, r7
 801753a:	f7ff ff6b 	bl	8017414 <__ssputs_r>
 801753e:	3001      	adds	r0, #1
 8017540:	f000 80a7 	beq.w	8017692 <_svfiprintf_r+0x1c6>
 8017544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017546:	445a      	add	r2, fp
 8017548:	9209      	str	r2, [sp, #36]	@ 0x24
 801754a:	f89a 3000 	ldrb.w	r3, [sl]
 801754e:	2b00      	cmp	r3, #0
 8017550:	f000 809f 	beq.w	8017692 <_svfiprintf_r+0x1c6>
 8017554:	2300      	movs	r3, #0
 8017556:	f04f 32ff 	mov.w	r2, #4294967295
 801755a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801755e:	f10a 0a01 	add.w	sl, sl, #1
 8017562:	9304      	str	r3, [sp, #16]
 8017564:	9307      	str	r3, [sp, #28]
 8017566:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801756a:	931a      	str	r3, [sp, #104]	@ 0x68
 801756c:	4654      	mov	r4, sl
 801756e:	2205      	movs	r2, #5
 8017570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017574:	484e      	ldr	r0, [pc, #312]	@ (80176b0 <_svfiprintf_r+0x1e4>)
 8017576:	f7e8 fe6b 	bl	8000250 <memchr>
 801757a:	9a04      	ldr	r2, [sp, #16]
 801757c:	b9d8      	cbnz	r0, 80175b6 <_svfiprintf_r+0xea>
 801757e:	06d0      	lsls	r0, r2, #27
 8017580:	bf44      	itt	mi
 8017582:	2320      	movmi	r3, #32
 8017584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017588:	0711      	lsls	r1, r2, #28
 801758a:	bf44      	itt	mi
 801758c:	232b      	movmi	r3, #43	@ 0x2b
 801758e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017592:	f89a 3000 	ldrb.w	r3, [sl]
 8017596:	2b2a      	cmp	r3, #42	@ 0x2a
 8017598:	d015      	beq.n	80175c6 <_svfiprintf_r+0xfa>
 801759a:	9a07      	ldr	r2, [sp, #28]
 801759c:	4654      	mov	r4, sl
 801759e:	2000      	movs	r0, #0
 80175a0:	f04f 0c0a 	mov.w	ip, #10
 80175a4:	4621      	mov	r1, r4
 80175a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80175aa:	3b30      	subs	r3, #48	@ 0x30
 80175ac:	2b09      	cmp	r3, #9
 80175ae:	d94b      	bls.n	8017648 <_svfiprintf_r+0x17c>
 80175b0:	b1b0      	cbz	r0, 80175e0 <_svfiprintf_r+0x114>
 80175b2:	9207      	str	r2, [sp, #28]
 80175b4:	e014      	b.n	80175e0 <_svfiprintf_r+0x114>
 80175b6:	eba0 0308 	sub.w	r3, r0, r8
 80175ba:	fa09 f303 	lsl.w	r3, r9, r3
 80175be:	4313      	orrs	r3, r2
 80175c0:	9304      	str	r3, [sp, #16]
 80175c2:	46a2      	mov	sl, r4
 80175c4:	e7d2      	b.n	801756c <_svfiprintf_r+0xa0>
 80175c6:	9b03      	ldr	r3, [sp, #12]
 80175c8:	1d19      	adds	r1, r3, #4
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	9103      	str	r1, [sp, #12]
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	bfbb      	ittet	lt
 80175d2:	425b      	neglt	r3, r3
 80175d4:	f042 0202 	orrlt.w	r2, r2, #2
 80175d8:	9307      	strge	r3, [sp, #28]
 80175da:	9307      	strlt	r3, [sp, #28]
 80175dc:	bfb8      	it	lt
 80175de:	9204      	strlt	r2, [sp, #16]
 80175e0:	7823      	ldrb	r3, [r4, #0]
 80175e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80175e4:	d10a      	bne.n	80175fc <_svfiprintf_r+0x130>
 80175e6:	7863      	ldrb	r3, [r4, #1]
 80175e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80175ea:	d132      	bne.n	8017652 <_svfiprintf_r+0x186>
 80175ec:	9b03      	ldr	r3, [sp, #12]
 80175ee:	1d1a      	adds	r2, r3, #4
 80175f0:	681b      	ldr	r3, [r3, #0]
 80175f2:	9203      	str	r2, [sp, #12]
 80175f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80175f8:	3402      	adds	r4, #2
 80175fa:	9305      	str	r3, [sp, #20]
 80175fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80176c0 <_svfiprintf_r+0x1f4>
 8017600:	7821      	ldrb	r1, [r4, #0]
 8017602:	2203      	movs	r2, #3
 8017604:	4650      	mov	r0, sl
 8017606:	f7e8 fe23 	bl	8000250 <memchr>
 801760a:	b138      	cbz	r0, 801761c <_svfiprintf_r+0x150>
 801760c:	9b04      	ldr	r3, [sp, #16]
 801760e:	eba0 000a 	sub.w	r0, r0, sl
 8017612:	2240      	movs	r2, #64	@ 0x40
 8017614:	4082      	lsls	r2, r0
 8017616:	4313      	orrs	r3, r2
 8017618:	3401      	adds	r4, #1
 801761a:	9304      	str	r3, [sp, #16]
 801761c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017620:	4824      	ldr	r0, [pc, #144]	@ (80176b4 <_svfiprintf_r+0x1e8>)
 8017622:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017626:	2206      	movs	r2, #6
 8017628:	f7e8 fe12 	bl	8000250 <memchr>
 801762c:	2800      	cmp	r0, #0
 801762e:	d036      	beq.n	801769e <_svfiprintf_r+0x1d2>
 8017630:	4b21      	ldr	r3, [pc, #132]	@ (80176b8 <_svfiprintf_r+0x1ec>)
 8017632:	bb1b      	cbnz	r3, 801767c <_svfiprintf_r+0x1b0>
 8017634:	9b03      	ldr	r3, [sp, #12]
 8017636:	3307      	adds	r3, #7
 8017638:	f023 0307 	bic.w	r3, r3, #7
 801763c:	3308      	adds	r3, #8
 801763e:	9303      	str	r3, [sp, #12]
 8017640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017642:	4433      	add	r3, r6
 8017644:	9309      	str	r3, [sp, #36]	@ 0x24
 8017646:	e76a      	b.n	801751e <_svfiprintf_r+0x52>
 8017648:	fb0c 3202 	mla	r2, ip, r2, r3
 801764c:	460c      	mov	r4, r1
 801764e:	2001      	movs	r0, #1
 8017650:	e7a8      	b.n	80175a4 <_svfiprintf_r+0xd8>
 8017652:	2300      	movs	r3, #0
 8017654:	3401      	adds	r4, #1
 8017656:	9305      	str	r3, [sp, #20]
 8017658:	4619      	mov	r1, r3
 801765a:	f04f 0c0a 	mov.w	ip, #10
 801765e:	4620      	mov	r0, r4
 8017660:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017664:	3a30      	subs	r2, #48	@ 0x30
 8017666:	2a09      	cmp	r2, #9
 8017668:	d903      	bls.n	8017672 <_svfiprintf_r+0x1a6>
 801766a:	2b00      	cmp	r3, #0
 801766c:	d0c6      	beq.n	80175fc <_svfiprintf_r+0x130>
 801766e:	9105      	str	r1, [sp, #20]
 8017670:	e7c4      	b.n	80175fc <_svfiprintf_r+0x130>
 8017672:	fb0c 2101 	mla	r1, ip, r1, r2
 8017676:	4604      	mov	r4, r0
 8017678:	2301      	movs	r3, #1
 801767a:	e7f0      	b.n	801765e <_svfiprintf_r+0x192>
 801767c:	ab03      	add	r3, sp, #12
 801767e:	9300      	str	r3, [sp, #0]
 8017680:	462a      	mov	r2, r5
 8017682:	4b0e      	ldr	r3, [pc, #56]	@ (80176bc <_svfiprintf_r+0x1f0>)
 8017684:	a904      	add	r1, sp, #16
 8017686:	4638      	mov	r0, r7
 8017688:	f3af 8000 	nop.w
 801768c:	1c42      	adds	r2, r0, #1
 801768e:	4606      	mov	r6, r0
 8017690:	d1d6      	bne.n	8017640 <_svfiprintf_r+0x174>
 8017692:	89ab      	ldrh	r3, [r5, #12]
 8017694:	065b      	lsls	r3, r3, #25
 8017696:	f53f af2d 	bmi.w	80174f4 <_svfiprintf_r+0x28>
 801769a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801769c:	e72c      	b.n	80174f8 <_svfiprintf_r+0x2c>
 801769e:	ab03      	add	r3, sp, #12
 80176a0:	9300      	str	r3, [sp, #0]
 80176a2:	462a      	mov	r2, r5
 80176a4:	4b05      	ldr	r3, [pc, #20]	@ (80176bc <_svfiprintf_r+0x1f0>)
 80176a6:	a904      	add	r1, sp, #16
 80176a8:	4638      	mov	r0, r7
 80176aa:	f000 f9bb 	bl	8017a24 <_printf_i>
 80176ae:	e7ed      	b.n	801768c <_svfiprintf_r+0x1c0>
 80176b0:	0801b317 	.word	0x0801b317
 80176b4:	0801b321 	.word	0x0801b321
 80176b8:	00000000 	.word	0x00000000
 80176bc:	08017415 	.word	0x08017415
 80176c0:	0801b31d 	.word	0x0801b31d

080176c4 <__sfputc_r>:
 80176c4:	6893      	ldr	r3, [r2, #8]
 80176c6:	3b01      	subs	r3, #1
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	b410      	push	{r4}
 80176cc:	6093      	str	r3, [r2, #8]
 80176ce:	da08      	bge.n	80176e2 <__sfputc_r+0x1e>
 80176d0:	6994      	ldr	r4, [r2, #24]
 80176d2:	42a3      	cmp	r3, r4
 80176d4:	db01      	blt.n	80176da <__sfputc_r+0x16>
 80176d6:	290a      	cmp	r1, #10
 80176d8:	d103      	bne.n	80176e2 <__sfputc_r+0x1e>
 80176da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80176de:	f000 bb7d 	b.w	8017ddc <__swbuf_r>
 80176e2:	6813      	ldr	r3, [r2, #0]
 80176e4:	1c58      	adds	r0, r3, #1
 80176e6:	6010      	str	r0, [r2, #0]
 80176e8:	7019      	strb	r1, [r3, #0]
 80176ea:	4608      	mov	r0, r1
 80176ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80176f0:	4770      	bx	lr

080176f2 <__sfputs_r>:
 80176f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176f4:	4606      	mov	r6, r0
 80176f6:	460f      	mov	r7, r1
 80176f8:	4614      	mov	r4, r2
 80176fa:	18d5      	adds	r5, r2, r3
 80176fc:	42ac      	cmp	r4, r5
 80176fe:	d101      	bne.n	8017704 <__sfputs_r+0x12>
 8017700:	2000      	movs	r0, #0
 8017702:	e007      	b.n	8017714 <__sfputs_r+0x22>
 8017704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017708:	463a      	mov	r2, r7
 801770a:	4630      	mov	r0, r6
 801770c:	f7ff ffda 	bl	80176c4 <__sfputc_r>
 8017710:	1c43      	adds	r3, r0, #1
 8017712:	d1f3      	bne.n	80176fc <__sfputs_r+0xa>
 8017714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017718 <_vfiprintf_r>:
 8017718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801771c:	460d      	mov	r5, r1
 801771e:	b09d      	sub	sp, #116	@ 0x74
 8017720:	4614      	mov	r4, r2
 8017722:	4698      	mov	r8, r3
 8017724:	4606      	mov	r6, r0
 8017726:	b118      	cbz	r0, 8017730 <_vfiprintf_r+0x18>
 8017728:	6a03      	ldr	r3, [r0, #32]
 801772a:	b90b      	cbnz	r3, 8017730 <_vfiprintf_r+0x18>
 801772c:	f7ff fa86 	bl	8016c3c <__sinit>
 8017730:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017732:	07d9      	lsls	r1, r3, #31
 8017734:	d405      	bmi.n	8017742 <_vfiprintf_r+0x2a>
 8017736:	89ab      	ldrh	r3, [r5, #12]
 8017738:	059a      	lsls	r2, r3, #22
 801773a:	d402      	bmi.n	8017742 <_vfiprintf_r+0x2a>
 801773c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801773e:	f7ff fd3a 	bl	80171b6 <__retarget_lock_acquire_recursive>
 8017742:	89ab      	ldrh	r3, [r5, #12]
 8017744:	071b      	lsls	r3, r3, #28
 8017746:	d501      	bpl.n	801774c <_vfiprintf_r+0x34>
 8017748:	692b      	ldr	r3, [r5, #16]
 801774a:	b99b      	cbnz	r3, 8017774 <_vfiprintf_r+0x5c>
 801774c:	4629      	mov	r1, r5
 801774e:	4630      	mov	r0, r6
 8017750:	f000 fb82 	bl	8017e58 <__swsetup_r>
 8017754:	b170      	cbz	r0, 8017774 <_vfiprintf_r+0x5c>
 8017756:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017758:	07dc      	lsls	r4, r3, #31
 801775a:	d504      	bpl.n	8017766 <_vfiprintf_r+0x4e>
 801775c:	f04f 30ff 	mov.w	r0, #4294967295
 8017760:	b01d      	add	sp, #116	@ 0x74
 8017762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017766:	89ab      	ldrh	r3, [r5, #12]
 8017768:	0598      	lsls	r0, r3, #22
 801776a:	d4f7      	bmi.n	801775c <_vfiprintf_r+0x44>
 801776c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801776e:	f7ff fd23 	bl	80171b8 <__retarget_lock_release_recursive>
 8017772:	e7f3      	b.n	801775c <_vfiprintf_r+0x44>
 8017774:	2300      	movs	r3, #0
 8017776:	9309      	str	r3, [sp, #36]	@ 0x24
 8017778:	2320      	movs	r3, #32
 801777a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801777e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017782:	2330      	movs	r3, #48	@ 0x30
 8017784:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017934 <_vfiprintf_r+0x21c>
 8017788:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801778c:	f04f 0901 	mov.w	r9, #1
 8017790:	4623      	mov	r3, r4
 8017792:	469a      	mov	sl, r3
 8017794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017798:	b10a      	cbz	r2, 801779e <_vfiprintf_r+0x86>
 801779a:	2a25      	cmp	r2, #37	@ 0x25
 801779c:	d1f9      	bne.n	8017792 <_vfiprintf_r+0x7a>
 801779e:	ebba 0b04 	subs.w	fp, sl, r4
 80177a2:	d00b      	beq.n	80177bc <_vfiprintf_r+0xa4>
 80177a4:	465b      	mov	r3, fp
 80177a6:	4622      	mov	r2, r4
 80177a8:	4629      	mov	r1, r5
 80177aa:	4630      	mov	r0, r6
 80177ac:	f7ff ffa1 	bl	80176f2 <__sfputs_r>
 80177b0:	3001      	adds	r0, #1
 80177b2:	f000 80a7 	beq.w	8017904 <_vfiprintf_r+0x1ec>
 80177b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80177b8:	445a      	add	r2, fp
 80177ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80177bc:	f89a 3000 	ldrb.w	r3, [sl]
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	f000 809f 	beq.w	8017904 <_vfiprintf_r+0x1ec>
 80177c6:	2300      	movs	r3, #0
 80177c8:	f04f 32ff 	mov.w	r2, #4294967295
 80177cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80177d0:	f10a 0a01 	add.w	sl, sl, #1
 80177d4:	9304      	str	r3, [sp, #16]
 80177d6:	9307      	str	r3, [sp, #28]
 80177d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80177dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80177de:	4654      	mov	r4, sl
 80177e0:	2205      	movs	r2, #5
 80177e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80177e6:	4853      	ldr	r0, [pc, #332]	@ (8017934 <_vfiprintf_r+0x21c>)
 80177e8:	f7e8 fd32 	bl	8000250 <memchr>
 80177ec:	9a04      	ldr	r2, [sp, #16]
 80177ee:	b9d8      	cbnz	r0, 8017828 <_vfiprintf_r+0x110>
 80177f0:	06d1      	lsls	r1, r2, #27
 80177f2:	bf44      	itt	mi
 80177f4:	2320      	movmi	r3, #32
 80177f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177fa:	0713      	lsls	r3, r2, #28
 80177fc:	bf44      	itt	mi
 80177fe:	232b      	movmi	r3, #43	@ 0x2b
 8017800:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017804:	f89a 3000 	ldrb.w	r3, [sl]
 8017808:	2b2a      	cmp	r3, #42	@ 0x2a
 801780a:	d015      	beq.n	8017838 <_vfiprintf_r+0x120>
 801780c:	9a07      	ldr	r2, [sp, #28]
 801780e:	4654      	mov	r4, sl
 8017810:	2000      	movs	r0, #0
 8017812:	f04f 0c0a 	mov.w	ip, #10
 8017816:	4621      	mov	r1, r4
 8017818:	f811 3b01 	ldrb.w	r3, [r1], #1
 801781c:	3b30      	subs	r3, #48	@ 0x30
 801781e:	2b09      	cmp	r3, #9
 8017820:	d94b      	bls.n	80178ba <_vfiprintf_r+0x1a2>
 8017822:	b1b0      	cbz	r0, 8017852 <_vfiprintf_r+0x13a>
 8017824:	9207      	str	r2, [sp, #28]
 8017826:	e014      	b.n	8017852 <_vfiprintf_r+0x13a>
 8017828:	eba0 0308 	sub.w	r3, r0, r8
 801782c:	fa09 f303 	lsl.w	r3, r9, r3
 8017830:	4313      	orrs	r3, r2
 8017832:	9304      	str	r3, [sp, #16]
 8017834:	46a2      	mov	sl, r4
 8017836:	e7d2      	b.n	80177de <_vfiprintf_r+0xc6>
 8017838:	9b03      	ldr	r3, [sp, #12]
 801783a:	1d19      	adds	r1, r3, #4
 801783c:	681b      	ldr	r3, [r3, #0]
 801783e:	9103      	str	r1, [sp, #12]
 8017840:	2b00      	cmp	r3, #0
 8017842:	bfbb      	ittet	lt
 8017844:	425b      	neglt	r3, r3
 8017846:	f042 0202 	orrlt.w	r2, r2, #2
 801784a:	9307      	strge	r3, [sp, #28]
 801784c:	9307      	strlt	r3, [sp, #28]
 801784e:	bfb8      	it	lt
 8017850:	9204      	strlt	r2, [sp, #16]
 8017852:	7823      	ldrb	r3, [r4, #0]
 8017854:	2b2e      	cmp	r3, #46	@ 0x2e
 8017856:	d10a      	bne.n	801786e <_vfiprintf_r+0x156>
 8017858:	7863      	ldrb	r3, [r4, #1]
 801785a:	2b2a      	cmp	r3, #42	@ 0x2a
 801785c:	d132      	bne.n	80178c4 <_vfiprintf_r+0x1ac>
 801785e:	9b03      	ldr	r3, [sp, #12]
 8017860:	1d1a      	adds	r2, r3, #4
 8017862:	681b      	ldr	r3, [r3, #0]
 8017864:	9203      	str	r2, [sp, #12]
 8017866:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801786a:	3402      	adds	r4, #2
 801786c:	9305      	str	r3, [sp, #20]
 801786e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017944 <_vfiprintf_r+0x22c>
 8017872:	7821      	ldrb	r1, [r4, #0]
 8017874:	2203      	movs	r2, #3
 8017876:	4650      	mov	r0, sl
 8017878:	f7e8 fcea 	bl	8000250 <memchr>
 801787c:	b138      	cbz	r0, 801788e <_vfiprintf_r+0x176>
 801787e:	9b04      	ldr	r3, [sp, #16]
 8017880:	eba0 000a 	sub.w	r0, r0, sl
 8017884:	2240      	movs	r2, #64	@ 0x40
 8017886:	4082      	lsls	r2, r0
 8017888:	4313      	orrs	r3, r2
 801788a:	3401      	adds	r4, #1
 801788c:	9304      	str	r3, [sp, #16]
 801788e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017892:	4829      	ldr	r0, [pc, #164]	@ (8017938 <_vfiprintf_r+0x220>)
 8017894:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017898:	2206      	movs	r2, #6
 801789a:	f7e8 fcd9 	bl	8000250 <memchr>
 801789e:	2800      	cmp	r0, #0
 80178a0:	d03f      	beq.n	8017922 <_vfiprintf_r+0x20a>
 80178a2:	4b26      	ldr	r3, [pc, #152]	@ (801793c <_vfiprintf_r+0x224>)
 80178a4:	bb1b      	cbnz	r3, 80178ee <_vfiprintf_r+0x1d6>
 80178a6:	9b03      	ldr	r3, [sp, #12]
 80178a8:	3307      	adds	r3, #7
 80178aa:	f023 0307 	bic.w	r3, r3, #7
 80178ae:	3308      	adds	r3, #8
 80178b0:	9303      	str	r3, [sp, #12]
 80178b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178b4:	443b      	add	r3, r7
 80178b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80178b8:	e76a      	b.n	8017790 <_vfiprintf_r+0x78>
 80178ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80178be:	460c      	mov	r4, r1
 80178c0:	2001      	movs	r0, #1
 80178c2:	e7a8      	b.n	8017816 <_vfiprintf_r+0xfe>
 80178c4:	2300      	movs	r3, #0
 80178c6:	3401      	adds	r4, #1
 80178c8:	9305      	str	r3, [sp, #20]
 80178ca:	4619      	mov	r1, r3
 80178cc:	f04f 0c0a 	mov.w	ip, #10
 80178d0:	4620      	mov	r0, r4
 80178d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80178d6:	3a30      	subs	r2, #48	@ 0x30
 80178d8:	2a09      	cmp	r2, #9
 80178da:	d903      	bls.n	80178e4 <_vfiprintf_r+0x1cc>
 80178dc:	2b00      	cmp	r3, #0
 80178de:	d0c6      	beq.n	801786e <_vfiprintf_r+0x156>
 80178e0:	9105      	str	r1, [sp, #20]
 80178e2:	e7c4      	b.n	801786e <_vfiprintf_r+0x156>
 80178e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80178e8:	4604      	mov	r4, r0
 80178ea:	2301      	movs	r3, #1
 80178ec:	e7f0      	b.n	80178d0 <_vfiprintf_r+0x1b8>
 80178ee:	ab03      	add	r3, sp, #12
 80178f0:	9300      	str	r3, [sp, #0]
 80178f2:	462a      	mov	r2, r5
 80178f4:	4b12      	ldr	r3, [pc, #72]	@ (8017940 <_vfiprintf_r+0x228>)
 80178f6:	a904      	add	r1, sp, #16
 80178f8:	4630      	mov	r0, r6
 80178fa:	f3af 8000 	nop.w
 80178fe:	4607      	mov	r7, r0
 8017900:	1c78      	adds	r0, r7, #1
 8017902:	d1d6      	bne.n	80178b2 <_vfiprintf_r+0x19a>
 8017904:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017906:	07d9      	lsls	r1, r3, #31
 8017908:	d405      	bmi.n	8017916 <_vfiprintf_r+0x1fe>
 801790a:	89ab      	ldrh	r3, [r5, #12]
 801790c:	059a      	lsls	r2, r3, #22
 801790e:	d402      	bmi.n	8017916 <_vfiprintf_r+0x1fe>
 8017910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017912:	f7ff fc51 	bl	80171b8 <__retarget_lock_release_recursive>
 8017916:	89ab      	ldrh	r3, [r5, #12]
 8017918:	065b      	lsls	r3, r3, #25
 801791a:	f53f af1f 	bmi.w	801775c <_vfiprintf_r+0x44>
 801791e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017920:	e71e      	b.n	8017760 <_vfiprintf_r+0x48>
 8017922:	ab03      	add	r3, sp, #12
 8017924:	9300      	str	r3, [sp, #0]
 8017926:	462a      	mov	r2, r5
 8017928:	4b05      	ldr	r3, [pc, #20]	@ (8017940 <_vfiprintf_r+0x228>)
 801792a:	a904      	add	r1, sp, #16
 801792c:	4630      	mov	r0, r6
 801792e:	f000 f879 	bl	8017a24 <_printf_i>
 8017932:	e7e4      	b.n	80178fe <_vfiprintf_r+0x1e6>
 8017934:	0801b317 	.word	0x0801b317
 8017938:	0801b321 	.word	0x0801b321
 801793c:	00000000 	.word	0x00000000
 8017940:	080176f3 	.word	0x080176f3
 8017944:	0801b31d 	.word	0x0801b31d

08017948 <_printf_common>:
 8017948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801794c:	4616      	mov	r6, r2
 801794e:	4698      	mov	r8, r3
 8017950:	688a      	ldr	r2, [r1, #8]
 8017952:	690b      	ldr	r3, [r1, #16]
 8017954:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017958:	4293      	cmp	r3, r2
 801795a:	bfb8      	it	lt
 801795c:	4613      	movlt	r3, r2
 801795e:	6033      	str	r3, [r6, #0]
 8017960:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017964:	4607      	mov	r7, r0
 8017966:	460c      	mov	r4, r1
 8017968:	b10a      	cbz	r2, 801796e <_printf_common+0x26>
 801796a:	3301      	adds	r3, #1
 801796c:	6033      	str	r3, [r6, #0]
 801796e:	6823      	ldr	r3, [r4, #0]
 8017970:	0699      	lsls	r1, r3, #26
 8017972:	bf42      	ittt	mi
 8017974:	6833      	ldrmi	r3, [r6, #0]
 8017976:	3302      	addmi	r3, #2
 8017978:	6033      	strmi	r3, [r6, #0]
 801797a:	6825      	ldr	r5, [r4, #0]
 801797c:	f015 0506 	ands.w	r5, r5, #6
 8017980:	d106      	bne.n	8017990 <_printf_common+0x48>
 8017982:	f104 0a19 	add.w	sl, r4, #25
 8017986:	68e3      	ldr	r3, [r4, #12]
 8017988:	6832      	ldr	r2, [r6, #0]
 801798a:	1a9b      	subs	r3, r3, r2
 801798c:	42ab      	cmp	r3, r5
 801798e:	dc26      	bgt.n	80179de <_printf_common+0x96>
 8017990:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017994:	6822      	ldr	r2, [r4, #0]
 8017996:	3b00      	subs	r3, #0
 8017998:	bf18      	it	ne
 801799a:	2301      	movne	r3, #1
 801799c:	0692      	lsls	r2, r2, #26
 801799e:	d42b      	bmi.n	80179f8 <_printf_common+0xb0>
 80179a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80179a4:	4641      	mov	r1, r8
 80179a6:	4638      	mov	r0, r7
 80179a8:	47c8      	blx	r9
 80179aa:	3001      	adds	r0, #1
 80179ac:	d01e      	beq.n	80179ec <_printf_common+0xa4>
 80179ae:	6823      	ldr	r3, [r4, #0]
 80179b0:	6922      	ldr	r2, [r4, #16]
 80179b2:	f003 0306 	and.w	r3, r3, #6
 80179b6:	2b04      	cmp	r3, #4
 80179b8:	bf02      	ittt	eq
 80179ba:	68e5      	ldreq	r5, [r4, #12]
 80179bc:	6833      	ldreq	r3, [r6, #0]
 80179be:	1aed      	subeq	r5, r5, r3
 80179c0:	68a3      	ldr	r3, [r4, #8]
 80179c2:	bf0c      	ite	eq
 80179c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80179c8:	2500      	movne	r5, #0
 80179ca:	4293      	cmp	r3, r2
 80179cc:	bfc4      	itt	gt
 80179ce:	1a9b      	subgt	r3, r3, r2
 80179d0:	18ed      	addgt	r5, r5, r3
 80179d2:	2600      	movs	r6, #0
 80179d4:	341a      	adds	r4, #26
 80179d6:	42b5      	cmp	r5, r6
 80179d8:	d11a      	bne.n	8017a10 <_printf_common+0xc8>
 80179da:	2000      	movs	r0, #0
 80179dc:	e008      	b.n	80179f0 <_printf_common+0xa8>
 80179de:	2301      	movs	r3, #1
 80179e0:	4652      	mov	r2, sl
 80179e2:	4641      	mov	r1, r8
 80179e4:	4638      	mov	r0, r7
 80179e6:	47c8      	blx	r9
 80179e8:	3001      	adds	r0, #1
 80179ea:	d103      	bne.n	80179f4 <_printf_common+0xac>
 80179ec:	f04f 30ff 	mov.w	r0, #4294967295
 80179f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80179f4:	3501      	adds	r5, #1
 80179f6:	e7c6      	b.n	8017986 <_printf_common+0x3e>
 80179f8:	18e1      	adds	r1, r4, r3
 80179fa:	1c5a      	adds	r2, r3, #1
 80179fc:	2030      	movs	r0, #48	@ 0x30
 80179fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017a02:	4422      	add	r2, r4
 8017a04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017a08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017a0c:	3302      	adds	r3, #2
 8017a0e:	e7c7      	b.n	80179a0 <_printf_common+0x58>
 8017a10:	2301      	movs	r3, #1
 8017a12:	4622      	mov	r2, r4
 8017a14:	4641      	mov	r1, r8
 8017a16:	4638      	mov	r0, r7
 8017a18:	47c8      	blx	r9
 8017a1a:	3001      	adds	r0, #1
 8017a1c:	d0e6      	beq.n	80179ec <_printf_common+0xa4>
 8017a1e:	3601      	adds	r6, #1
 8017a20:	e7d9      	b.n	80179d6 <_printf_common+0x8e>
	...

08017a24 <_printf_i>:
 8017a24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017a28:	7e0f      	ldrb	r7, [r1, #24]
 8017a2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017a2c:	2f78      	cmp	r7, #120	@ 0x78
 8017a2e:	4691      	mov	r9, r2
 8017a30:	4680      	mov	r8, r0
 8017a32:	460c      	mov	r4, r1
 8017a34:	469a      	mov	sl, r3
 8017a36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017a3a:	d807      	bhi.n	8017a4c <_printf_i+0x28>
 8017a3c:	2f62      	cmp	r7, #98	@ 0x62
 8017a3e:	d80a      	bhi.n	8017a56 <_printf_i+0x32>
 8017a40:	2f00      	cmp	r7, #0
 8017a42:	f000 80d1 	beq.w	8017be8 <_printf_i+0x1c4>
 8017a46:	2f58      	cmp	r7, #88	@ 0x58
 8017a48:	f000 80b8 	beq.w	8017bbc <_printf_i+0x198>
 8017a4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017a50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017a54:	e03a      	b.n	8017acc <_printf_i+0xa8>
 8017a56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017a5a:	2b15      	cmp	r3, #21
 8017a5c:	d8f6      	bhi.n	8017a4c <_printf_i+0x28>
 8017a5e:	a101      	add	r1, pc, #4	@ (adr r1, 8017a64 <_printf_i+0x40>)
 8017a60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017a64:	08017abd 	.word	0x08017abd
 8017a68:	08017ad1 	.word	0x08017ad1
 8017a6c:	08017a4d 	.word	0x08017a4d
 8017a70:	08017a4d 	.word	0x08017a4d
 8017a74:	08017a4d 	.word	0x08017a4d
 8017a78:	08017a4d 	.word	0x08017a4d
 8017a7c:	08017ad1 	.word	0x08017ad1
 8017a80:	08017a4d 	.word	0x08017a4d
 8017a84:	08017a4d 	.word	0x08017a4d
 8017a88:	08017a4d 	.word	0x08017a4d
 8017a8c:	08017a4d 	.word	0x08017a4d
 8017a90:	08017bcf 	.word	0x08017bcf
 8017a94:	08017afb 	.word	0x08017afb
 8017a98:	08017b89 	.word	0x08017b89
 8017a9c:	08017a4d 	.word	0x08017a4d
 8017aa0:	08017a4d 	.word	0x08017a4d
 8017aa4:	08017bf1 	.word	0x08017bf1
 8017aa8:	08017a4d 	.word	0x08017a4d
 8017aac:	08017afb 	.word	0x08017afb
 8017ab0:	08017a4d 	.word	0x08017a4d
 8017ab4:	08017a4d 	.word	0x08017a4d
 8017ab8:	08017b91 	.word	0x08017b91
 8017abc:	6833      	ldr	r3, [r6, #0]
 8017abe:	1d1a      	adds	r2, r3, #4
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	6032      	str	r2, [r6, #0]
 8017ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017ac8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017acc:	2301      	movs	r3, #1
 8017ace:	e09c      	b.n	8017c0a <_printf_i+0x1e6>
 8017ad0:	6833      	ldr	r3, [r6, #0]
 8017ad2:	6820      	ldr	r0, [r4, #0]
 8017ad4:	1d19      	adds	r1, r3, #4
 8017ad6:	6031      	str	r1, [r6, #0]
 8017ad8:	0606      	lsls	r6, r0, #24
 8017ada:	d501      	bpl.n	8017ae0 <_printf_i+0xbc>
 8017adc:	681d      	ldr	r5, [r3, #0]
 8017ade:	e003      	b.n	8017ae8 <_printf_i+0xc4>
 8017ae0:	0645      	lsls	r5, r0, #25
 8017ae2:	d5fb      	bpl.n	8017adc <_printf_i+0xb8>
 8017ae4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017ae8:	2d00      	cmp	r5, #0
 8017aea:	da03      	bge.n	8017af4 <_printf_i+0xd0>
 8017aec:	232d      	movs	r3, #45	@ 0x2d
 8017aee:	426d      	negs	r5, r5
 8017af0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017af4:	4858      	ldr	r0, [pc, #352]	@ (8017c58 <_printf_i+0x234>)
 8017af6:	230a      	movs	r3, #10
 8017af8:	e011      	b.n	8017b1e <_printf_i+0xfa>
 8017afa:	6821      	ldr	r1, [r4, #0]
 8017afc:	6833      	ldr	r3, [r6, #0]
 8017afe:	0608      	lsls	r0, r1, #24
 8017b00:	f853 5b04 	ldr.w	r5, [r3], #4
 8017b04:	d402      	bmi.n	8017b0c <_printf_i+0xe8>
 8017b06:	0649      	lsls	r1, r1, #25
 8017b08:	bf48      	it	mi
 8017b0a:	b2ad      	uxthmi	r5, r5
 8017b0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8017b0e:	4852      	ldr	r0, [pc, #328]	@ (8017c58 <_printf_i+0x234>)
 8017b10:	6033      	str	r3, [r6, #0]
 8017b12:	bf14      	ite	ne
 8017b14:	230a      	movne	r3, #10
 8017b16:	2308      	moveq	r3, #8
 8017b18:	2100      	movs	r1, #0
 8017b1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017b1e:	6866      	ldr	r6, [r4, #4]
 8017b20:	60a6      	str	r6, [r4, #8]
 8017b22:	2e00      	cmp	r6, #0
 8017b24:	db05      	blt.n	8017b32 <_printf_i+0x10e>
 8017b26:	6821      	ldr	r1, [r4, #0]
 8017b28:	432e      	orrs	r6, r5
 8017b2a:	f021 0104 	bic.w	r1, r1, #4
 8017b2e:	6021      	str	r1, [r4, #0]
 8017b30:	d04b      	beq.n	8017bca <_printf_i+0x1a6>
 8017b32:	4616      	mov	r6, r2
 8017b34:	fbb5 f1f3 	udiv	r1, r5, r3
 8017b38:	fb03 5711 	mls	r7, r3, r1, r5
 8017b3c:	5dc7      	ldrb	r7, [r0, r7]
 8017b3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017b42:	462f      	mov	r7, r5
 8017b44:	42bb      	cmp	r3, r7
 8017b46:	460d      	mov	r5, r1
 8017b48:	d9f4      	bls.n	8017b34 <_printf_i+0x110>
 8017b4a:	2b08      	cmp	r3, #8
 8017b4c:	d10b      	bne.n	8017b66 <_printf_i+0x142>
 8017b4e:	6823      	ldr	r3, [r4, #0]
 8017b50:	07df      	lsls	r7, r3, #31
 8017b52:	d508      	bpl.n	8017b66 <_printf_i+0x142>
 8017b54:	6923      	ldr	r3, [r4, #16]
 8017b56:	6861      	ldr	r1, [r4, #4]
 8017b58:	4299      	cmp	r1, r3
 8017b5a:	bfde      	ittt	le
 8017b5c:	2330      	movle	r3, #48	@ 0x30
 8017b5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017b62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017b66:	1b92      	subs	r2, r2, r6
 8017b68:	6122      	str	r2, [r4, #16]
 8017b6a:	f8cd a000 	str.w	sl, [sp]
 8017b6e:	464b      	mov	r3, r9
 8017b70:	aa03      	add	r2, sp, #12
 8017b72:	4621      	mov	r1, r4
 8017b74:	4640      	mov	r0, r8
 8017b76:	f7ff fee7 	bl	8017948 <_printf_common>
 8017b7a:	3001      	adds	r0, #1
 8017b7c:	d14a      	bne.n	8017c14 <_printf_i+0x1f0>
 8017b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8017b82:	b004      	add	sp, #16
 8017b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b88:	6823      	ldr	r3, [r4, #0]
 8017b8a:	f043 0320 	orr.w	r3, r3, #32
 8017b8e:	6023      	str	r3, [r4, #0]
 8017b90:	4832      	ldr	r0, [pc, #200]	@ (8017c5c <_printf_i+0x238>)
 8017b92:	2778      	movs	r7, #120	@ 0x78
 8017b94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017b98:	6823      	ldr	r3, [r4, #0]
 8017b9a:	6831      	ldr	r1, [r6, #0]
 8017b9c:	061f      	lsls	r7, r3, #24
 8017b9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8017ba2:	d402      	bmi.n	8017baa <_printf_i+0x186>
 8017ba4:	065f      	lsls	r7, r3, #25
 8017ba6:	bf48      	it	mi
 8017ba8:	b2ad      	uxthmi	r5, r5
 8017baa:	6031      	str	r1, [r6, #0]
 8017bac:	07d9      	lsls	r1, r3, #31
 8017bae:	bf44      	itt	mi
 8017bb0:	f043 0320 	orrmi.w	r3, r3, #32
 8017bb4:	6023      	strmi	r3, [r4, #0]
 8017bb6:	b11d      	cbz	r5, 8017bc0 <_printf_i+0x19c>
 8017bb8:	2310      	movs	r3, #16
 8017bba:	e7ad      	b.n	8017b18 <_printf_i+0xf4>
 8017bbc:	4826      	ldr	r0, [pc, #152]	@ (8017c58 <_printf_i+0x234>)
 8017bbe:	e7e9      	b.n	8017b94 <_printf_i+0x170>
 8017bc0:	6823      	ldr	r3, [r4, #0]
 8017bc2:	f023 0320 	bic.w	r3, r3, #32
 8017bc6:	6023      	str	r3, [r4, #0]
 8017bc8:	e7f6      	b.n	8017bb8 <_printf_i+0x194>
 8017bca:	4616      	mov	r6, r2
 8017bcc:	e7bd      	b.n	8017b4a <_printf_i+0x126>
 8017bce:	6833      	ldr	r3, [r6, #0]
 8017bd0:	6825      	ldr	r5, [r4, #0]
 8017bd2:	6961      	ldr	r1, [r4, #20]
 8017bd4:	1d18      	adds	r0, r3, #4
 8017bd6:	6030      	str	r0, [r6, #0]
 8017bd8:	062e      	lsls	r6, r5, #24
 8017bda:	681b      	ldr	r3, [r3, #0]
 8017bdc:	d501      	bpl.n	8017be2 <_printf_i+0x1be>
 8017bde:	6019      	str	r1, [r3, #0]
 8017be0:	e002      	b.n	8017be8 <_printf_i+0x1c4>
 8017be2:	0668      	lsls	r0, r5, #25
 8017be4:	d5fb      	bpl.n	8017bde <_printf_i+0x1ba>
 8017be6:	8019      	strh	r1, [r3, #0]
 8017be8:	2300      	movs	r3, #0
 8017bea:	6123      	str	r3, [r4, #16]
 8017bec:	4616      	mov	r6, r2
 8017bee:	e7bc      	b.n	8017b6a <_printf_i+0x146>
 8017bf0:	6833      	ldr	r3, [r6, #0]
 8017bf2:	1d1a      	adds	r2, r3, #4
 8017bf4:	6032      	str	r2, [r6, #0]
 8017bf6:	681e      	ldr	r6, [r3, #0]
 8017bf8:	6862      	ldr	r2, [r4, #4]
 8017bfa:	2100      	movs	r1, #0
 8017bfc:	4630      	mov	r0, r6
 8017bfe:	f7e8 fb27 	bl	8000250 <memchr>
 8017c02:	b108      	cbz	r0, 8017c08 <_printf_i+0x1e4>
 8017c04:	1b80      	subs	r0, r0, r6
 8017c06:	6060      	str	r0, [r4, #4]
 8017c08:	6863      	ldr	r3, [r4, #4]
 8017c0a:	6123      	str	r3, [r4, #16]
 8017c0c:	2300      	movs	r3, #0
 8017c0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017c12:	e7aa      	b.n	8017b6a <_printf_i+0x146>
 8017c14:	6923      	ldr	r3, [r4, #16]
 8017c16:	4632      	mov	r2, r6
 8017c18:	4649      	mov	r1, r9
 8017c1a:	4640      	mov	r0, r8
 8017c1c:	47d0      	blx	sl
 8017c1e:	3001      	adds	r0, #1
 8017c20:	d0ad      	beq.n	8017b7e <_printf_i+0x15a>
 8017c22:	6823      	ldr	r3, [r4, #0]
 8017c24:	079b      	lsls	r3, r3, #30
 8017c26:	d413      	bmi.n	8017c50 <_printf_i+0x22c>
 8017c28:	68e0      	ldr	r0, [r4, #12]
 8017c2a:	9b03      	ldr	r3, [sp, #12]
 8017c2c:	4298      	cmp	r0, r3
 8017c2e:	bfb8      	it	lt
 8017c30:	4618      	movlt	r0, r3
 8017c32:	e7a6      	b.n	8017b82 <_printf_i+0x15e>
 8017c34:	2301      	movs	r3, #1
 8017c36:	4632      	mov	r2, r6
 8017c38:	4649      	mov	r1, r9
 8017c3a:	4640      	mov	r0, r8
 8017c3c:	47d0      	blx	sl
 8017c3e:	3001      	adds	r0, #1
 8017c40:	d09d      	beq.n	8017b7e <_printf_i+0x15a>
 8017c42:	3501      	adds	r5, #1
 8017c44:	68e3      	ldr	r3, [r4, #12]
 8017c46:	9903      	ldr	r1, [sp, #12]
 8017c48:	1a5b      	subs	r3, r3, r1
 8017c4a:	42ab      	cmp	r3, r5
 8017c4c:	dcf2      	bgt.n	8017c34 <_printf_i+0x210>
 8017c4e:	e7eb      	b.n	8017c28 <_printf_i+0x204>
 8017c50:	2500      	movs	r5, #0
 8017c52:	f104 0619 	add.w	r6, r4, #25
 8017c56:	e7f5      	b.n	8017c44 <_printf_i+0x220>
 8017c58:	0801b328 	.word	0x0801b328
 8017c5c:	0801b339 	.word	0x0801b339

08017c60 <__sflush_r>:
 8017c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c68:	0716      	lsls	r6, r2, #28
 8017c6a:	4605      	mov	r5, r0
 8017c6c:	460c      	mov	r4, r1
 8017c6e:	d454      	bmi.n	8017d1a <__sflush_r+0xba>
 8017c70:	684b      	ldr	r3, [r1, #4]
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	dc02      	bgt.n	8017c7c <__sflush_r+0x1c>
 8017c76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	dd48      	ble.n	8017d0e <__sflush_r+0xae>
 8017c7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017c7e:	2e00      	cmp	r6, #0
 8017c80:	d045      	beq.n	8017d0e <__sflush_r+0xae>
 8017c82:	2300      	movs	r3, #0
 8017c84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017c88:	682f      	ldr	r7, [r5, #0]
 8017c8a:	6a21      	ldr	r1, [r4, #32]
 8017c8c:	602b      	str	r3, [r5, #0]
 8017c8e:	d030      	beq.n	8017cf2 <__sflush_r+0x92>
 8017c90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017c92:	89a3      	ldrh	r3, [r4, #12]
 8017c94:	0759      	lsls	r1, r3, #29
 8017c96:	d505      	bpl.n	8017ca4 <__sflush_r+0x44>
 8017c98:	6863      	ldr	r3, [r4, #4]
 8017c9a:	1ad2      	subs	r2, r2, r3
 8017c9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017c9e:	b10b      	cbz	r3, 8017ca4 <__sflush_r+0x44>
 8017ca0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017ca2:	1ad2      	subs	r2, r2, r3
 8017ca4:	2300      	movs	r3, #0
 8017ca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017ca8:	6a21      	ldr	r1, [r4, #32]
 8017caa:	4628      	mov	r0, r5
 8017cac:	47b0      	blx	r6
 8017cae:	1c43      	adds	r3, r0, #1
 8017cb0:	89a3      	ldrh	r3, [r4, #12]
 8017cb2:	d106      	bne.n	8017cc2 <__sflush_r+0x62>
 8017cb4:	6829      	ldr	r1, [r5, #0]
 8017cb6:	291d      	cmp	r1, #29
 8017cb8:	d82b      	bhi.n	8017d12 <__sflush_r+0xb2>
 8017cba:	4a2a      	ldr	r2, [pc, #168]	@ (8017d64 <__sflush_r+0x104>)
 8017cbc:	40ca      	lsrs	r2, r1
 8017cbe:	07d6      	lsls	r6, r2, #31
 8017cc0:	d527      	bpl.n	8017d12 <__sflush_r+0xb2>
 8017cc2:	2200      	movs	r2, #0
 8017cc4:	6062      	str	r2, [r4, #4]
 8017cc6:	04d9      	lsls	r1, r3, #19
 8017cc8:	6922      	ldr	r2, [r4, #16]
 8017cca:	6022      	str	r2, [r4, #0]
 8017ccc:	d504      	bpl.n	8017cd8 <__sflush_r+0x78>
 8017cce:	1c42      	adds	r2, r0, #1
 8017cd0:	d101      	bne.n	8017cd6 <__sflush_r+0x76>
 8017cd2:	682b      	ldr	r3, [r5, #0]
 8017cd4:	b903      	cbnz	r3, 8017cd8 <__sflush_r+0x78>
 8017cd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8017cd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017cda:	602f      	str	r7, [r5, #0]
 8017cdc:	b1b9      	cbz	r1, 8017d0e <__sflush_r+0xae>
 8017cde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017ce2:	4299      	cmp	r1, r3
 8017ce4:	d002      	beq.n	8017cec <__sflush_r+0x8c>
 8017ce6:	4628      	mov	r0, r5
 8017ce8:	f7ff fa94 	bl	8017214 <_free_r>
 8017cec:	2300      	movs	r3, #0
 8017cee:	6363      	str	r3, [r4, #52]	@ 0x34
 8017cf0:	e00d      	b.n	8017d0e <__sflush_r+0xae>
 8017cf2:	2301      	movs	r3, #1
 8017cf4:	4628      	mov	r0, r5
 8017cf6:	47b0      	blx	r6
 8017cf8:	4602      	mov	r2, r0
 8017cfa:	1c50      	adds	r0, r2, #1
 8017cfc:	d1c9      	bne.n	8017c92 <__sflush_r+0x32>
 8017cfe:	682b      	ldr	r3, [r5, #0]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d0c6      	beq.n	8017c92 <__sflush_r+0x32>
 8017d04:	2b1d      	cmp	r3, #29
 8017d06:	d001      	beq.n	8017d0c <__sflush_r+0xac>
 8017d08:	2b16      	cmp	r3, #22
 8017d0a:	d11e      	bne.n	8017d4a <__sflush_r+0xea>
 8017d0c:	602f      	str	r7, [r5, #0]
 8017d0e:	2000      	movs	r0, #0
 8017d10:	e022      	b.n	8017d58 <__sflush_r+0xf8>
 8017d12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017d16:	b21b      	sxth	r3, r3
 8017d18:	e01b      	b.n	8017d52 <__sflush_r+0xf2>
 8017d1a:	690f      	ldr	r7, [r1, #16]
 8017d1c:	2f00      	cmp	r7, #0
 8017d1e:	d0f6      	beq.n	8017d0e <__sflush_r+0xae>
 8017d20:	0793      	lsls	r3, r2, #30
 8017d22:	680e      	ldr	r6, [r1, #0]
 8017d24:	bf08      	it	eq
 8017d26:	694b      	ldreq	r3, [r1, #20]
 8017d28:	600f      	str	r7, [r1, #0]
 8017d2a:	bf18      	it	ne
 8017d2c:	2300      	movne	r3, #0
 8017d2e:	eba6 0807 	sub.w	r8, r6, r7
 8017d32:	608b      	str	r3, [r1, #8]
 8017d34:	f1b8 0f00 	cmp.w	r8, #0
 8017d38:	dde9      	ble.n	8017d0e <__sflush_r+0xae>
 8017d3a:	6a21      	ldr	r1, [r4, #32]
 8017d3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017d3e:	4643      	mov	r3, r8
 8017d40:	463a      	mov	r2, r7
 8017d42:	4628      	mov	r0, r5
 8017d44:	47b0      	blx	r6
 8017d46:	2800      	cmp	r0, #0
 8017d48:	dc08      	bgt.n	8017d5c <__sflush_r+0xfc>
 8017d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017d52:	81a3      	strh	r3, [r4, #12]
 8017d54:	f04f 30ff 	mov.w	r0, #4294967295
 8017d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017d5c:	4407      	add	r7, r0
 8017d5e:	eba8 0800 	sub.w	r8, r8, r0
 8017d62:	e7e7      	b.n	8017d34 <__sflush_r+0xd4>
 8017d64:	20400001 	.word	0x20400001

08017d68 <_fflush_r>:
 8017d68:	b538      	push	{r3, r4, r5, lr}
 8017d6a:	690b      	ldr	r3, [r1, #16]
 8017d6c:	4605      	mov	r5, r0
 8017d6e:	460c      	mov	r4, r1
 8017d70:	b913      	cbnz	r3, 8017d78 <_fflush_r+0x10>
 8017d72:	2500      	movs	r5, #0
 8017d74:	4628      	mov	r0, r5
 8017d76:	bd38      	pop	{r3, r4, r5, pc}
 8017d78:	b118      	cbz	r0, 8017d82 <_fflush_r+0x1a>
 8017d7a:	6a03      	ldr	r3, [r0, #32]
 8017d7c:	b90b      	cbnz	r3, 8017d82 <_fflush_r+0x1a>
 8017d7e:	f7fe ff5d 	bl	8016c3c <__sinit>
 8017d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d0f3      	beq.n	8017d72 <_fflush_r+0xa>
 8017d8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017d8c:	07d0      	lsls	r0, r2, #31
 8017d8e:	d404      	bmi.n	8017d9a <_fflush_r+0x32>
 8017d90:	0599      	lsls	r1, r3, #22
 8017d92:	d402      	bmi.n	8017d9a <_fflush_r+0x32>
 8017d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017d96:	f7ff fa0e 	bl	80171b6 <__retarget_lock_acquire_recursive>
 8017d9a:	4628      	mov	r0, r5
 8017d9c:	4621      	mov	r1, r4
 8017d9e:	f7ff ff5f 	bl	8017c60 <__sflush_r>
 8017da2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017da4:	07da      	lsls	r2, r3, #31
 8017da6:	4605      	mov	r5, r0
 8017da8:	d4e4      	bmi.n	8017d74 <_fflush_r+0xc>
 8017daa:	89a3      	ldrh	r3, [r4, #12]
 8017dac:	059b      	lsls	r3, r3, #22
 8017dae:	d4e1      	bmi.n	8017d74 <_fflush_r+0xc>
 8017db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017db2:	f7ff fa01 	bl	80171b8 <__retarget_lock_release_recursive>
 8017db6:	e7dd      	b.n	8017d74 <_fflush_r+0xc>

08017db8 <fiprintf>:
 8017db8:	b40e      	push	{r1, r2, r3}
 8017dba:	b503      	push	{r0, r1, lr}
 8017dbc:	4601      	mov	r1, r0
 8017dbe:	ab03      	add	r3, sp, #12
 8017dc0:	4805      	ldr	r0, [pc, #20]	@ (8017dd8 <fiprintf+0x20>)
 8017dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8017dc6:	6800      	ldr	r0, [r0, #0]
 8017dc8:	9301      	str	r3, [sp, #4]
 8017dca:	f7ff fca5 	bl	8017718 <_vfiprintf_r>
 8017dce:	b002      	add	sp, #8
 8017dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8017dd4:	b003      	add	sp, #12
 8017dd6:	4770      	bx	lr
 8017dd8:	2000003c 	.word	0x2000003c

08017ddc <__swbuf_r>:
 8017ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017dde:	460e      	mov	r6, r1
 8017de0:	4614      	mov	r4, r2
 8017de2:	4605      	mov	r5, r0
 8017de4:	b118      	cbz	r0, 8017dee <__swbuf_r+0x12>
 8017de6:	6a03      	ldr	r3, [r0, #32]
 8017de8:	b90b      	cbnz	r3, 8017dee <__swbuf_r+0x12>
 8017dea:	f7fe ff27 	bl	8016c3c <__sinit>
 8017dee:	69a3      	ldr	r3, [r4, #24]
 8017df0:	60a3      	str	r3, [r4, #8]
 8017df2:	89a3      	ldrh	r3, [r4, #12]
 8017df4:	071a      	lsls	r2, r3, #28
 8017df6:	d501      	bpl.n	8017dfc <__swbuf_r+0x20>
 8017df8:	6923      	ldr	r3, [r4, #16]
 8017dfa:	b943      	cbnz	r3, 8017e0e <__swbuf_r+0x32>
 8017dfc:	4621      	mov	r1, r4
 8017dfe:	4628      	mov	r0, r5
 8017e00:	f000 f82a 	bl	8017e58 <__swsetup_r>
 8017e04:	b118      	cbz	r0, 8017e0e <__swbuf_r+0x32>
 8017e06:	f04f 37ff 	mov.w	r7, #4294967295
 8017e0a:	4638      	mov	r0, r7
 8017e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017e0e:	6823      	ldr	r3, [r4, #0]
 8017e10:	6922      	ldr	r2, [r4, #16]
 8017e12:	1a98      	subs	r0, r3, r2
 8017e14:	6963      	ldr	r3, [r4, #20]
 8017e16:	b2f6      	uxtb	r6, r6
 8017e18:	4283      	cmp	r3, r0
 8017e1a:	4637      	mov	r7, r6
 8017e1c:	dc05      	bgt.n	8017e2a <__swbuf_r+0x4e>
 8017e1e:	4621      	mov	r1, r4
 8017e20:	4628      	mov	r0, r5
 8017e22:	f7ff ffa1 	bl	8017d68 <_fflush_r>
 8017e26:	2800      	cmp	r0, #0
 8017e28:	d1ed      	bne.n	8017e06 <__swbuf_r+0x2a>
 8017e2a:	68a3      	ldr	r3, [r4, #8]
 8017e2c:	3b01      	subs	r3, #1
 8017e2e:	60a3      	str	r3, [r4, #8]
 8017e30:	6823      	ldr	r3, [r4, #0]
 8017e32:	1c5a      	adds	r2, r3, #1
 8017e34:	6022      	str	r2, [r4, #0]
 8017e36:	701e      	strb	r6, [r3, #0]
 8017e38:	6962      	ldr	r2, [r4, #20]
 8017e3a:	1c43      	adds	r3, r0, #1
 8017e3c:	429a      	cmp	r2, r3
 8017e3e:	d004      	beq.n	8017e4a <__swbuf_r+0x6e>
 8017e40:	89a3      	ldrh	r3, [r4, #12]
 8017e42:	07db      	lsls	r3, r3, #31
 8017e44:	d5e1      	bpl.n	8017e0a <__swbuf_r+0x2e>
 8017e46:	2e0a      	cmp	r6, #10
 8017e48:	d1df      	bne.n	8017e0a <__swbuf_r+0x2e>
 8017e4a:	4621      	mov	r1, r4
 8017e4c:	4628      	mov	r0, r5
 8017e4e:	f7ff ff8b 	bl	8017d68 <_fflush_r>
 8017e52:	2800      	cmp	r0, #0
 8017e54:	d0d9      	beq.n	8017e0a <__swbuf_r+0x2e>
 8017e56:	e7d6      	b.n	8017e06 <__swbuf_r+0x2a>

08017e58 <__swsetup_r>:
 8017e58:	b538      	push	{r3, r4, r5, lr}
 8017e5a:	4b29      	ldr	r3, [pc, #164]	@ (8017f00 <__swsetup_r+0xa8>)
 8017e5c:	4605      	mov	r5, r0
 8017e5e:	6818      	ldr	r0, [r3, #0]
 8017e60:	460c      	mov	r4, r1
 8017e62:	b118      	cbz	r0, 8017e6c <__swsetup_r+0x14>
 8017e64:	6a03      	ldr	r3, [r0, #32]
 8017e66:	b90b      	cbnz	r3, 8017e6c <__swsetup_r+0x14>
 8017e68:	f7fe fee8 	bl	8016c3c <__sinit>
 8017e6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e70:	0719      	lsls	r1, r3, #28
 8017e72:	d422      	bmi.n	8017eba <__swsetup_r+0x62>
 8017e74:	06da      	lsls	r2, r3, #27
 8017e76:	d407      	bmi.n	8017e88 <__swsetup_r+0x30>
 8017e78:	2209      	movs	r2, #9
 8017e7a:	602a      	str	r2, [r5, #0]
 8017e7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017e80:	81a3      	strh	r3, [r4, #12]
 8017e82:	f04f 30ff 	mov.w	r0, #4294967295
 8017e86:	e033      	b.n	8017ef0 <__swsetup_r+0x98>
 8017e88:	0758      	lsls	r0, r3, #29
 8017e8a:	d512      	bpl.n	8017eb2 <__swsetup_r+0x5a>
 8017e8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017e8e:	b141      	cbz	r1, 8017ea2 <__swsetup_r+0x4a>
 8017e90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017e94:	4299      	cmp	r1, r3
 8017e96:	d002      	beq.n	8017e9e <__swsetup_r+0x46>
 8017e98:	4628      	mov	r0, r5
 8017e9a:	f7ff f9bb 	bl	8017214 <_free_r>
 8017e9e:	2300      	movs	r3, #0
 8017ea0:	6363      	str	r3, [r4, #52]	@ 0x34
 8017ea2:	89a3      	ldrh	r3, [r4, #12]
 8017ea4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017ea8:	81a3      	strh	r3, [r4, #12]
 8017eaa:	2300      	movs	r3, #0
 8017eac:	6063      	str	r3, [r4, #4]
 8017eae:	6923      	ldr	r3, [r4, #16]
 8017eb0:	6023      	str	r3, [r4, #0]
 8017eb2:	89a3      	ldrh	r3, [r4, #12]
 8017eb4:	f043 0308 	orr.w	r3, r3, #8
 8017eb8:	81a3      	strh	r3, [r4, #12]
 8017eba:	6923      	ldr	r3, [r4, #16]
 8017ebc:	b94b      	cbnz	r3, 8017ed2 <__swsetup_r+0x7a>
 8017ebe:	89a3      	ldrh	r3, [r4, #12]
 8017ec0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017ec8:	d003      	beq.n	8017ed2 <__swsetup_r+0x7a>
 8017eca:	4621      	mov	r1, r4
 8017ecc:	4628      	mov	r0, r5
 8017ece:	f000 f884 	bl	8017fda <__smakebuf_r>
 8017ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017ed6:	f013 0201 	ands.w	r2, r3, #1
 8017eda:	d00a      	beq.n	8017ef2 <__swsetup_r+0x9a>
 8017edc:	2200      	movs	r2, #0
 8017ede:	60a2      	str	r2, [r4, #8]
 8017ee0:	6962      	ldr	r2, [r4, #20]
 8017ee2:	4252      	negs	r2, r2
 8017ee4:	61a2      	str	r2, [r4, #24]
 8017ee6:	6922      	ldr	r2, [r4, #16]
 8017ee8:	b942      	cbnz	r2, 8017efc <__swsetup_r+0xa4>
 8017eea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017eee:	d1c5      	bne.n	8017e7c <__swsetup_r+0x24>
 8017ef0:	bd38      	pop	{r3, r4, r5, pc}
 8017ef2:	0799      	lsls	r1, r3, #30
 8017ef4:	bf58      	it	pl
 8017ef6:	6962      	ldrpl	r2, [r4, #20]
 8017ef8:	60a2      	str	r2, [r4, #8]
 8017efa:	e7f4      	b.n	8017ee6 <__swsetup_r+0x8e>
 8017efc:	2000      	movs	r0, #0
 8017efe:	e7f7      	b.n	8017ef0 <__swsetup_r+0x98>
 8017f00:	2000003c 	.word	0x2000003c

08017f04 <_sbrk_r>:
 8017f04:	b538      	push	{r3, r4, r5, lr}
 8017f06:	4d06      	ldr	r5, [pc, #24]	@ (8017f20 <_sbrk_r+0x1c>)
 8017f08:	2300      	movs	r3, #0
 8017f0a:	4604      	mov	r4, r0
 8017f0c:	4608      	mov	r0, r1
 8017f0e:	602b      	str	r3, [r5, #0]
 8017f10:	f7e9 fc98 	bl	8001844 <_sbrk>
 8017f14:	1c43      	adds	r3, r0, #1
 8017f16:	d102      	bne.n	8017f1e <_sbrk_r+0x1a>
 8017f18:	682b      	ldr	r3, [r5, #0]
 8017f1a:	b103      	cbz	r3, 8017f1e <_sbrk_r+0x1a>
 8017f1c:	6023      	str	r3, [r4, #0]
 8017f1e:	bd38      	pop	{r3, r4, r5, pc}
 8017f20:	2000ca84 	.word	0x2000ca84

08017f24 <abort>:
 8017f24:	b508      	push	{r3, lr}
 8017f26:	2006      	movs	r0, #6
 8017f28:	f000 f8bc 	bl	80180a4 <raise>
 8017f2c:	2001      	movs	r0, #1
 8017f2e:	f7e9 fc11 	bl	8001754 <_exit>

08017f32 <_realloc_r>:
 8017f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f36:	4607      	mov	r7, r0
 8017f38:	4614      	mov	r4, r2
 8017f3a:	460d      	mov	r5, r1
 8017f3c:	b921      	cbnz	r1, 8017f48 <_realloc_r+0x16>
 8017f3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017f42:	4611      	mov	r1, r2
 8017f44:	f7ff b9da 	b.w	80172fc <_malloc_r>
 8017f48:	b92a      	cbnz	r2, 8017f56 <_realloc_r+0x24>
 8017f4a:	f7ff f963 	bl	8017214 <_free_r>
 8017f4e:	4625      	mov	r5, r4
 8017f50:	4628      	mov	r0, r5
 8017f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f56:	f000 f8e3 	bl	8018120 <_malloc_usable_size_r>
 8017f5a:	4284      	cmp	r4, r0
 8017f5c:	4606      	mov	r6, r0
 8017f5e:	d802      	bhi.n	8017f66 <_realloc_r+0x34>
 8017f60:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017f64:	d8f4      	bhi.n	8017f50 <_realloc_r+0x1e>
 8017f66:	4621      	mov	r1, r4
 8017f68:	4638      	mov	r0, r7
 8017f6a:	f7ff f9c7 	bl	80172fc <_malloc_r>
 8017f6e:	4680      	mov	r8, r0
 8017f70:	b908      	cbnz	r0, 8017f76 <_realloc_r+0x44>
 8017f72:	4645      	mov	r5, r8
 8017f74:	e7ec      	b.n	8017f50 <_realloc_r+0x1e>
 8017f76:	42b4      	cmp	r4, r6
 8017f78:	4622      	mov	r2, r4
 8017f7a:	4629      	mov	r1, r5
 8017f7c:	bf28      	it	cs
 8017f7e:	4632      	movcs	r2, r6
 8017f80:	f7ff f91b 	bl	80171ba <memcpy>
 8017f84:	4629      	mov	r1, r5
 8017f86:	4638      	mov	r0, r7
 8017f88:	f7ff f944 	bl	8017214 <_free_r>
 8017f8c:	e7f1      	b.n	8017f72 <_realloc_r+0x40>

08017f8e <__swhatbuf_r>:
 8017f8e:	b570      	push	{r4, r5, r6, lr}
 8017f90:	460c      	mov	r4, r1
 8017f92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017f96:	2900      	cmp	r1, #0
 8017f98:	b096      	sub	sp, #88	@ 0x58
 8017f9a:	4615      	mov	r5, r2
 8017f9c:	461e      	mov	r6, r3
 8017f9e:	da0d      	bge.n	8017fbc <__swhatbuf_r+0x2e>
 8017fa0:	89a3      	ldrh	r3, [r4, #12]
 8017fa2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017fa6:	f04f 0100 	mov.w	r1, #0
 8017faa:	bf14      	ite	ne
 8017fac:	2340      	movne	r3, #64	@ 0x40
 8017fae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017fb2:	2000      	movs	r0, #0
 8017fb4:	6031      	str	r1, [r6, #0]
 8017fb6:	602b      	str	r3, [r5, #0]
 8017fb8:	b016      	add	sp, #88	@ 0x58
 8017fba:	bd70      	pop	{r4, r5, r6, pc}
 8017fbc:	466a      	mov	r2, sp
 8017fbe:	f000 f879 	bl	80180b4 <_fstat_r>
 8017fc2:	2800      	cmp	r0, #0
 8017fc4:	dbec      	blt.n	8017fa0 <__swhatbuf_r+0x12>
 8017fc6:	9901      	ldr	r1, [sp, #4]
 8017fc8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017fcc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017fd0:	4259      	negs	r1, r3
 8017fd2:	4159      	adcs	r1, r3
 8017fd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017fd8:	e7eb      	b.n	8017fb2 <__swhatbuf_r+0x24>

08017fda <__smakebuf_r>:
 8017fda:	898b      	ldrh	r3, [r1, #12]
 8017fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017fde:	079d      	lsls	r5, r3, #30
 8017fe0:	4606      	mov	r6, r0
 8017fe2:	460c      	mov	r4, r1
 8017fe4:	d507      	bpl.n	8017ff6 <__smakebuf_r+0x1c>
 8017fe6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017fea:	6023      	str	r3, [r4, #0]
 8017fec:	6123      	str	r3, [r4, #16]
 8017fee:	2301      	movs	r3, #1
 8017ff0:	6163      	str	r3, [r4, #20]
 8017ff2:	b003      	add	sp, #12
 8017ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017ff6:	ab01      	add	r3, sp, #4
 8017ff8:	466a      	mov	r2, sp
 8017ffa:	f7ff ffc8 	bl	8017f8e <__swhatbuf_r>
 8017ffe:	9f00      	ldr	r7, [sp, #0]
 8018000:	4605      	mov	r5, r0
 8018002:	4639      	mov	r1, r7
 8018004:	4630      	mov	r0, r6
 8018006:	f7ff f979 	bl	80172fc <_malloc_r>
 801800a:	b948      	cbnz	r0, 8018020 <__smakebuf_r+0x46>
 801800c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018010:	059a      	lsls	r2, r3, #22
 8018012:	d4ee      	bmi.n	8017ff2 <__smakebuf_r+0x18>
 8018014:	f023 0303 	bic.w	r3, r3, #3
 8018018:	f043 0302 	orr.w	r3, r3, #2
 801801c:	81a3      	strh	r3, [r4, #12]
 801801e:	e7e2      	b.n	8017fe6 <__smakebuf_r+0xc>
 8018020:	89a3      	ldrh	r3, [r4, #12]
 8018022:	6020      	str	r0, [r4, #0]
 8018024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018028:	81a3      	strh	r3, [r4, #12]
 801802a:	9b01      	ldr	r3, [sp, #4]
 801802c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018030:	b15b      	cbz	r3, 801804a <__smakebuf_r+0x70>
 8018032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018036:	4630      	mov	r0, r6
 8018038:	f000 f84e 	bl	80180d8 <_isatty_r>
 801803c:	b128      	cbz	r0, 801804a <__smakebuf_r+0x70>
 801803e:	89a3      	ldrh	r3, [r4, #12]
 8018040:	f023 0303 	bic.w	r3, r3, #3
 8018044:	f043 0301 	orr.w	r3, r3, #1
 8018048:	81a3      	strh	r3, [r4, #12]
 801804a:	89a3      	ldrh	r3, [r4, #12]
 801804c:	431d      	orrs	r5, r3
 801804e:	81a5      	strh	r5, [r4, #12]
 8018050:	e7cf      	b.n	8017ff2 <__smakebuf_r+0x18>

08018052 <_raise_r>:
 8018052:	291f      	cmp	r1, #31
 8018054:	b538      	push	{r3, r4, r5, lr}
 8018056:	4605      	mov	r5, r0
 8018058:	460c      	mov	r4, r1
 801805a:	d904      	bls.n	8018066 <_raise_r+0x14>
 801805c:	2316      	movs	r3, #22
 801805e:	6003      	str	r3, [r0, #0]
 8018060:	f04f 30ff 	mov.w	r0, #4294967295
 8018064:	bd38      	pop	{r3, r4, r5, pc}
 8018066:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018068:	b112      	cbz	r2, 8018070 <_raise_r+0x1e>
 801806a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801806e:	b94b      	cbnz	r3, 8018084 <_raise_r+0x32>
 8018070:	4628      	mov	r0, r5
 8018072:	f000 f853 	bl	801811c <_getpid_r>
 8018076:	4622      	mov	r2, r4
 8018078:	4601      	mov	r1, r0
 801807a:	4628      	mov	r0, r5
 801807c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018080:	f000 b83a 	b.w	80180f8 <_kill_r>
 8018084:	2b01      	cmp	r3, #1
 8018086:	d00a      	beq.n	801809e <_raise_r+0x4c>
 8018088:	1c59      	adds	r1, r3, #1
 801808a:	d103      	bne.n	8018094 <_raise_r+0x42>
 801808c:	2316      	movs	r3, #22
 801808e:	6003      	str	r3, [r0, #0]
 8018090:	2001      	movs	r0, #1
 8018092:	e7e7      	b.n	8018064 <_raise_r+0x12>
 8018094:	2100      	movs	r1, #0
 8018096:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801809a:	4620      	mov	r0, r4
 801809c:	4798      	blx	r3
 801809e:	2000      	movs	r0, #0
 80180a0:	e7e0      	b.n	8018064 <_raise_r+0x12>
	...

080180a4 <raise>:
 80180a4:	4b02      	ldr	r3, [pc, #8]	@ (80180b0 <raise+0xc>)
 80180a6:	4601      	mov	r1, r0
 80180a8:	6818      	ldr	r0, [r3, #0]
 80180aa:	f7ff bfd2 	b.w	8018052 <_raise_r>
 80180ae:	bf00      	nop
 80180b0:	2000003c 	.word	0x2000003c

080180b4 <_fstat_r>:
 80180b4:	b538      	push	{r3, r4, r5, lr}
 80180b6:	4d07      	ldr	r5, [pc, #28]	@ (80180d4 <_fstat_r+0x20>)
 80180b8:	2300      	movs	r3, #0
 80180ba:	4604      	mov	r4, r0
 80180bc:	4608      	mov	r0, r1
 80180be:	4611      	mov	r1, r2
 80180c0:	602b      	str	r3, [r5, #0]
 80180c2:	f7e9 fb97 	bl	80017f4 <_fstat>
 80180c6:	1c43      	adds	r3, r0, #1
 80180c8:	d102      	bne.n	80180d0 <_fstat_r+0x1c>
 80180ca:	682b      	ldr	r3, [r5, #0]
 80180cc:	b103      	cbz	r3, 80180d0 <_fstat_r+0x1c>
 80180ce:	6023      	str	r3, [r4, #0]
 80180d0:	bd38      	pop	{r3, r4, r5, pc}
 80180d2:	bf00      	nop
 80180d4:	2000ca84 	.word	0x2000ca84

080180d8 <_isatty_r>:
 80180d8:	b538      	push	{r3, r4, r5, lr}
 80180da:	4d06      	ldr	r5, [pc, #24]	@ (80180f4 <_isatty_r+0x1c>)
 80180dc:	2300      	movs	r3, #0
 80180de:	4604      	mov	r4, r0
 80180e0:	4608      	mov	r0, r1
 80180e2:	602b      	str	r3, [r5, #0]
 80180e4:	f7e9 fb96 	bl	8001814 <_isatty>
 80180e8:	1c43      	adds	r3, r0, #1
 80180ea:	d102      	bne.n	80180f2 <_isatty_r+0x1a>
 80180ec:	682b      	ldr	r3, [r5, #0]
 80180ee:	b103      	cbz	r3, 80180f2 <_isatty_r+0x1a>
 80180f0:	6023      	str	r3, [r4, #0]
 80180f2:	bd38      	pop	{r3, r4, r5, pc}
 80180f4:	2000ca84 	.word	0x2000ca84

080180f8 <_kill_r>:
 80180f8:	b538      	push	{r3, r4, r5, lr}
 80180fa:	4d07      	ldr	r5, [pc, #28]	@ (8018118 <_kill_r+0x20>)
 80180fc:	2300      	movs	r3, #0
 80180fe:	4604      	mov	r4, r0
 8018100:	4608      	mov	r0, r1
 8018102:	4611      	mov	r1, r2
 8018104:	602b      	str	r3, [r5, #0]
 8018106:	f7e9 fb13 	bl	8001730 <_kill>
 801810a:	1c43      	adds	r3, r0, #1
 801810c:	d102      	bne.n	8018114 <_kill_r+0x1c>
 801810e:	682b      	ldr	r3, [r5, #0]
 8018110:	b103      	cbz	r3, 8018114 <_kill_r+0x1c>
 8018112:	6023      	str	r3, [r4, #0]
 8018114:	bd38      	pop	{r3, r4, r5, pc}
 8018116:	bf00      	nop
 8018118:	2000ca84 	.word	0x2000ca84

0801811c <_getpid_r>:
 801811c:	f7e9 bb00 	b.w	8001720 <_getpid>

08018120 <_malloc_usable_size_r>:
 8018120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018124:	1f18      	subs	r0, r3, #4
 8018126:	2b00      	cmp	r3, #0
 8018128:	bfbc      	itt	lt
 801812a:	580b      	ldrlt	r3, [r1, r0]
 801812c:	18c0      	addlt	r0, r0, r3
 801812e:	4770      	bx	lr

08018130 <_init>:
 8018130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018132:	bf00      	nop
 8018134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018136:	bc08      	pop	{r3}
 8018138:	469e      	mov	lr, r3
 801813a:	4770      	bx	lr

0801813c <_fini>:
 801813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801813e:	bf00      	nop
 8018140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018142:	bc08      	pop	{r3}
 8018144:	469e      	mov	lr, r3
 8018146:	4770      	bx	lr
