#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' 'chip.sv' 'input_16.sv' 'output_16.sv' 'fpu_16bit.sv' 2>&1
