--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 67 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6902881 paths analyzed, 3511 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.865ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8 (SLICE_X32Y4.A3), 26529 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.824ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X32Y4.A3       net (fanout=21)       1.003   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X32Y4.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<8>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE311
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    -------------------------------------------------  ---------------------------
    Total                                     13.824ns (3.570ns logic, 10.254ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.775ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X30Y9.B6       net (fanout=32)       1.368   XLXI_65/S1SEL<0>
    SLICE_X30Y9.B        Tilo                  0.254   XLXI_65/XLXI_3/XLXI_22/REG<29>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O181
    SLICE_X27Y4.C4       net (fanout=9)        1.278   XLXI_65/XLXI_3/S1_O<25>
    SLICE_X27Y4.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<23>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR161
    SLICE_X25Y3.C3       net (fanout=7)        0.849   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<9>
    SLICE_X25Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_reg_out104
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[7]_Din[11]_XOR_206_o_xo<0>1
    SLICE_X27Y3.C1       net (fanout=10)       0.765   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[7]_Din[11]_XOR_206_o
    SLICE_X27Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<24>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_xor<3>11
    SLICE_X24Y3.BX       net (fanout=1)        0.472   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_sub_6_OUT<3>
    SLICE_X24Y3.BMUX     Tbxb                  0.161   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X32Y4.A3       net (fanout=21)       1.003   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X32Y4.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<8>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE311
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    -------------------------------------------------  ---------------------------
    Total                                     13.775ns (3.288ns logic, 10.487ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.739ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X24Y2.CX       net (fanout=10)       0.723   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X24Y2.CMUX     Tcxc                  0.192   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_16_OUT31
    SLICE_X24Y2.A2       net (fanout=1)        0.725   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[11]_Din[11]_mux_16_OUT<2>
    SLICE_X24Y2.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>31
    SLICE_X29Y2.D3       net (fanout=5)        0.679   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>3
    SLICE_X29Y2.DMUX     Tilo                  0.337   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11_SW1
    SLICE_X29Y2.B3       net (fanout=1)        0.552   N210
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X32Y4.A3       net (fanout=21)       1.003   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X32Y4.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<8>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE311
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_8
    -------------------------------------------------  ---------------------------
    Total                                     13.739ns (3.816ns logic, 9.923ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21 (SLICE_X22Y2.C3), 26529 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.774ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X22Y2.C3       net (fanout=21)       0.963   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X22Y2.CLK      Tas                   0.339   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<22>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE141
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    -------------------------------------------------  ---------------------------
    Total                                     13.774ns (3.560ns logic, 10.214ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.725ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X30Y9.B6       net (fanout=32)       1.368   XLXI_65/S1SEL<0>
    SLICE_X30Y9.B        Tilo                  0.254   XLXI_65/XLXI_3/XLXI_22/REG<29>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O181
    SLICE_X27Y4.C4       net (fanout=9)        1.278   XLXI_65/XLXI_3/S1_O<25>
    SLICE_X27Y4.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<23>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR161
    SLICE_X25Y3.C3       net (fanout=7)        0.849   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<9>
    SLICE_X25Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_reg_out104
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[7]_Din[11]_XOR_206_o_xo<0>1
    SLICE_X27Y3.C1       net (fanout=10)       0.765   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[7]_Din[11]_XOR_206_o
    SLICE_X27Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<24>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_xor<3>11
    SLICE_X24Y3.BX       net (fanout=1)        0.472   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_sub_6_OUT<3>
    SLICE_X24Y3.BMUX     Tbxb                  0.161   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X22Y2.C3       net (fanout=21)       0.963   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X22Y2.CLK      Tas                   0.339   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<22>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE141
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    -------------------------------------------------  ---------------------------
    Total                                     13.725ns (3.278ns logic, 10.447ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.689ns (Levels of Logic = 12)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X24Y2.CX       net (fanout=10)       0.723   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X24Y2.CMUX     Tcxc                  0.192   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_16_OUT31
    SLICE_X24Y2.A2       net (fanout=1)        0.725   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[11]_Din[11]_mux_16_OUT<2>
    SLICE_X24Y2.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>31
    SLICE_X29Y2.D3       net (fanout=5)        0.679   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>3
    SLICE_X29Y2.DMUX     Tilo                  0.337   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11_SW1
    SLICE_X29Y2.B3       net (fanout=1)        0.552   N210
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X22Y2.C3       net (fanout=21)       0.963   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X22Y2.CLK      Tas                   0.339   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<22>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE141
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_21
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (3.806ns logic, 9.883ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6 (SLICE_X23Y2.C4), 26529 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.750ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X23Y2.C4       net (fanout=21)       0.905   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X23Y2.CLK      Tas                   0.373   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE29
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    -------------------------------------------------  ---------------------------
    Total                                     13.750ns (3.594ns logic, 10.156ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.701ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X30Y9.B6       net (fanout=32)       1.368   XLXI_65/S1SEL<0>
    SLICE_X30Y9.B        Tilo                  0.254   XLXI_65/XLXI_3/XLXI_22/REG<29>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O181
    SLICE_X27Y4.C4       net (fanout=9)        1.278   XLXI_65/XLXI_3/S1_O<25>
    SLICE_X27Y4.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<23>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR161
    SLICE_X25Y3.C3       net (fanout=7)        0.849   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<9>
    SLICE_X25Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_reg_out104
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[7]_Din[11]_XOR_206_o_xo<0>1
    SLICE_X27Y3.C1       net (fanout=10)       0.765   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[7]_Din[11]_XOR_206_o
    SLICE_X27Y3.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<24>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_xor<3>11
    SLICE_X24Y3.BX       net (fanout=1)        0.472   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_sub_6_OUT<3>
    SLICE_X24Y3.BMUX     Tbxb                  0.161   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X23Y2.A3       net (fanout=10)       0.646   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X23Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT411
    SLICE_X25Y2.A1       net (fanout=1)        1.226   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_13_OUT41
    SLICE_X25Y2.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/DOUT_PRE_HIGH<0>
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B1       net (fanout=5)        1.138   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>1
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X23Y2.C4       net (fanout=21)       0.905   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X23Y2.CLK      Tas                   0.373   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE29
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    -------------------------------------------------  ---------------------------
    Total                                     13.701ns (3.312ns logic, 10.389ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6 (FF)
  Requirement:          14.925ns
  Data Path Delay:      13.665ns (Levels of Logic = 12)
  Clock Path Skew:      0.023ns (0.464 - 0.441)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9 to XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcko                  0.476   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B2       net (fanout=40)       0.607   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd9
    SLICE_X32Y6.B        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd14
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_376_o1
    SLICE_X27Y6.A3       net (fanout=22)       1.135   XLXI_65/READ
    SLICE_X27Y6.A        Tilo                  0.259   XLXI_65/XLXI_3/S2_O<1>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y8.A3       net (fanout=32)       0.919   XLXI_65/S1SEL<0>
    SLICE_X25Y8.A        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O191
    SLICE_X25Y8.B5       net (fanout=10)       0.939   XLXI_65/XLXI_3/S1_O<26>
    SLICE_X25Y8.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O302
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/Mmux_ADDR21
    SLICE_X29Y2.C1       net (fanout=6)        1.236   XLXI_65/XLXI_3/XLXI_121/DIN_HIGH<10>
    SLICE_X29Y2.C        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mxor_Din[0]_Din[10]_XOR_193_o_xo<0>1
    SLICE_X25Y5.C6       net (fanout=19)       0.903   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Msub_GND_154_o_GND_154_o_sub_6_OUT<3:0>_cy<0>
    SLICE_X25Y5.C        Tilo                  0.259   N200
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4_SW0
    SLICE_X24Y3.A4       net (fanout=1)        0.502   N200
    SLICE_X24Y3.BMUX     Topab                 0.438   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_4
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_3_f7
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_GND_154_o_Din[15]_Mux_6_o_2_f8
    SLICE_X24Y2.CX       net (fanout=10)       0.723   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_Din[15]_Mux_6_o
    SLICE_X24Y2.CMUX     Tcxc                  0.192   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_16_OUT31
    SLICE_X24Y2.A2       net (fanout=1)        0.725   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Din[11]_Din[11]_mux_16_OUT<2>
    SLICE_X24Y2.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/GND_154_o_GND_154_o_equal_9_o
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>31
    SLICE_X29Y2.D3       net (fanout=5)        0.679   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/_n0136<0>3
    SLICE_X29Y2.DMUX     Tilo                  0.337   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11_SW1
    SLICE_X29Y2.B3       net (fanout=1)        0.552   N210
    SLICE_X29Y2.B        Tilo                  0.259   XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_Din[11]_Din[11]_mux_10_OUT51
                                                       XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/dec_u/Mmux_valid_11
    SLICE_X23Y2.C4       net (fanout=21)       0.905   XLXI_65/XLXI_3/XLXI_121/valid_high
    SLICE_X23Y2.CLK      Tas                   0.373   XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG<6>
                                                       XLXI_65/XLXI_3/XLXI_121/Mmux_DOUT_PRE29
                                                       XLXI_65/XLXI_3/XLXI_121/OUT_REG/REG_6
    -------------------------------------------------  ---------------------------
    Total                                     13.665ns (3.840ns logic, 9.825ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 67 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array15 (SLICE_X34Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_3/XLXI_10/REG_14 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.094 - 0.080)
  Source Clock:         sdClkFb_i_BUFGP rising at 14.925ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_3/XLXI_10/REG_14 to XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.CQ      Tcko                  0.200   XLXI_65/XLXI_3/XLXI_10/REG<15>
                                                       XLXI_65/XLXI_3/XLXI_10/REG_14
    SLICE_X34Y19.AX      net (fanout=3)        0.237   XLXI_65/XLXI_3/XLXI_10/REG<14>
    SLICE_X34Y19.CLK     Tdh         (-Th)     0.120   REG_OUT<30>
                                                       XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array15
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.080ns logic, 0.237ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_2/XLXI_4/Mram_memory_array32 (SLICE_X34Y14.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_3/XLXI_10/REG_31 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_2/XLXI_4/Mram_memory_array32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.096 - 0.082)
  Source Clock:         sdClkFb_i_BUFGP rising at 14.925ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_3/XLXI_10/REG_31 to XLXI_65/XLXI_3/XLXI_2/XLXI_4/Mram_memory_array32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.DQ      Tcko                  0.198   XLXI_65/XLXI_3/XLXI_10/REG<31>
                                                       XLXI_65/XLXI_3/XLXI_10/REG_31
    SLICE_X34Y14.DI      net (fanout=3)        0.168   XLXI_65/XLXI_3/XLXI_10/REG<31>
    SLICE_X34Y14.CLK     Tdh         (-Th)     0.002   XLXI_65/XLXI_3/XLXI_20/REG<31>
                                                       XLXI_65/XLXI_3/XLXI_2/XLXI_4/Mram_memory_array32
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.196ns logic, 0.168ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_22/REG_30 (SLICE_X34Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_22/REG_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.042 - 0.037)
  Source Clock:         sdClkFb_i_BUFGP rising at 14.925ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 14.925ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 to XLXI_65/XLXI_3/XLXI_22/REG_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.AQ      Tcko                  0.198   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y12.CE      net (fanout=24)       0.275   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y12.CLK     Tckce       (-Th)     0.108   XLXI_65/XLXI_3/XLXI_22/REG<30>
                                                       XLXI_65/XLXI_3/XLXI_22/REG_30
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.090ns logic, 0.275ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 67 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.259ns (period - min period limit)
  Period: 14.925ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 13.668ns (period - min period limit)
  Period: 14.925ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/LUT_IN<14>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/ram_u/Mram_memory_array4/CLK
  Location pin: SLICE_X22Y4.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 13.668ns (period - min period limit)
  Period: 14.925ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/LUT_IN<14>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_121/EDAC_HIGH/ram_u/Mram_memory_array5/CLK
  Location pin: SLICE_X22Y4.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   13.865|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6902881 paths, 0 nets, and 5811 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 20 16:03:23 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 440 MB



