
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=usbuart_reg_top><h1 id="entity-usbuart_reg_top">Entity: usbuart_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="110" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="105" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1037" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1042" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_tx_watermark_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_tx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_watermark_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_tx_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_tx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_frame_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_frame_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_break_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_break_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_timeout_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_timeout_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_parity_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rx_parity_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_tx_watermark_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_tx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_watermark_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_tx_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_tx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_overflow_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_frame_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_frame_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_break_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_break_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_timeout_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_timeout_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_parity_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rx_parity_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_tx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_watermark_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_tx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_overflow_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_frame_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_break_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_timeout_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rx_parity_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_tx_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_tx_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_rx_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_rx_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_nf_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_nf_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_slpbk_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_slpbk_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_llpbk_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_llpbk_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_parity_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_parity_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_parity_odd_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_parity_odd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_rxblvl_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>ctrl_rxblvl_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>ctrl_nco_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ctrl_nco_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>status_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_txfull_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rxfull_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_txempty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_txidle_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rxidle_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rxempty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rdata_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rdata_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>wdata_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wdata_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_rxrst_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_rxrst_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_txrst_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_txrst_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_rxilvl_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_rxilvl_wd</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_txilvl_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_ctrl_txilvl_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_status_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_status_txlvl_qs</td>
<td>logic [5:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_status_rxlvl_qs</td>
<td>logic [5:0]</td>
<td></td>
</tr>
<tr>
<td>ovrd_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ovrd_txen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ovrd_txen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ovrd_txval_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ovrd_txval_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>val_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>val_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>timeout_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>timeout_ctrl_val_qs</td>
<td>logic [23:0]</td>
<td></td>
</tr>
<tr>
<td>timeout_ctrl_val_wd</td>
<td>logic [23:0]</td>
<td></td>
</tr>
<tr>
<td>timeout_ctrl_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>timeout_ctrl_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_frame_qs</td>
<td>logic [10:0]</td>
<td></td>
</tr>
<tr>
<td>usbstat_host_timeout_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_host_lost_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbstat_device_address_qs</td>
<td>logic [6:0]</td>
<td></td>
</tr>
<tr>
<td>usbparam_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>usbparam_baud_req_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>usbparam_parity_req_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [13:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_i or negedge rst_ni) )</em></p></li>
<li><p>unnamed: <em>(  )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Check sub-word write is permitted</p></li>
</ul>
<p><strong>Description</strong><br />
Check sub-word write is permitted</p>
<ul>
<li>unnamed: <em>(  )</em><br />
Read data return</li>
</ul>
<p><strong>Description</strong><br />
Read data return</p><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p>u_chk: tlul_cmd_intg_chk</p></li>
<li><p>u_rsp_intg_gen: tlul_rsp_intg_gen</p></li>
<li><p>u_reg_if: tlul_adapter_reg</p></li>
<li><p>u_intr_state_tx_watermark: prim_subreg<br />
<strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[tx_watermark]: 0:0</p></li>
<li><p>u_intr_state_rx_watermark: prim_subreg<br />
<strong>Description</strong><br />
F[rx_watermark]: 1:1</p></li>
<li><p>u_intr_state_tx_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[tx_overflow]: 2:2</p></li>
<li><p>u_intr_state_rx_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[rx_overflow]: 3:3</p></li>
<li><p>u_intr_state_rx_frame_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_frame_err]: 4:4</p></li>
<li><p>u_intr_state_rx_break_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_break_err]: 5:5</p></li>
<li><p>u_intr_state_rx_timeout: prim_subreg<br />
<strong>Description</strong><br />
F[rx_timeout]: 6:6</p></li>
<li><p>u_intr_state_rx_parity_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_parity_err]: 7:7</p></li>
<li><p>u_intr_enable_tx_watermark: prim_subreg<br />
<strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[tx_watermark]: 0:0</p></li>
<li><p>u_intr_enable_rx_watermark: prim_subreg<br />
<strong>Description</strong><br />
F[rx_watermark]: 1:1</p></li>
<li><p>u_intr_enable_tx_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[tx_overflow]: 2:2</p></li>
<li><p>u_intr_enable_rx_overflow: prim_subreg<br />
<strong>Description</strong><br />
F[rx_overflow]: 3:3</p></li>
<li><p>u_intr_enable_rx_frame_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_frame_err]: 4:4</p></li>
<li><p>u_intr_enable_rx_break_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_break_err]: 5:5</p></li>
<li><p>u_intr_enable_rx_timeout: prim_subreg<br />
<strong>Description</strong><br />
F[rx_timeout]: 6:6</p></li>
<li><p>u_intr_enable_rx_parity_err: prim_subreg<br />
<strong>Description</strong><br />
F[rx_parity_err]: 7:7</p></li>
<li><p>u_intr_test_tx_watermark: prim_subreg_ext<br />
<strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[tx_watermark]: 0:0</p></li>
<li><p>u_intr_test_rx_watermark: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_watermark]: 1:1</p></li>
<li><p>u_intr_test_tx_overflow: prim_subreg_ext<br />
<strong>Description</strong><br />
F[tx_overflow]: 2:2</p></li>
<li><p>u_intr_test_rx_overflow: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_overflow]: 3:3</p></li>
<li><p>u_intr_test_rx_frame_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_frame_err]: 4:4</p></li>
<li><p>u_intr_test_rx_break_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_break_err]: 5:5</p></li>
<li><p>u_intr_test_rx_timeout: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_timeout]: 6:6</p></li>
<li><p>u_intr_test_rx_parity_err: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rx_parity_err]: 7:7</p></li>
<li><p>u_ctrl_tx: prim_subreg<br />
<strong>Description</strong><br />
R[ctrl]: V(False)<br />
F[tx]: 0:0</p></li>
<li><p>u_ctrl_rx: prim_subreg<br />
<strong>Description</strong><br />
F[rx]: 1:1</p></li>
<li><p>u_ctrl_nf: prim_subreg<br />
<strong>Description</strong><br />
F[nf]: 2:2</p></li>
<li><p>u_ctrl_slpbk: prim_subreg<br />
<strong>Description</strong><br />
F[slpbk]: 4:4</p></li>
<li><p>u_ctrl_llpbk: prim_subreg<br />
<strong>Description</strong><br />
F[llpbk]: 5:5</p></li>
<li><p>u_ctrl_parity_en: prim_subreg<br />
<strong>Description</strong><br />
F[parity_en]: 6:6</p></li>
<li><p>u_ctrl_parity_odd: prim_subreg<br />
<strong>Description</strong><br />
F[parity_odd]: 7:7</p></li>
<li><p>u_ctrl_rxblvl: prim_subreg<br />
<strong>Description</strong><br />
F[rxblvl]: 9:8</p></li>
<li><p>u_ctrl_nco: prim_subreg<br />
<strong>Description</strong><br />
F[nco]: 31:16</p></li>
<li><p>u_status_txfull: prim_subreg_ext<br />
<strong>Description</strong><br />
R[status]: V(True)<br />
F[txfull]: 0:0</p></li>
<li><p>u_status_rxfull: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rxfull]: 1:1</p></li>
<li><p>u_status_txempty: prim_subreg_ext<br />
<strong>Description</strong><br />
F[txempty]: 2:2</p></li>
<li><p>u_status_txidle: prim_subreg_ext<br />
<strong>Description</strong><br />
F[txidle]: 3:3</p></li>
<li><p>u_status_rxidle: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rxidle]: 4:4</p></li>
<li><p>u_status_rxempty: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rxempty]: 5:5</p></li>
<li><p>u_rdata: prim_subreg_ext<br />
<strong>Description</strong><br />
R[rdata]: V(True)</p></li>
<li><p>u_wdata: prim_subreg<br />
<strong>Description</strong><br />
R[wdata]: V(False)</p></li>
<li><p>u_fifo_ctrl_rxrst: prim_subreg<br />
<strong>Description</strong><br />
R[fifo_ctrl]: V(False)<br />
F[rxrst]: 0:0</p></li>
<li><p>u_fifo_ctrl_txrst: prim_subreg<br />
<strong>Description</strong><br />
F[txrst]: 1:1</p></li>
<li><p>u_fifo_ctrl_rxilvl: prim_subreg<br />
<strong>Description</strong><br />
F[rxilvl]: 4:2</p></li>
<li><p>u_fifo_ctrl_txilvl: prim_subreg<br />
<strong>Description</strong><br />
F[txilvl]: 6:5</p></li>
<li><p>u_fifo_status_txlvl: prim_subreg_ext<br />
<strong>Description</strong><br />
R[fifo_status]: V(True)<br />
F[txlvl]: 5:0</p></li>
<li><p>u_fifo_status_rxlvl: prim_subreg_ext<br />
<strong>Description</strong><br />
F[rxlvl]: 21:16</p></li>
<li><p>u_ovrd_txen: prim_subreg<br />
<strong>Description</strong><br />
R[ovrd]: V(False)<br />
F[txen]: 0:0</p></li>
<li><p>u_ovrd_txval: prim_subreg<br />
<strong>Description</strong><br />
F[txval]: 1:1</p></li>
<li><p>u_val: prim_subreg_ext<br />
<strong>Description</strong><br />
R[val]: V(True)</p></li>
<li><p>u_timeout_ctrl_val: prim_subreg<br />
<strong>Description</strong><br />
R[timeout_ctrl]: V(False)<br />
F[val]: 23:0</p></li>
<li><p>u_timeout_ctrl_en: prim_subreg<br />
<strong>Description</strong><br />
F[en]: 31:31</p></li>
<li><p>u_usbstat_frame: prim_subreg_ext<br />
<strong>Description</strong><br />
R[usbstat]: V(True)<br />
F[frame]: 10:0</p></li>
<li><p>u_usbstat_host_timeout: prim_subreg_ext<br />
<strong>Description</strong><br />
F[host_timeout]: 14:14</p></li>
<li><p>u_usbstat_host_lost: prim_subreg_ext<br />
<strong>Description</strong><br />
F[host_lost]: 15:15</p></li>
<li><p>u_usbstat_device_address: prim_subreg_ext<br />
<strong>Description</strong><br />
F[device_address]: 22:16</p></li>
<li><p>u_usbparam_baud_req: prim_subreg_ext<br />
<strong>Description</strong><br />
R[usbparam]: V(True)<br />
F[baud_req]: 15:0</p></li>
<li><p>u_usbparam_parity_req: prim_subreg_ext<br />
<strong>Description</strong><br />
F[parity_req]: 17:16</p></li>
</ul><br><br><br><br><br><br>