$version Generated by VerilatedVcd $end
$date Wed Apr  8 20:07:08 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clock $end
  $var wire  3 & io_in [2:0] $end
  $var wire  8 ' io_out [7:0] $end
  $var wire  1 % reset $end
  $scope module TriOctDecoderDemo $end
   $var wire  1 $ clock $end
   $var wire  3 & io_in [2:0] $end
   $var wire  8 ' io_out [7:0] $end
   $var wire  1 $ mTriOct_clock $end
   $var wire  3 & mTriOct_io_in [2:0] $end
   $var wire  8 ( mTriOct_io_out [7:0] $end
   $var wire  1 % reset $end
   $scope module mTriOct $end
    $var wire  1 $ clock $end
    $var wire  3 & io_in [2:0] $end
    $var wire  8 ( io_out [7:0] $end
    $var wire  8 # testReg [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
1%
b000 &
b00000000 '
b00000001 (
#0
1$
b00000001 '
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
#31
#32
#33
#34
#35
#36
#37
#38
#39
#40
#41
#42
#43
#44
#45
#46
#47
#48
#49
#50
#51
#52
#53
#54
#55
#56
#57
#58
#59
#60
#61
#62
#63
#64
#65
#66
#67
#68
#69
#70
#71
#72
#73
#74
#75
#76
#77
#78
#79
#80
#81
#82
#83
#84
#85
#86
#87
#88
#89
#90
#91
#92
#93
#94
#95
#96
#97
#98
#99
