Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 15:28:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.443        0.000                      0                  126        0.284        0.000                      0                  126        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.443        0.000                      0                  126        0.284        0.000                      0                  126        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.199ns (26.488%)  route 3.328ns (73.512%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.864     9.543    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.667 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.667    U_Counter_Tick/counter_next[0]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.029    15.110    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.199ns (26.530%)  route 3.320ns (73.470%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.857     9.536    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  U_Counter_Tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.660    U_Counter_Tick/counter_next[2]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.112    U_Counter_Tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.227ns (26.940%)  route 3.328ns (73.060%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.864     9.543    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.695 r  U_Counter_Tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    U_Counter_Tick/counter_next[1]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Counter_Tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.227ns (26.983%)  route 3.320ns (73.017%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.857     9.536    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.688 r  U_Counter_Tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.688    U_Counter_Tick/counter_next[3]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Counter_Tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.199ns (27.580%)  route 3.148ns (72.420%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.685     9.364    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.488 r  U_Counter_Tick/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.488    U_Counter_Tick/counter_next[7]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[7]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.032    15.113    U_Counter_Tick/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.199ns (27.519%)  route 3.158ns (72.481%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.695     9.373    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.497 r  U_Counter_Tick/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.497    U_Counter_Tick/counter_next[10]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.029    15.134    U_Counter_Tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.224ns (27.994%)  route 3.148ns (72.006%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.685     9.364    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.149     9.513 r  U_Counter_Tick/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.513    U_Counter_Tick/counter_next[8]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Counter_Tick/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.199ns (27.549%)  route 3.153ns (72.451%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.690     9.368    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.492 r  U_Counter_Tick/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.492    U_Counter_Tick/counter_next[11]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.031    15.136    U_Counter_Tick/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.225ns (27.949%)  route 3.158ns (72.051%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.695     9.373    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.523 r  U_Counter_Tick/counter_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     9.523    U_Counter_Tick/counter_next[13]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[13]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    15.180    U_Counter_Tick/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.227ns (28.013%)  route 3.153ns (71.987%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.816     7.375    U_Counter_Tick/Q[12]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.699 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           0.647     8.347    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.332     8.679 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.690     9.368    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.520 r  U_Counter_Tick/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.520    U_Counter_Tick/counter_next[12]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    15.180    U_Counter_Tick/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.559     1.442    U_ConTrol_unit/CLK
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  U_ConTrol_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.161     1.732    U_ConTrol_unit/state[1]
    SLICE_X57Y20         LUT4 (Prop_lut4_I3_O)        0.102     1.834 r  U_ConTrol_unit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_ConTrol_unit/FSM_sequential_state[1]_i_1_n_0
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.826     1.953    U_ConTrol_unit/CLK
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.107     1.549    U_ConTrol_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.437%)  route 0.161ns (41.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.559     1.442    U_ConTrol_unit/CLK
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  U_ConTrol_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.161     1.732    U_ConTrol_unit/state[1]
    SLICE_X57Y20         LUT4 (Prop_lut4_I3_O)        0.099     1.831 r  U_ConTrol_unit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_ConTrol_unit/FSM_sequential_state[0]_i_1_n_0
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.826     1.953    U_ConTrol_unit/CLK
    SLICE_X57Y20         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.091     1.533    U_ConTrol_unit/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_Counter_Tick/counter_reg_reg[0]/Q
                         net (fo=13, routed)          0.209     1.814    U_Counter_Tick/Q[0]
    SLICE_X58Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_Counter_Tick/counter_next[0]
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.848     1.975    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.091     1.555    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_Tick_100hz/CLK
    SLICE_X58Y20         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=2, routed)           0.236     1.845    U_Tick_100hz/w_tick_100hz
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  U_Tick_100hz/r_tick_100hz_i_1/O
                         net (fo=1, routed)           0.000     1.890    U_Tick_100hz/r_tick_100hz_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_Tick_100hz/CLK
    SLICE_X58Y20         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092     1.560    U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    U_Tick_100hz/CLK
    SLICE_X62Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.237     1.850    U_Tick_100hz/r_counter[0]
    SLICE_X62Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    U_Tick_100hz/r_counter_0[0]
    SLICE_X62Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    U_Tick_100hz/CLK
    SLICE_X62Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.092     1.564    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.897%)  route 0.246ns (54.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.553     1.436    U_fnd_cntl/U_Clk_Divider/r_clk_reg_0
    SLICE_X54Y25         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.246     1.846    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.891    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X54Y25         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.821     1.948    U_fnd_cntl/U_Clk_Divider/r_clk_reg_0
    SLICE_X54Y25         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     1.557    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U_Btn_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_CLEAR/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.237ns (50.547%)  route 0.232ns (49.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_Btn_Debounce_CLEAR/CLK
    SLICE_X59Y13         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_Btn_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.729    U_Btn_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.774 f  U_Btn_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.117     1.891    U_Btn_Debounce_CLEAR/r_1khz
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.051     1.942 r  U_Btn_Debounce_CLEAR/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    U_Btn_Debounce_CLEAR/counter[8]
    SLICE_X59Y14         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_Btn_Debounce_CLEAR/CLK
    SLICE_X59Y14         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[8]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y14         FDCE (Hold_fdce_C_D)         0.107     1.595    U_Btn_Debounce_CLEAR/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 U_Btn_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_CLEAR/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.906%)  route 0.232ns (50.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_Btn_Debounce_CLEAR/CLK
    SLICE_X59Y13         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_Btn_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.729    U_Btn_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.774 f  U_Btn_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.117     1.891    U_Btn_Debounce_CLEAR/r_1khz
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.936 r  U_Btn_Debounce_CLEAR/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    U_Btn_Debounce_CLEAR/counter[6]
    SLICE_X59Y14         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_Btn_Debounce_CLEAR/CLK
    SLICE_X59Y14         FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[6]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y14         FDCE (Hold_fdce_C_D)         0.092     1.580    U_Btn_Debounce_CLEAR/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.237ns (46.678%)  route 0.271ns (53.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_Counter_Tick/counter_reg_reg[2]/Q
                         net (fo=22, routed)          0.149     1.754    U_Counter_Tick/Q[2]
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.121     1.921    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.051     1.972 r  U_Counter_Tick/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.972    U_Counter_Tick/counter_next[9]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.849     1.976    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[9]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.107     1.585    U_Counter_Tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.040%)  route 0.271ns (53.960%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.464    U_Counter_Tick/CLK
    SLICE_X58Y25         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_Counter_Tick/counter_reg_reg[2]/Q
                         net (fo=22, routed)          0.149     1.754    U_Counter_Tick/Q[2]
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.121     1.921    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.966 r  U_Counter_Tick/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.966    U_Counter_Tick/counter_next[6]
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.849     1.976    U_Counter_Tick/CLK
    SLICE_X58Y26         FDCE                                         r  U_Counter_Tick/counter_reg_reg[6]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.092     1.570    U_Counter_Tick/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.396    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   U_Btn_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   U_Btn_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Tick_100hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Tick_100hz/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Tick_100hz/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Tick_100hz/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Tick_100hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Tick_100hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Tick_100hz/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Tick_100hz/r_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_Tick_100hz/r_tick_100hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   U_Btn_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_Btn_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   U_Btn_Debounce_CLEAR/counter_reg[16]/C



