


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************
    2 00000000         ;                          å…¨å±€å˜é‡
    3 00000000         ;*******************************************************
                       *************************
    4 00000000                 IMPORT           rt_thread_switch_interrupt_flag
    5 00000000                 IMPORT           rt_interrupt_from_thread
    6 00000000                 IMPORT           rt_interrupt_to_thread
    7 00000000         
    8 00000000         ;*******************************************************
                       *************************
    9 00000000         ;                           å¸¸é‡
   10 00000000         ;*******************************************************
                       *************************
   11 00000000         ;-------------------------------------------------------
                       -------------------------
   12 00000000         ;æœ‰å…³å†…æ ¸å¤–è®¾å¯„å­˜å™¨å®šä¹‰å¯å‚è€ƒå®˜æ–¹æ–‡æ¡£ï
                       ¼šSTM32F10xxx Cortex-M3 programming manual
   13 00000000         ;ç³»ç»Ÿæ§åˆ¶å—å¤–è®¾SCBåœ°å€èŒƒå›´ï¼š0xE000ED00-0xE00
                       0ED3F
   14 00000000         ;-------------------------------------------------------
                       -------------------------
   15 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ;å‘é‡è¡¨åç§»å¯„
                                                            å­˜å™¨
   16 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ;ä¸­æ–­æ§åˆ¶çŠ¶æ€
                                                            å¯„å­˜å™¨
   17 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ;ç³»ç»Ÿä¼˜å…ˆçº§å¯„
                                                            å­˜å™¨
   18 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ;PendSV ä¼˜å…ˆçº§å€
                                                            ¼ (lowst)
   19 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ;è§¦å‘ PendSV exce
                                                            ption çš„å€¼
   20 00000000         
   21 00000000         ;*******************************************************
                       *************************
   22 00000000         ;                              ä»£ç äº§ç”ŸæŒ‡ä»¤
   23 00000000         ;*******************************************************
                       *************************
   24 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   25 00000000                 THUMB
   26 00000000                 REQUIRE8
   27 00000000                 PRESERVE8
   28 00000000         
   29 00000000         ;/*
   30 00000000         ; *-----------------------------------------------------
                       ------------------
   31 00000000         ; * å‡½æ•°åŸå‹ï¼švoid rt_hw_context_switch_to(rt_uint3
                       2 to);



ARM Macro Assembler    Page 2 


   32 00000000         ; * r0 --> to
   33 00000000         ; * è¯¥å‡½æ•°ç”¨äºå¼€å¯ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   34 00000000         ; *-----------------------------------------------------
                       ------------------
   35 00000000         ; */
   36 00000000         
   37 00000000         
   38 00000000         rt_hw_context_switch_to
                               PROC
   39 00000000         
   40 00000000         ;å¯¼å‡ºrt_hw_context_switch_toä½¿å…¶å…·æœ‰å…¨å±€å±æ€§,å
                       ¯ä»¥åœ¨Cæ–‡ä»¶è°ƒç”¨
   41 00000000                 EXPORT           rt_hw_context_switch_to
   42 00000000         
   43 00000000         ;è®¾ç½®rt_interrupt_to_threadçš„å€¼
   44 00000000         ;å°†rt_interrupt_to_threadçš„åœ°å€åŠ è½½åˆ°r1
   45 00000000 4922            LDR              r1, =rt_interrupt_to_thread
   46 00000002         ;å°†r0çš„å€¼å­˜å‚¨åˆ°rt_interrupt_to_thread
   47 00000002 6008            STR              r0, [r1]    ;å°†R0ä¸­çš„å­—æ•°æ
                                                            ®å†™å…¥ä»¥R1ä¸ºåœ°
                                                            å€çš„å­˜å‚¨å™¨ä¸­
   48 00000004         
   49 00000004         ;è®¾ç½®rt_interrupt_from_threadçš„å€¼ä¸º0 è¡¨ç¤ºç¬¬ä¸€æ¬
                       ¡çº¿ç¨‹åˆ‡æ¢
   50 00000004         ;å°†rt_interrupt_from_threadçš„åœ°å€åŠ è½½åˆ°r1
   51 00000004 4922            LDR              r1, =rt_interrupt_from_thread
   52 00000006         ;é…ç½®r0 = 0
   53 00000006 F04F 0000       MOV              r0, #0x0
   54 0000000A         ;å°†r0çš„å€¼å­˜å‚¨åˆ° rt_interrupt_from_thread
   55 0000000A 6008            STR              r0, [r1]
   56 0000000C         
   57 0000000C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagçš
                       „å€¼ä¸º1
   58 0000000C         ;å°†rt_thread_switch_interrupt_flagçš„åœ°å€åŠ è½½åˆ°r1
   59 0000000C 4921            LDR              r1, =rt_thread_switch_interrupt
_flag
   60 0000000E         ;é…ç½®r0ç­‰äº1
   61 0000000E F04F 0001       MOV              r0, #1
   62 00000012         ;å°†r0çš„å€¼å­˜å‚¨åˆ°rt_thread_switch_interrupt_flag
   63 00000012 6008            STR              r0, [r1]
   64 00000014         
   65 00000014         
   66 00000014         ;è®¾ç½® PendSV å¼‚å¸¸çš„ä¼˜å…ˆçº§
   67 00000014 4820            LDR              r0, =NVIC_SYSPRI2
   68 00000016 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI
   69 0000001A F8D0 2000       LDR.W            r2, [r0,#0x00] ;è¯»
   70 0000001E EA41 0102       ORR              r1,r1,r2    ;æ”¹
   71 00000022 6001            STR              r1, [r0]    ;å†™
   72 00000024         
   73 00000024         ;è§¦å‘ PendSV å¼‚å¸¸ (äº§ç”Ÿä¸Šä¸‹æ–‡åˆ‡æ¢)
   74 00000024 481D            LDR              r0, =NVIC_INT_CTRL
   75 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   76 0000002A 6001            STR              r1, [r0]
   77 0000002C         
   78 0000002C         ;å¼€ä¸­æ–­
   79 0000002C B661            CPSIE            F
   80 0000002E B662            CPSIE            I
   81 00000030         
   82 00000030         ;æ°¸è¿œä¸ä¼šåˆ°è¾¾è¿™é‡Œ



ARM Macro Assembler    Page 3 


   83 00000030                 ENDP
   84 00000030         
   85 00000030         
   86 00000030         ;/*
   87 00000030         ; *-----------------------------------------------------
                       ------------------
   88 00000030         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   89 00000030         ; * r0 --> from
   90 00000030         ; * r1 --> to
   91 00000030         ; *-----------------------------------------------------
                       ------------------
   92 00000030         ; */
   93 00000030         rt_hw_context_switch
                               PROC
   94 00000030                 EXPORT           rt_hw_context_switch
   95 00000030         
   96 00000030         ;è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagçš„
                       å€¼ä¸º1
   97 00000030         ;åŠ è½½ rt_thread_switch_interrupt_flag çš„åœ°å€åˆ°r2
   98 00000030 4A18            LDR              r2, =rt_thread_switch_interrupt
_flag
   99 00000032         ;åŠ è½½ rt_thread_switch_interrupt_flag çš„å€¼åˆ°r3
  100 00000032 6813            LDR              r3, [r2]
  101 00000034         ;r3ä¸1æ¯”è¾ƒ,ç›¸ç­‰åˆ™æ‰§è¡ŒBEQæŒ‡ä»¤,å¦åˆ™ä¸æ‰§è¡Œ
  102 00000034 2B01            CMP              r3, #1
  103 00000036 D004            BEQ              _reswitch
  104 00000038         ;è®¾ç½®r3çš„å€¼ä¸º1
  105 00000038 F04F 0301       MOV              r3, #1
  106 0000003C         ;å°†r3å­˜å‚¨åˆ° rt_thread_switch_interrupt_flag
  107 0000003C 6013            STR              r3, [r2]
  108 0000003E         ;è®¾ç½® rt_interrupt_from_thread çš„å€¼
  109 0000003E         ;åŠ è½½ rt_interrupt_from_thread çš„åœ°å€åˆ°r2
  110 0000003E 4A14            LDR              r2, =rt_interrupt_from_thread
  111 00000040         ;å­˜å‚¨r0çš„å€¼åˆ°rt_interrupt_from_thread,å³ä¸Šä¸€ä¸ªç
                       º¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ‡é’ˆ
  112 00000040 6010            STR              r0, [r2]
  113 00000042         
  114 00000042         _reswitch
  115 00000042         ;è®¾ç½® rt_interrupt_to_thread çš„å€¼
  116 00000042         ;åŠ è½½ rt_interrupt_to_thread çš„åœ°å€åˆ°r2
  117 00000042 4A12            LDR              r2, =rt_interrupt_to_thread
  118 00000044         ;å­˜å‚¨r0çš„å€¼åˆ°rt_interrupt_to_thread,å³ä¸Šä¸€ä¸ªçº¿
                       ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ‡é’ˆ
  119 00000044 6011            STR              r1, [r2]
  120 00000046         
  121 00000046         ;è§¦å‘ PendSV å¼‚å¸¸,å®ç°ä¸Šä¸‹æ–‡åˆ‡æ¢
  122 00000046 4815            LDR              r0, =NVIC_INT_CTRL
  123 00000048 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  124 0000004C 6001            STR              r1, [r0]
  125 0000004E         
  126 0000004E         ;å­ç¨‹åºè¿”å›
  127 0000004E 4770            BX               LR
  128 00000050         ;å­ç¨‹åºç»“æŸ
  129 00000050                 ENDP
  130 00000050         
  131 00000050         
  132 00000050         ;/*
  133 00000050         ; *-----------------------------------------------------



ARM Macro Assembler    Page 4 


                       ------------------
  134 00000050         ; * void PendSV_Handler(void);
  135 00000050         ; * r0 --> switch from thread stack
  136 00000050         ; * r1 --> switch to thread stack
  137 00000050         ; * psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [fr
                       om] stack
  138 00000050         ; *-----------------------------------------------------
                       ------------------
  139 00000050         ; */
  140 00000050         
  141 00000050         PendSV_Handler
                               PROC
  142 00000050                 EXPORT           PendSV_Handler
  143 00000050         
  144 00000050         ;å¤±èƒ½ä¸­æ–­,ä¸ºäº†ä¿æŠ¤ä¸Šä¸‹æ–‡åˆ‡æ¢ä¸è¢«ä¸­æ–­
  145 00000050 F3EF 8210       MRS              r2, PRIMASK
  146 00000054 B672            CPSID            I
  147 00000056         
  148 00000056         ;è·å–***ä¸­æ–­æ ‡å¿—ä½***,çœ‹çœ‹æ˜¯å¦ä¸ºé›¶
  149 00000056         ;åŠ è½½ rt_thread_switch_interrupt_flag çš„åœ°å€åˆ°r0
  150 00000056 480F            LDR              r0, =rt_thread_switch_interrupt
_flag
  151 00000058         ;åŠ è½½ rt_thread_switch_interrupt_flag çš„å€¼åˆ°r1
  152 00000058 6801            LDR              r1, [r0]
  153 0000005A         ;åˆ¤æ–­ r1 æ˜¯å¦ä¸º0,ä¸ºé›¶åˆ™è·³è½¬åˆ° pendsv_exit
  154 0000005A B191            CBZ              r1, pendsv_exit
  155 0000005C         
  156 0000005C         
  157 0000005C         ;r1 ä¸ä¸º0,åˆ™æ¸…é›¶
  158 0000005C F04F 0100       MOV              r1, #0x00
  159 00000060         ;å°†r1å­˜å‚¨åˆ° rt_thread_switch_interrupt_flag,å³æ¸…é›
                       ¶
  160 00000060 6001            STR              r1, [r0]
  161 00000062         
  162 00000062         ;åˆ¤æ–­ rt_interrupt_from_thread çš„å€¼æ˜¯å¦ä¸ºé›¶
  163 00000062         ;åŠ è½½ rt_interrupt_from_thread çš„åœ°å€åˆ°r0
  164 00000062 480B            LDR              r0, =rt_interrupt_from_thread
  165 00000064         ;åŠ è½½ rt_interrupt_from_thread çš„å€¼åˆ°r1
  166 00000064 6801            LDR              r1, [r0]
  167 00000066         ;åˆ¤æ–­r1æ˜¯å¦ä¸º0ï¼Œä¸º0åˆ™è·³è½¬åˆ°switch_to_thread
  168 00000066         ;ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢æ—¶rt_interrupt_from_threadè‚¯å®šä
                       ¸º0ï¼Œåˆ™è·³è½¬åˆ°switch_to_thread
  169 00000066 B129            CBZ              r1, switch_to_thread
  170 00000068         
  171 00000068         ;===================================ä¸Šæ–‡ä¿å­˜========
                       =========================
  172 00000068         
  173 00000068         ; å½“è¿›å…¥PendSVC Handleræ—¶ï¼Œä¸Šä¸€ä¸ªçº¿ç¨‹è¿è¡Œçš„
                       ç¯å¢ƒå³ï¼š
  174 00000068         ; xPSRï¼ŒPCï¼ˆçº¿ç¨‹å…¥å£åœ°å€ï¼‰ï¼ŒR14ï¼ŒR12ï¼ŒR3ï¼ŒR
                       2ï¼ŒR1ï¼ŒR0ï¼ˆçº¿ç¨‹çš„å½¢å‚ï¼‰
  175 00000068         ; è¿™äº›CPUå¯„å­˜å™¨çš„å€¼ä¼šè‡ªåŠ¨ä¿å­˜åˆ°çº¿ç¨‹çš„æ ˆ
                       ä¸­ï¼Œå‰©ä¸‹çš„r4~r11éœ€è¦æ‰‹åŠ¨ä¿å­˜
  176 00000068 F3EF 8109       MRS              r1, psp     ;è·å–çº¿ç¨‹æ ˆæŒ‡
                                                            é’ˆåˆ°r1 , psp: ç›®
                                                            å‰ç¨‹åºè¿è¡Œçš„å
                                                             †æ ˆé¦–åœ°å€
  177 0000006C E921 0FF0       STMFD            r1!, {r4 - r11} ;å°†CPUå¯„å­˜å™
                                                            ¨r4~r11çš„å€¼å­˜å‚¨



ARM Macro Assembler    Page 5 


                                                            åˆ°r1æŒ‡å‘çš„åœ°å
                                                            €(æ¯æ“ä½œä¸€æ¬¡åœ
                                                            °å€å°†é€’å‡ä¸€æ¬¡
                                                            )
  178 00000070 6800            LDR              r0, [r0]    ;åŠ è½½r0æŒ‡å‘å€¼å
                                                            ˆ°r0ï¼Œå³r0=rt_int
                                                            errupt_from_thread
  179 00000072 6001            STR              r1, [r0]    ;å°†r1çš„å€¼å­˜å‚¨å
                                                            ˆ°r0ï¼Œå³æ›´æ–°çº¿
                                                            ç¨‹æ ˆsp
  180 00000074         
  181 00000074         ;===================================ä¸‹æ–‡åˆ‡æ¢========
                       =========================
  182 00000074         switch_to_thread                     ;goto
  183 00000074         ;åŠ è½½ rt_interrupt_to_thread çš„åœ°å€åˆ°r1
  184 00000074         ;rt_interrupt_to_thread æ˜¯ä¸€ä¸ªå…¨å±€å˜é‡,é‡Œé¢å­˜ç
                       š„æ˜¯çº¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ‡é’ˆ
  185 00000074 4905            LDR              r1, =rt_interrupt_to_thread
  186 00000076         ;åŠ è½½ rt_interrupt_to_thread çš„å€¼åˆ°r1,SPçš„æŒ‡é’ˆ
  187 00000076 6809            LDR              r1, [r1]
  188 00000078         ;åŠ è½½ SP åˆ°r1
  189 00000078 6809            LDR              r1, [r1]
  190 0000007A         ;å°†çº¿ç¨‹æ ˆæŒ‡é’ˆr1(æ“ä½œä¹‹å‰å…ˆé€’å‡)æŒ‡å‘çš„å†…
                       å®¹åŠ è½½åˆ°CPUå¯„å­˜å™¨r4~r11
  191 0000007A E8B1 0FF0       LDMFD            r1!, {r4 - r11}
  192 0000007E         ;å°†çº¿ç¨‹æ ˆæŒ‡é’ˆæ›´æ–°åˆ°psp
  193 0000007E F381 8809       MSR              PSP, r1
  194 00000082         
  195 00000082         pendsv_exit                          ;goto
  196 00000082         ;æ¢å¤ä¸­æ–­
  197 00000082 F382 8810       MSR              PRIMASK, r2
  198 00000086         ;ç¡®ä¿å¼‚å¸¸è¿”å›ä½¿ç”¨çš„å †æ ˆæŒ‡é’ˆæ˜¯PSPï¼Œå³LRå¯
                       „å­˜å™¨çš„ä½2è¦ä¸º1
  199 00000086 F04E 0E04       ORR              lr, lr, #0x04
  200 0000008A         ;å¼‚å¸¸è¿”å›ï¼Œè¿™ä¸ªæ—¶å€™ä»»åŠ¡å †æ ˆä¸­çš„å‰©ä¸‹å†…å
                       ®¹å°†ä¼šè‡ªåŠ¨åŠ è½½åˆ°xPSRï¼ŒPCï¼ˆä»»åŠ¡å…¥å£åœ°å€ï¼‰
                       ï¼ŒR14ï¼ŒR12ï¼ŒR3ï¼ŒR2ï¼ŒR1ï¼ŒR0ï¼ˆä»»åŠ¡çš„å½¢å‚ï¼‰
  201 0000008A         ;åŒæ—¶PSPçš„å€¼ä¹Ÿå°†æ›´æ–°ï¼Œå³æŒ‡å‘ä»»åŠ¡å †æ ˆçš„æ
                        ˆé¡¶ã€‚åœ¨ARMC3ä¸­ï¼Œå †æ˜¯ç”±é«˜åœ°å€å‘ä½åœ°å€ç”Ÿé
                       •¿çš„ã€‚
  202 0000008A         
  203 0000008A 4770            BX               lr
  204 0000008C         
  205 0000008C         ; PendSV_Handler å­ç¨‹åºç»“æŸ
  206 0000008C                 ENDP
  207 0000008C         
  208 0000008C         
  209 0000008C                 ALIGN            4
  210 0000008C         
  211 0000008C                 END
              00000000 
              00000000 
              00000000 
              E000ED20 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\context_rvds.d -o.\objects\context_rvds.o -IG:\GitHub_Sp
ace\RT-thread\Project\RTE -ID:\MDK5\ARM\PACK\ARM\CMSIS\4.2.0\CMSIS\Include -ID:
\MDK5\ARM\PACK\ARM\CMSIS\4.2.0\Device\ARM\ARMCM3\Include --predefine="__UVISION



ARM Macro Assembler    Page 6 


_VERSION SETA 514" --predefine="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --lis
t=.\listings\context_rvds.lst ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rv
ds.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 24 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      None
Comment: .text unused
PendSV_Handler 00000050

Symbol: PendSV_Handler
   Definitions
      At line 141 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 142 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: PendSV_Handler used once
_reswitch 00000042

Symbol: _reswitch
   Definitions
      At line 114 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 103 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: _reswitch used once
pendsv_exit 00000082

Symbol: pendsv_exit
   Definitions
      At line 195 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 154 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: pendsv_exit used once
rt_hw_context_switch 00000030

Symbol: rt_hw_context_switch
   Definitions
      At line 93 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 94 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: rt_hw_context_switch used once
rt_hw_context_switch_to 00000000

Symbol: rt_hw_context_switch_to
   Definitions
      At line 38 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 41 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: rt_hw_context_switch_to used once
switch_to_thread 00000074

Symbol: switch_to_thread
   Definitions
      At line 182 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 169 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: switch_to_thread used once
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 16 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 74 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 122 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 19 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 75 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 123 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 18 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 68 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 17 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 67 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 15 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      None
Comment: SCB_VTOR unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 5 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 51 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 110 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 164 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 6 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 45 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 117 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 185 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 4 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 59 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 98 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 150 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\context_rvds.s

3 symbols
350 symbols in table
