$date
	Thu Apr 11 21:47:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end






$scope module sample_circuit_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$scope module uut $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 1 + E $end
$var wire 1 , W1 $end
$var wire 1 - W2 $end
$var wire 1 . W3 $end
$var wire 1 / W4 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1&
1+
#200
0!
0&
0+
1%
1*
#300
1!
1&
1+
0%
0*
1$
1)
#400
0/
0.
0!
1,
0&
0+
1%
1*
0$
0)
1#
1(
#500
1&
1+
0%
0*
1$
1)
0#
0(
1"
1'
#600
0&
0+
0$
0)
1#
1(
#700
1&
1+
1%
1*
0#
0(
#800
1!
1/
1-
1$
1)
1#
1(
0"
0'
#900
