{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:32:26 2017 " "Info: Processing started: Wed Nov 01 18:32:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc_temp.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info: Found design unit 1: pc_temp-SYN" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC_Temp.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info: Found entity 1: PC_Temp" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC_Temp.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info: Found design unit 1: pc-SYN" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC.vhdl" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxpc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info: Found design unit 1: muxpc-SYN" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxPC.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxPC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxinc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info: Found design unit 1: muxinc-SYN" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxINC.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info: Found entity 1: MuxINC" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxINC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info: Found entity 1: MemoryInterface" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/mainmemory.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info: Found design unit 1: mainmemory-SYN" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MainMemory.vhdl" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info: Found entity 1: MainMemory" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MainMemory.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info: Found entity 1: InstructionAddressGenerator" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/const.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info: Found design unit 1: const-SYN" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Const.vhdl" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info: Found entity 1: Const" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Const.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/adder.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info: Found design unit 1: adder-SYN" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Adder.vhdl" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Adder.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg_16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info: Found design unit 1: reg_16-SYN" {  } { { "project/Reg_16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Reg_16.vhdl" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info: Found entity 1: Reg_16" {  } { { "project/Reg_16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Reg_16.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux2_1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info: Found design unit 1: mux2_1-SYN" {  } { { "project/MUX2_1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX2_1.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "project/MUX2_1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX2_1.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/io_memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info: Found entity 1: IO_MemoryInterface" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/IO_MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rz.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RZ-behavior " "Info: Found design unit 1: RZ-behavior" {  } { { "project/RZ.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RZ.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RZ " "Info: Found entity 1: RZ" {  } { { "project/RZ.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RZ.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ry.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RY-behavior " "Info: Found design unit 1: RY-behavior" {  } { { "project/RY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RY.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RY " "Info: Found entity 1: RY" {  } { { "project/RY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RY.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rm.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RM-behavior " "Info: Found design unit 1: RM-behavior" {  } { { "project/RM.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RM.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RM " "Info: Found entity 1: RM" {  } { { "project/RM.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RM.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rb.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RB-behavior " "Info: Found design unit 1: RB-behavior" {  } { { "project/RB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RB.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RB " "Info: Found entity 1: RB" {  } { { "project/RB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RB.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ra.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ra.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RA-behavior " "Info: Found design unit 1: RA-behavior" {  } { { "project/RA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RA.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RA " "Info: Found entity 1: RA" {  } { { "project/RA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RA.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/immediate.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/immediate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info: Found design unit 1: immediate-arch" {  } { { "project/immediate.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/immediate.vhdl" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info: Found entity 1: immediate" {  } { { "project/immediate.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/immediate.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/sixteenbitfa.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/sixteenbitfa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIXTEENBITFA-FUADD " "Info: Found design unit 1: SIXTEENBITFA-FUADD" {  } { { "project/SIXTEENBITFA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SIXTEENBITFA " "Info: Found entity 1: SIXTEENBITFA" {  } { { "project/SIXTEENBITFA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/registry.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/registry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-LOGIC " "Info: Found design unit 1: Registry-LOGIC" {  } { { "project/Registry.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Info: Found entity 1: Registry" {  } { { "project/Registry.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/reg16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info: Found design unit 1: Reg16-behavior" {  } { { "project/reg16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/reg16.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info: Found entity 1: Reg16" {  } { { "project/reg16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/reg16.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-multiplex " "Info: Found design unit 1: mux16-multiplex" {  } { { "project/mux16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/mux16.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "project/mux16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/mux16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux4to1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4TO1-Four21 " "Info: Found design unit 1: MUX4TO1-Four21" {  } { { "project/MUX4TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX4TO1.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Info: Found entity 1: MUX4TO1" {  } { { "project/MUX4TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX4TO1.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX project/MUX.vhdl " "Warning: Entity \"MUX\" obtained from \"project/MUX.vhdl\" instead of from Quartus II megafunction library" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-TwoTo1 " "Info: Found design unit 1: MUX-TwoTo1" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info: Found entity 1: MUX" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/flaglogic.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLAGLOGIC-LOGIC " "Info: Found design unit 1: FLAGLOGIC-LOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FLAGLOGIC.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FLAGLOGIC " "Info: Found entity 1: FLAGLOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FLAGLOGIC.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fa.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/fa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-ADD " "Info: Found design unit 1: FA-ADD" {  } { { "project/FA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FA.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "project/FA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FA.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/decoder16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/decoder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-decode " "Info: Found design unit 1: decoder16-decode" {  } { { "project/decoder16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/decoder16.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info: Found entity 1: decoder16" {  } { { "project/decoder16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/decoder16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/cu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/cu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Info: Found design unit 1: CU-behavior" {  } { { "project/CU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/CU.vhdl" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "project/CU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/CU.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/alu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LOGIC " "Info: Found design unit 1: ALU-LOGIC" {  } { { "project/ALU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "project/ALU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/processor.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-LOGIC " "Info: Found design unit 1: processor-LOGIC" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ps.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS-arch " "Info: Found design unit 1: PS-arch" {  } { { "project/PS.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/PS.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PS " "Info: Found entity 1: PS" {  } { { "project/PS.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/PS.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ir.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info: Found design unit 1: IR-arch" {  } { { "project/IR.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/IR.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "project/IR.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/IR.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxb.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/muxb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXB-MUX " "Info: Found design unit 1: MUXB-MUX" {  } { { "project/MUXB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXB.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXB " "Info: Found entity 1: MUXB" {  } { { "project/MUXB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXB.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxy.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/muxy.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXY-MUX " "Info: Found design unit 1: MUXY-MUX" {  } { { "project/MUXY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXY.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXY " "Info: Found entity 1: MUXY" {  } { { "project/MUXY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXY.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux6to1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6TO1-mux " "Info: Found design unit 1: MUX6TO1-mux" {  } { { "project/MUX6TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX6TO1.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX6TO1 " "Info: Found entity 1: MUX6TO1" {  } { { "project/MUX6TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX6TO1.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ma_select processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"ma_select\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"mem_read\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"mem_write\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_select processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"pc_select\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_enable processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"pc_enable\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_select processor.vhdl(130) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object \"inc_select\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_select processor.vhdl(131) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(131): object \"c_select\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_write processor.vhdl(132) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(132): object \"rf_write\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfc processor.vhdl(135) " "Warning (10541): VHDL Signal Declaration warning at processor.vhdl(135): used implicit default value for signal \"mfc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable processor.vhdl(138) " "Warning (10541): VHDL Signal Declaration warning at processor.vhdl(138): used implicit default value for signal \"Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataM processor.vhdl(144) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(144): object \"DataM\" assigned a value but never read" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memIn processor.vhdl(150) " "Warning (10541): VHDL Signal Declaration warning at processor.vhdl(150): used implicit default value for signal \"memIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReturnAddress processor.vhdl(151) " "Warning (10541): VHDL Signal Declaration warning at processor.vhdl(151): used implicit default value for signal \"ReturnAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:Step1 " "Info: Elaborating entity \"CU\" for hierarchy \"CU:Step1\"" {  } { { "project/processor.vhdl" "Step1" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry Registry:Step2 " "Info: Elaborating entity \"Registry\" for hierarchy \"Registry:Step2\"" {  } { { "project/processor.vhdl" "Step2" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 Registry:Step2\|decoder16:decoder " "Info: Elaborating entity \"decoder16\" for hierarchy \"Registry:Step2\|decoder16:decoder\"" {  } { { "project/Registry.vhdl" "decoder" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Registry:Step2\|Reg16:Register1 " "Info: Elaborating entity \"Reg16\" for hierarchy \"Registry:Step2\|Reg16:Register1\"" {  } { { "project/Registry.vhdl" "Register1" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 Registry:Step2\|mux16:MUXA " "Info: Elaborating entity \"mux16\" for hierarchy \"Registry:Step2\|mux16:MUXA\"" {  } { { "project/Registry.vhdl" "MUXA" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA RA:Step3 " "Info: Elaborating entity \"RA\" for hierarchy \"RA:Step3\"" {  } { { "project/processor.vhdl" "Step3" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:Step4 " "Info: Elaborating entity \"RB\" for hierarchy \"RB:Step4\"" {  } { { "project/processor.vhdl" "Step4" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RM RM:Step5 " "Info: Elaborating entity \"RM\" for hierarchy \"RM:Step5\"" {  } { { "project/processor.vhdl" "Step5" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RY RY:Step6 " "Info: Elaborating entity \"RY\" for hierarchy \"RY:Step6\"" {  } { { "project/processor.vhdl" "Step6" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RZ RZ:Step7 " "Info: Elaborating entity \"RZ\" for hierarchy \"RZ:Step7\"" {  } { { "project/processor.vhdl" "Step7" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXB MUXB:Step8 " "Info: Elaborating entity \"MUXB\" for hierarchy \"MUXB:Step8\"" {  } { { "project/processor.vhdl" "Step8" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXY MUXY:Step9 " "Info: Elaborating entity \"MUXY\" for hierarchy \"MUXY:Step9\"" {  } { { "project/processor.vhdl" "Step9" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Step10 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:Step10\"" {  } { { "project/processor.vhdl" "Step10" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU:Step10\|MUX:MUXA " "Info: Elaborating entity \"MUX\" for hierarchy \"ALU:Step10\|MUX:MUXA\"" {  } { { "project/ALU.vhdl" "MUXA" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIXTEENBITFA ALU:Step10\|SIXTEENBITFA:RIPPLEADD " "Info: Elaborating entity \"SIXTEENBITFA\" for hierarchy \"ALU:Step10\|SIXTEENBITFA:RIPPLEADD\"" {  } { { "project/ALU.vhdl" "RIPPLEADD" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:Step10\|SIXTEENBITFA:RIPPLEADD\|FA:add0 " "Info: Elaborating entity \"FA\" for hierarchy \"ALU:Step10\|SIXTEENBITFA:RIPPLEADD\|FA:add0\"" {  } { { "project/SIXTEENBITFA.vhdl" "add0" { Text "Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6TO1 ALU:Step10\|MUX6TO1:MUXFINAL " "Info: Elaborating entity \"MUX6TO1\" for hierarchy \"ALU:Step10\|MUX6TO1:MUXFINAL\"" {  } { { "project/ALU.vhdl" "MUXFINAL" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGLOGIC ALU:Step10\|FLAGLOGIC:FLAGCHECK " "Info: Elaborating entity \"FLAGLOGIC\" for hierarchy \"ALU:Step10\|FLAGLOGIC:FLAGCHECK\"" {  } { { "project/ALU.vhdl" "FLAGCHECK" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS PS:Step11 " "Info: Elaborating entity \"PS\" for hierarchy \"PS:Step11\"" {  } { { "project/processor.vhdl" "Step11" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:Step12 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:Step12\"" {  } { { "project/processor.vhdl" "Step12" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:Step13 " "Info: Elaborating entity \"immediate\" for hierarchy \"immediate:Step13\"" {  } { { "project/processor.vhdl" "Step13" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Warning: Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "Warning (15610): No output dependent on input pin \"Instruction\[0\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "Warning (15610): No output dependent on input pin \"Instruction\[1\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "Warning (15610): No output dependent on input pin \"Instruction\[2\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "Warning (15610): No output dependent on input pin \"Instruction\[3\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "Warning (15610): No output dependent on input pin \"Instruction\[4\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "Warning (15610): No output dependent on input pin \"Instruction\[5\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "Warning (15610): No output dependent on input pin \"Instruction\[6\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "Warning (15610): No output dependent on input pin \"Instruction\[7\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "Warning (15610): No output dependent on input pin \"Instruction\[8\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "Warning (15610): No output dependent on input pin \"Instruction\[9\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "Warning (15610): No output dependent on input pin \"Instruction\[10\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "Warning (15610): No output dependent on input pin \"Instruction\[11\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[12\] " "Warning (15610): No output dependent on input pin \"Instruction\[12\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[13\] " "Warning (15610): No output dependent on input pin \"Instruction\[13\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[14\] " "Warning (15610): No output dependent on input pin \"Instruction\[14\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[15\] " "Warning (15610): No output dependent on input pin \"Instruction\[15\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[16\] " "Warning (15610): No output dependent on input pin \"Instruction\[16\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[17\] " "Warning (15610): No output dependent on input pin \"Instruction\[17\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[18\] " "Warning (15610): No output dependent on input pin \"Instruction\[18\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[19\] " "Warning (15610): No output dependent on input pin \"Instruction\[19\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[20\] " "Warning (15610): No output dependent on input pin \"Instruction\[20\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[21\] " "Warning (15610): No output dependent on input pin \"Instruction\[21\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[22\] " "Warning (15610): No output dependent on input pin \"Instruction\[22\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[23\] " "Warning (15610): No output dependent on input pin \"Instruction\[23\]\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 18:32:32 2017 " "Info: Processing ended: Wed Nov 01 18:32:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
