{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 10:57:14 2005 " "Info: Processing started: Wed Mar 09 10:57:14 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdvb0 EP1C20F324C6 " "Info: Selected device EP1C20F324C6 for design hdvb0" {  } {  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll2:pll2_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL pll2:pll2_inst\|altpll:altpll_component\|pll" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|_clk0 10 7 0 0 " "Info: Implementing clock multiplication of 10, clock division of 7, and phase shift of 0 degrees (0 ps) for pll2:pll2_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0}  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll2.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll2.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 496 -1 0 } }  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll1:pll1_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL pll1:pll1_inst\|altpll:altpll_component\|pll" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_inst\|altpll:altpll_component\|_clk0 25 13 0 0 " "Info: Implementing clock multiplication of 25, clock division of 13, and phase shift of 0 degrees (0 ps) for pll1:pll1_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0}  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll1.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 488 -1 0 } }  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C6 " "Info: Device EP1C4F324C6 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C6 " "Info: Device EP1C12F324C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "rxclka_p " "Info: Promoted signal rxclka_p to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_p" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { rxclka_p } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pll2:pll2_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal pll2:pll2_inst\|altpll:altpll_component\|_clk0 to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pll2:pll2_inst\|altpll:altpll_component\|_clk0" } } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "rxclkb_p " "Info: Promoted signal rxclkb_p to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_p" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { rxclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pll1:pll1_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal pll1:pll1_inst\|altpll:altpll_component\|_clk0 to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pll1:pll1_inst\|altpll:altpll_component\|_clk0" } } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "" { pll1:pll1_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/hdvb0.fld" "" "" { pll1:pll1_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkoa Global clock in PIN J4 " "Info: Automatically promoted some destinations of signal txclkoa to use Global clock in PIN J4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclka " "Info: Destination txclka may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkob Global clock in PIN J16 " "Info: Automatically promoted some destinations of signal txclkob to use Global clock in PIN J16" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclkb " "Info: Destination txclkb may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclka2 Global clock " "Info: Automatically promoted some destinations of signal txclka2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 923 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkb2 Global clock " "Info: Automatically promoted some destinations of signal txclkb2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 929 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll2:pll2_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll2:pll2_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll2.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll2.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 496 -1 0 } }  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll1:pll1_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll1:pll1_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/pll1.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 488 -1 0 } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "69 " "Info: Fitter placement preparation operations ending: elapsed time = 69 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.817 ns register register " "Info: Estimated most critical path is register to register delay of 10.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11A\|count\[5\] 1 REG LAB_X28_Y27 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y27; Fanout = 41; REG Node = 'video_detect:U11A\|count\[5\]'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "" { video_detect:U11A|count[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.047 ns) + CELL(0.454 ns) 0.501 ns video_detect:U11A\|Mux~4567 2 COMB LAB_X28_Y27 4 " "Info: 2: + IC(0.047 ns) + CELL(0.454 ns) = 0.501 ns; Loc. = LAB_X28_Y27; Fanout = 4; COMB Node = 'video_detect:U11A\|Mux~4567'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.501 ns" { video_detect:U11A|count[5] video_detect:U11A|Mux~4567 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.088 ns) 1.119 ns edh:U12A\|LessThan~400 3 COMB LAB_X27_Y27 1 " "Info: 3: + IC(0.530 ns) + CELL(0.088 ns) = 1.119 ns; Loc. = LAB_X27_Y27; Fanout = 1; COMB Node = 'edh:U12A\|LessThan~400'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { video_detect:U11A|Mux~4567 edh:U12A|LessThan~400 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.088 ns) 2.334 ns edh:U12A\|edh_insert~555 4 COMB LAB_X29_Y25 14 " "Info: 4: + IC(1.127 ns) + CELL(0.088 ns) = 2.334 ns; Loc. = LAB_X29_Y25; Fanout = 14; COMB Node = 'edh:U12A\|edh_insert~555'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "1.215 ns" { edh:U12A|LessThan~400 edh:U12A|edh_insert~555 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.225 ns) 3.288 ns edh:U12A\|add~459 5 COMB LAB_X30_Y26 1 " "Info: 5: + IC(0.729 ns) + CELL(0.225 ns) = 3.288 ns; Loc. = LAB_X30_Y26; Fanout = 1; COMB Node = 'edh:U12A\|add~459'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.954 ns" { edh:U12A|edh_insert~555 edh:U12A|add~459 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.088 ns) 4.493 ns edh:U12A\|edhcount\[10\]~231 6 COMB LAB_X27_Y25 1 " "Info: 6: + IC(1.117 ns) + CELL(0.088 ns) = 4.493 ns; Loc. = LAB_X27_Y25; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[10\]~231'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "1.205 ns" { edh:U12A|add~459 edh:U12A|edhcount[10]~231 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.340 ns) 5.410 ns edh:U12A\|reduce_nor~423 7 COMB LAB_X31_Y25 1 " "Info: 7: + IC(0.577 ns) + CELL(0.340 ns) = 5.410 ns; Loc. = LAB_X31_Y25; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~423'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.917 ns" { edh:U12A|edhcount[10]~231 edh:U12A|reduce_nor~423 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 5.853 ns edh:U12A\|reduce_nor~425 8 COMB LAB_X31_Y25 1 " "Info: 8: + IC(-0.011 ns) + CELL(0.454 ns) = 5.853 ns; Loc. = LAB_X31_Y25; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~425'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|reduce_nor~423 edh:U12A|reduce_nor~425 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.454 ns) 6.471 ns edh:U12A\|reduce_nor~426 9 COMB LAB_X32_Y25 5 " "Info: 9: + IC(0.164 ns) + CELL(0.454 ns) = 6.471 ns; Loc. = LAB_X32_Y25; Fanout = 5; COMB Node = 'edh:U12A\|reduce_nor~426'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 6.914 ns edh:U12A\|reduce_nor~429 10 COMB LAB_X32_Y25 8 " "Info: 10: + IC(0.103 ns) + CELL(0.340 ns) = 6.914 ns; Loc. = LAB_X32_Y25; Fanout = 8; COMB Node = 'edh:U12A\|reduce_nor~429'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~429 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.088 ns) 7.532 ns edh:U12A\|reduce_nor~23 11 COMB LAB_X33_Y25 11 " "Info: 11: + IC(0.530 ns) + CELL(0.088 ns) = 7.532 ns; Loc. = LAB_X33_Y25; Fanout = 11; COMB Node = 'edh:U12A\|reduce_nor~23'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { edh:U12A|reduce_nor~429 edh:U12A|reduce_nor~23 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.340 ns) 8.486 ns edh:U12A\|edhword\[8\]~798 12 COMB LAB_X33_Y24 1 " "Info: 12: + IC(0.614 ns) + CELL(0.340 ns) = 8.486 ns; Loc. = LAB_X33_Y24; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[8\]~798'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.954 ns" { edh:U12A|reduce_nor~23 edh:U12A|edhword[8]~798 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 8.929 ns edh:U12A\|edhword\[8\]~799 13 COMB LAB_X33_Y24 1 " "Info: 13: + IC(-0.011 ns) + CELL(0.454 ns) = 8.929 ns; Loc. = LAB_X33_Y24; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[8\]~799'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhword[8]~798 edh:U12A|edhword[8]~799 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.225 ns) 9.883 ns edh:U12A\|edhword\[8\]~24 14 COMB LAB_X32_Y25 2 " "Info: 14: + IC(0.729 ns) + CELL(0.225 ns) = 9.883 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'edh:U12A\|edhword\[8\]~24'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.954 ns" { edh:U12A|edhword[8]~799 edh:U12A|edhword[8]~24 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 10.326 ns edh:U12A\|Mux~583 15 COMB LAB_X32_Y25 1 " "Info: 15: + IC(-0.011 ns) + CELL(0.454 ns) = 10.326 ns; Loc. = LAB_X32_Y25; Fanout = 1; COMB Node = 'edh:U12A\|Mux~583'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhword[8]~24 edh:U12A|Mux~583 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.089 ns) 10.817 ns edh:U12A\|data_out\[8\] 16 REG LAB_X32_Y25 1 " "Info: 16: + IC(0.402 ns) + CELL(0.089 ns) = 10.817 ns; Loc. = LAB_X32_Y25; Fanout = 1; REG Node = 'edh:U12A\|data_out\[8\]'" {  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "0.491 ns" { edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.181 ns 38.65 % " "Info: Total cell delay = 4.181 ns ( 38.65 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.636 ns 61.35 % " "Info: Total interconnect delay = 6.636 ns ( 61.35 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/temp/salesmeeting/altera/hdvb0/db/fpga1.quartus_db" { Floorplan "" "" "10.817 ns" { video_detect:U11A|count[5] video_detect:U11A|Mux~4567 edh:U12A|LessThan~400 edh:U12A|edh_insert~555 edh:U12A|add~459 edh:U12A|edhcount[10]~231 edh:U12A|reduce_nor~423 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~429 edh:U12A|reduce_nor~23 edh:U12A|edhword[8]~798 edh:U12A|edhword[8]~799 edh:U12A|edhword[8]~24 edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Estimated interconnect usage is 19% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "43 " "Info: Fitter placement operations ending: elapsed time = 43 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "62 " "Info: Fitter routing operations ending: elapsed time = 62 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed 