vendor_name = ModelSim
source_file = 1, /home/raphacosta/Desktop/relogio/relogio.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/mux_6_to_1.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/fluxoDados.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/ULA.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/registradorGenerico.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/divisorGenerico.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/conversorHex7Seg.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/mux_5_to_1.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/mux_2.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/SM1.smf
source_file = 1, /home/raphacosta/Desktop/relogio/SM1.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/clk_div.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/Waveform.vwf
source_file = 1, /home/raphacosta/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/raphacosta/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/raphacosta/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/raphacosta/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/raphacosta/Desktop/relogio/db/relogio.cbx.xml
design_name = relogio
instance = comp, \Mux_sel_6[0]~output , Mux_sel_6[0]~output, relogio, 1
instance = comp, \Mux_sel_6[1]~output , Mux_sel_6[1]~output, relogio, 1
instance = comp, \Mux_sel_6[2]~output , Mux_sel_6[2]~output, relogio, 1
instance = comp, \Mux_sel_5[0]~output , Mux_sel_5[0]~output, relogio, 1
instance = comp, \Mux_sel_5[1]~output , Mux_sel_5[1]~output, relogio, 1
instance = comp, \Mux_sel_5[2]~output , Mux_sel_5[2]~output, relogio, 1
instance = comp, \funcaoULA[0]~output , funcaoULA[0]~output, relogio, 1
instance = comp, \funcaoULA[1]~output , funcaoULA[1]~output, relogio, 1
instance = comp, \state[0]~output , state[0]~output, relogio, 1
instance = comp, \state[1]~output , state[1]~output, relogio, 1
instance = comp, \state[2]~output , state[2]~output, relogio, 1
instance = comp, \state[3]~output , state[3]~output, relogio, 1
instance = comp, \is_ajusta~output , is_ajusta~output, relogio, 1
instance = comp, \EnDH~output , EnDH~output, relogio, 1
instance = comp, \EnUH~output , EnUH~output, relogio, 1
instance = comp, \EnDM~output , EnDM~output, relogio, 1
instance = comp, \EnUM~output , EnUM~output, relogio, 1
instance = comp, \EnDS~output , EnDS~output, relogio, 1
instance = comp, \EnUS~output , EnUS~output, relogio, 1
instance = comp, \ResDH~output , ResDH~output, relogio, 1
instance = comp, \ResUH~output , ResUH~output, relogio, 1
instance = comp, \ResDM~output , ResDM~output, relogio, 1
instance = comp, \ResUM~output , ResUM~output, relogio, 1
instance = comp, \ResDS~output , ResDS~output, relogio, 1
instance = comp, \ResUS~output , ResUS~output, relogio, 1
instance = comp, \um_seg_out~output , um_seg_out~output, relogio, 1
instance = comp, \DH_out[0]~output , DH_out[0]~output, relogio, 1
instance = comp, \DH_out[1]~output , DH_out[1]~output, relogio, 1
instance = comp, \DH_out[2]~output , DH_out[2]~output, relogio, 1
instance = comp, \DH_out[3]~output , DH_out[3]~output, relogio, 1
instance = comp, \UH_out[0]~output , UH_out[0]~output, relogio, 1
instance = comp, \UH_out[1]~output , UH_out[1]~output, relogio, 1
instance = comp, \UH_out[2]~output , UH_out[2]~output, relogio, 1
instance = comp, \UH_out[3]~output , UH_out[3]~output, relogio, 1
instance = comp, \DM_out[0]~output , DM_out[0]~output, relogio, 1
instance = comp, \DM_out[1]~output , DM_out[1]~output, relogio, 1
instance = comp, \DM_out[2]~output , DM_out[2]~output, relogio, 1
instance = comp, \DM_out[3]~output , DM_out[3]~output, relogio, 1
instance = comp, \UM_out[0]~output , UM_out[0]~output, relogio, 1
instance = comp, \UM_out[1]~output , UM_out[1]~output, relogio, 1
instance = comp, \UM_out[2]~output , UM_out[2]~output, relogio, 1
instance = comp, \UM_out[3]~output , UM_out[3]~output, relogio, 1
instance = comp, \DS_out[0]~output , DS_out[0]~output, relogio, 1
instance = comp, \DS_out[1]~output , DS_out[1]~output, relogio, 1
instance = comp, \DS_out[2]~output , DS_out[2]~output, relogio, 1
instance = comp, \DS_out[3]~output , DS_out[3]~output, relogio, 1
instance = comp, \US_out[0]~output , US_out[0]~output, relogio, 1
instance = comp, \US_out[1]~output , US_out[1]~output, relogio, 1
instance = comp, \US_out[2]~output , US_out[2]~output, relogio, 1
instance = comp, \US_out[3]~output , US_out[3]~output, relogio, 1
instance = comp, \controle_out[0]~output , controle_out[0]~output, relogio, 1
instance = comp, \controle_out[1]~output , controle_out[1]~output, relogio, 1
instance = comp, \controle_out[2]~output , controle_out[2]~output, relogio, 1
instance = comp, \controle_out[3]~output , controle_out[3]~output, relogio, 1
instance = comp, \controle_out[4]~output , controle_out[4]~output, relogio, 1
instance = comp, \controle_out[5]~output , controle_out[5]~output, relogio, 1
instance = comp, \controle_out[6]~output , controle_out[6]~output, relogio, 1
instance = comp, \controle_out[7]~output , controle_out[7]~output, relogio, 1
instance = comp, \controle_out[8]~output , controle_out[8]~output, relogio, 1
instance = comp, \controle_out[9]~output , controle_out[9]~output, relogio, 1
instance = comp, \controle_out[10]~output , controle_out[10]~output, relogio, 1
instance = comp, \controle_out[11]~output , controle_out[11]~output, relogio, 1
instance = comp, \controle_out[12]~output , controle_out[12]~output, relogio, 1
instance = comp, \controle_out[13]~output , controle_out[13]~output, relogio, 1
instance = comp, \controle_out[14]~output , controle_out[14]~output, relogio, 1
instance = comp, \controle_out[15]~output , controle_out[15]~output, relogio, 1
instance = comp, \controle_out[16]~output , controle_out[16]~output, relogio, 1
instance = comp, \controle_out[17]~output , controle_out[17]~output, relogio, 1
instance = comp, \controle_out[18]~output , controle_out[18]~output, relogio, 1
instance = comp, \controle_out[19]~output , controle_out[19]~output, relogio, 1
instance = comp, \controle_out[20]~output , controle_out[20]~output, relogio, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, relogio, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, relogio, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, relogio, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, relogio, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, relogio, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, relogio, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, relogio, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, relogio, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, relogio, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, relogio, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, relogio, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, relogio, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, relogio, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, relogio, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, relogio, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, relogio, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, relogio, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, relogio, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, relogio, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, relogio, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, relogio, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, relogio, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, relogio, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, relogio, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, relogio, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, relogio, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, relogio, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, relogio, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, relogio, 1
instance = comp, \FD|regUS|DOUT[0]~0 , FD|regUS|DOUT[0]~0, relogio, 1
instance = comp, \sequenciador|fstate.reset_all , sequenciador|fstate.reset_all, relogio, 1
instance = comp, \sequenciador|controle[15]~0 , sequenciador|controle[15]~0, relogio, 1
instance = comp, \sequenciador|controle[15] , sequenciador|controle[15], relogio, 1
instance = comp, \clk_1seg|counter[0]~28 , clk_1seg|counter[0]~28, relogio, 1
instance = comp, \clk_1seg|counter[23]~74 , clk_1seg|counter[23]~74, relogio, 1
instance = comp, \clk_1seg|counter[24]~76 , clk_1seg|counter[24]~76, relogio, 1
instance = comp, \clk_1seg|counter[24] , clk_1seg|counter[24], relogio, 1
instance = comp, \clk_1seg|counter[25]~78 , clk_1seg|counter[25]~78, relogio, 1
instance = comp, \clk_1seg|counter[25] , clk_1seg|counter[25], relogio, 1
instance = comp, \clk_1seg|counter[26]~80 , clk_1seg|counter[26]~80, relogio, 1
instance = comp, \clk_1seg|counter[26] , clk_1seg|counter[26], relogio, 1
instance = comp, \clk_1seg|counter[27]~82 , clk_1seg|counter[27]~82, relogio, 1
instance = comp, \clk_1seg|counter[27] , clk_1seg|counter[27], relogio, 1
instance = comp, \clk_1seg|LessThan1~1 , clk_1seg|LessThan1~1, relogio, 1
instance = comp, \clk_1seg|LessThan1~2 , clk_1seg|LessThan1~2, relogio, 1
instance = comp, \clk_1seg|LessThan1~3 , clk_1seg|LessThan1~3, relogio, 1
instance = comp, \clk_1seg|LessThan0~0 , clk_1seg|LessThan0~0, relogio, 1
instance = comp, \clk_1seg|LessThan0~1 , clk_1seg|LessThan0~1, relogio, 1
instance = comp, \clk_1seg|LessThan0~2 , clk_1seg|LessThan0~2, relogio, 1
instance = comp, \clk_1seg|LessThan0~3 , clk_1seg|LessThan0~3, relogio, 1
instance = comp, \clk_1seg|counter[0] , clk_1seg|counter[0], relogio, 1
instance = comp, \clk_1seg|counter[1]~30 , clk_1seg|counter[1]~30, relogio, 1
instance = comp, \clk_1seg|counter[1] , clk_1seg|counter[1], relogio, 1
instance = comp, \clk_1seg|counter[2]~32 , clk_1seg|counter[2]~32, relogio, 1
instance = comp, \clk_1seg|counter[2] , clk_1seg|counter[2], relogio, 1
instance = comp, \clk_1seg|counter[3]~34 , clk_1seg|counter[3]~34, relogio, 1
instance = comp, \clk_1seg|counter[3] , clk_1seg|counter[3], relogio, 1
instance = comp, \clk_1seg|counter[4]~36 , clk_1seg|counter[4]~36, relogio, 1
instance = comp, \clk_1seg|counter[4] , clk_1seg|counter[4], relogio, 1
instance = comp, \clk_1seg|counter[5]~38 , clk_1seg|counter[5]~38, relogio, 1
instance = comp, \clk_1seg|counter[5] , clk_1seg|counter[5], relogio, 1
instance = comp, \clk_1seg|counter[6]~40 , clk_1seg|counter[6]~40, relogio, 1
instance = comp, \clk_1seg|counter[6] , clk_1seg|counter[6], relogio, 1
instance = comp, \clk_1seg|counter[7]~42 , clk_1seg|counter[7]~42, relogio, 1
instance = comp, \clk_1seg|counter[7] , clk_1seg|counter[7], relogio, 1
instance = comp, \clk_1seg|counter[8]~44 , clk_1seg|counter[8]~44, relogio, 1
instance = comp, \clk_1seg|counter[8] , clk_1seg|counter[8], relogio, 1
instance = comp, \clk_1seg|counter[9]~46 , clk_1seg|counter[9]~46, relogio, 1
instance = comp, \clk_1seg|counter[9] , clk_1seg|counter[9], relogio, 1
instance = comp, \clk_1seg|counter[10]~48 , clk_1seg|counter[10]~48, relogio, 1
instance = comp, \clk_1seg|counter[10] , clk_1seg|counter[10], relogio, 1
instance = comp, \clk_1seg|counter[11]~50 , clk_1seg|counter[11]~50, relogio, 1
instance = comp, \clk_1seg|counter[11] , clk_1seg|counter[11], relogio, 1
instance = comp, \clk_1seg|counter[12]~52 , clk_1seg|counter[12]~52, relogio, 1
instance = comp, \clk_1seg|counter[12] , clk_1seg|counter[12], relogio, 1
instance = comp, \clk_1seg|counter[13]~54 , clk_1seg|counter[13]~54, relogio, 1
instance = comp, \clk_1seg|counter[13] , clk_1seg|counter[13], relogio, 1
instance = comp, \clk_1seg|counter[14]~56 , clk_1seg|counter[14]~56, relogio, 1
instance = comp, \clk_1seg|counter[14] , clk_1seg|counter[14], relogio, 1
instance = comp, \clk_1seg|counter[15]~58 , clk_1seg|counter[15]~58, relogio, 1
instance = comp, \clk_1seg|counter[15] , clk_1seg|counter[15], relogio, 1
instance = comp, \clk_1seg|counter[16]~60 , clk_1seg|counter[16]~60, relogio, 1
instance = comp, \clk_1seg|counter[16] , clk_1seg|counter[16], relogio, 1
instance = comp, \clk_1seg|counter[17]~62 , clk_1seg|counter[17]~62, relogio, 1
instance = comp, \clk_1seg|counter[17] , clk_1seg|counter[17], relogio, 1
instance = comp, \clk_1seg|counter[18]~64 , clk_1seg|counter[18]~64, relogio, 1
instance = comp, \clk_1seg|counter[18] , clk_1seg|counter[18], relogio, 1
instance = comp, \clk_1seg|counter[19]~66 , clk_1seg|counter[19]~66, relogio, 1
instance = comp, \clk_1seg|counter[19] , clk_1seg|counter[19], relogio, 1
instance = comp, \clk_1seg|counter[20]~68 , clk_1seg|counter[20]~68, relogio, 1
instance = comp, \clk_1seg|counter[20] , clk_1seg|counter[20], relogio, 1
instance = comp, \clk_1seg|counter[21]~70 , clk_1seg|counter[21]~70, relogio, 1
instance = comp, \clk_1seg|counter[21] , clk_1seg|counter[21], relogio, 1
instance = comp, \clk_1seg|counter[22]~72 , clk_1seg|counter[22]~72, relogio, 1
instance = comp, \clk_1seg|counter[22] , clk_1seg|counter[22], relogio, 1
instance = comp, \clk_1seg|counter[23] , clk_1seg|counter[23], relogio, 1
instance = comp, \clk_1seg|LessThan1~0 , clk_1seg|LessThan1~0, relogio, 1
instance = comp, \clk_1seg|LessThan1~4 , clk_1seg|LessThan1~4, relogio, 1
instance = comp, \clk_1seg|LessThan1~5 , clk_1seg|LessThan1~5, relogio, 1
instance = comp, \clk_1seg|LessThan1~6 , clk_1seg|LessThan1~6, relogio, 1
instance = comp, \clk_1seg|LessThan1~7 , clk_1seg|LessThan1~7, relogio, 1
instance = comp, \sequenciador|Selector0~0 , sequenciador|Selector0~0, relogio, 1
instance = comp, \sequenciador|fstate.soma_us , sequenciador|fstate.soma_us, relogio, 1
instance = comp, \sequenciador|controle[9] , sequenciador|controle[9], relogio, 1
instance = comp, \FD|regUS|DOUT[0] , FD|regUS|DOUT[0], relogio, 1
instance = comp, \FD|ULA|Add0~0 , FD|ULA|Add0~0, relogio, 1
instance = comp, \FD|regUS|DOUT[1] , FD|regUS|DOUT[1], relogio, 1
instance = comp, \FD|ULA|Add0~1 , FD|ULA|Add0~1, relogio, 1
instance = comp, \FD|regUS|DOUT[2] , FD|regUS|DOUT[2], relogio, 1
instance = comp, \FD|ULA|Add0~2 , FD|ULA|Add0~2, relogio, 1
instance = comp, \FD|regUS|DOUT[3] , FD|regUS|DOUT[3], relogio, 1
instance = comp, \FD|Z~0 , FD|Z~0, relogio, 1
instance = comp, \sequenciador|Selector2~0 , sequenciador|Selector2~0, relogio, 1
instance = comp, \sequenciador|fstate.compara_us , sequenciador|fstate.compara_us, relogio, 1
instance = comp, \sequenciador|Selector1~0 , sequenciador|Selector1~0, relogio, 1
instance = comp, \sequenciador|Selector1~1 , sequenciador|Selector1~1, relogio, 1
instance = comp, \sequenciador|fstate.espera_seg , sequenciador|fstate.espera_seg, relogio, 1
instance = comp, \sequenciador|state[0] , sequenciador|state[0], relogio, 1
instance = comp, \sequenciador|state[1] , sequenciador|state[1], relogio, 1
instance = comp, \display0|rascSaida7seg[0]~0 , display0|rascSaida7seg[0]~0, relogio, 1
instance = comp, \display0|rascSaida7seg[1]~1 , display0|rascSaida7seg[1]~1, relogio, 1
instance = comp, \display0|rascSaida7seg[2]~2 , display0|rascSaida7seg[2]~2, relogio, 1
instance = comp, \display0|rascSaida7seg[3]~3 , display0|rascSaida7seg[3]~3, relogio, 1
instance = comp, \display0|rascSaida7seg[4]~4 , display0|rascSaida7seg[4]~4, relogio, 1
instance = comp, \display0|rascSaida7seg[5]~5 , display0|rascSaida7seg[5]~5, relogio, 1
instance = comp, \display0|rascSaida7seg[6]~6 , display0|rascSaida7seg[6]~6, relogio, 1
instance = comp, \KEY[0]~input , KEY[0]~input, relogio, 1
instance = comp, \KEY[1]~input , KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input , KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input , KEY[3]~input, relogio, 1
instance = comp, \SW[0]~input , SW[0]~input, relogio, 1
instance = comp, \SW[1]~input , SW[1]~input, relogio, 1
instance = comp, \SW[2]~input , SW[2]~input, relogio, 1
instance = comp, \SW[3]~input , SW[3]~input, relogio, 1
instance = comp, \SW[4]~input , SW[4]~input, relogio, 1
instance = comp, \SW[5]~input , SW[5]~input, relogio, 1
instance = comp, \SW[6]~input , SW[6]~input, relogio, 1
instance = comp, \SW[7]~input , SW[7]~input, relogio, 1
instance = comp, \SW[8]~input , SW[8]~input, relogio, 1
instance = comp, \SW[9]~input , SW[9]~input, relogio, 1
instance = comp, \SW[10]~input , SW[10]~input, relogio, 1
instance = comp, \SW[11]~input , SW[11]~input, relogio, 1
instance = comp, \SW[12]~input , SW[12]~input, relogio, 1
instance = comp, \SW[13]~input , SW[13]~input, relogio, 1
instance = comp, \SW[14]~input , SW[14]~input, relogio, 1
instance = comp, \SW[15]~input , SW[15]~input, relogio, 1
instance = comp, \SW[16]~input , SW[16]~input, relogio, 1
instance = comp, \SW[17]~input , SW[17]~input, relogio, 1
