--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/vinayak/Desktop/CS220/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml rotatory_shaft.twx rotatory_shaft.ncd -o
rotatory_shaft.twr rotatory_shaft.pcf -ucf rotatory_shaft.ucf

Design file:              rotatory_shaft.ncd
Physical constraint file: rotatory_shaft.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.042ns.
--------------------------------------------------------------------------------

Paths for end point led6 (SLICE_X42Y86.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_direction (FF)
  Destination:          led6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_direction to led6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.YQ      Tcko                  0.652   C1/r_direction
                                                       C1/r_direction
    SLICE_X42Y86.F3      net (fanout=8)        2.498   C1/r_direction
    SLICE_X42Y86.CLK     Tfck                  0.892   led6_OBUF
                                                       led6_mux00001
                                                       led6
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.544ns logic, 2.498ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point led4 (SLICE_X42Y86.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_direction (FF)
  Destination:          led4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_direction to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.YQ      Tcko                  0.652   C1/r_direction
                                                       C1/r_direction
    SLICE_X42Y86.G3      net (fanout=8)        2.498   C1/r_direction
    SLICE_X42Y86.CLK     Tgck                  0.892   led6_OBUF
                                                       led4_mux00001
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.544ns logic, 2.498ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point led7 (SLICE_X42Y87.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_direction (FF)
  Destination:          led7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_direction to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.YQ      Tcko                  0.652   C1/r_direction
                                                       C1/r_direction
    SLICE_X42Y87.F3      net (fanout=8)        2.498   C1/r_direction
    SLICE_X42Y87.CLK     Tfck                  0.892   led7_OBUF
                                                       led7_mux00001
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.544ns logic, 2.498ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X45Y87.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.470   led2_OBUF
                                                       led0
    SLICE_X45Y87.G4      net (fanout=3)        0.373   led0_OBUF
    SLICE_X45Y87.CLK     Tckg        (-Th)    -0.516   led3_OBUF
                                                       led1_mux00001
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.986ns logic, 0.373ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point led7 (SLICE_X42Y87.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.470   led2_OBUF
                                                       led0
    SLICE_X42Y87.F4      net (fanout=3)        0.374   led0_OBUF
    SLICE_X42Y87.CLK     Tckf        (-Th)    -0.560   led7_OBUF
                                                       led7_mux00001
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (1.030ns logic, 0.374ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point led0 (SLICE_X45Y86.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led7 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.032 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led7 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y87.XQ      Tcko                  0.474   led7_OBUF
                                                       led7
    SLICE_X45Y86.G3      net (fanout=3)        0.418   led7_OBUF
    SLICE_X45Y86.CLK     Tckg        (-Th)    -0.516   led2_OBUF
                                                       led0_mux00001
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.990ns logic, 0.418ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led6_OBUF/CLK
  Logical resource: led6/CK
  Location pin: SLICE_X42Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led6_OBUF/CLK
  Logical resource: led6/CK
  Location pin: SLICE_X42Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led6_OBUF/CLK
  Logical resource: led6/CK
  Location pin: SLICE_X42Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.042|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   4.042ns{1}   (Maximum frequency: 247.402MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 12 18:27:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



