Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/HS_ASSGN_SBOX/ASSGN2/tb_isim_beh.exe -prj E:/HS_ASSGN_SBOX/ASSGN2/tb_beh.prj work.tb work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/square_mapping_4.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/multiplication_in_4.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/inverse_mapping_4.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/addition_in_4.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/transform_8_to_4_2.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/inverse_transform_4_2_to_8.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/inverse_in_4_2.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/affine_transform.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/sbox.v" into library work
Analyzing Verilog file "E:/HS_ASSGN_SBOX/ASSGN2/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module transform_8_to_4_2
Compiling module square_mapping_4
Compiling module multiplication_in_4
Compiling module addition_in_4
Compiling module inverse_mapping_4
Compiling module inverse_in_4_2
Compiling module inverse_transform_4_2_to_8
Compiling module affine_transform
Compiling module sbox
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable E:/HS_ASSGN_SBOX/ASSGN2/tb_isim_beh.exe
Fuse Memory Usage: 28144 KB
Fuse CPU Usage: 405 ms
