// Seed: 2021555548
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wand id_7,
    input wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3
);
  module_0(
      id_3, id_3, id_0, id_3, id_3, id_1, id_3, id_1, id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  assign id_5 = 1 ? 1'b0 : id_6 - id_6;
  module_0(
      id_2, id_5, id_4, id_5, id_7, id_4, id_5, id_6, id_3
  );
endmodule
