
C:\stm32_workspace\synth_02\Debug\synth_02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c10  08007a60  08007a60  00017a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008670  08008670  00018670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008674  08008674  00018674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000194  20000000  08008678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020194  2**0
                  CONTENTS
  7 .bss          000044cc  20000194  20000194  00020194  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20004660  20004660  00020194  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020194  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c77a  00000000  00000000  000201c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001fa4  00000000  00000000  0002c93c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f08  00000000  00000000  0002e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d98  00000000  00000000  0002f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005808  00000000  00000000  00030580  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004cc6  00000000  00000000  00035d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      000000ee  00000000  00000000  0003aa4e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004250  00000000  00000000  0003ab3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000000c8  00000000  00000000  0003ed8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000194 	.word	0x20000194
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a44 	.word	0x08007a44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000198 	.word	0x20000198
 80001c4:	08007a44 	.word	0x08007a44

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b14:	2300      	movs	r3, #0
 8000b16:	73fb      	strb	r3, [r7, #15]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	73bb      	strb	r3, [r7, #14]
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	78db      	ldrb	r3, [r3, #3]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d038      	beq.n	8000b9a <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000b28:	4b27      	ldr	r3, [pc, #156]	; (8000bc8 <NVIC_Init+0xbc>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b32:	0a1b      	lsrs	r3, r3, #8
 8000b34:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	f1c3 0304 	rsb	r3, r3, #4
 8000b3c:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000b3e:	7b7a      	ldrb	r2, [r7, #13]
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	fa42 f303 	asr.w	r3, r2, r3
 8000b46:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	7bbb      	ldrb	r3, [r7, #14]
 8000b50:	fa02 f303 	lsl.w	r3, r2, r3
 8000b54:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	789a      	ldrb	r2, [r3, #2]
 8000b5a:	7b7b      	ldrb	r3, [r7, #13]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	011b      	lsls	r3, r3, #4
 8000b6a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b6c:	4a17      	ldr	r2, [pc, #92]	; (8000bcc <NVIC_Init+0xc0>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	4413      	add	r3, r2
 8000b74:	7bfa      	ldrb	r2, [r7, #15]
 8000b76:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b7a:	4a14      	ldr	r2, [pc, #80]	; (8000bcc <NVIC_Init+0xc0>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	095b      	lsrs	r3, r3, #5
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	f003 031f 	and.w	r3, r3, #31
 8000b8e:	2101      	movs	r1, #1
 8000b90:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b94:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b98:	e00f      	b.n	8000bba <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b9a:	490c      	ldr	r1, [pc, #48]	; (8000bcc <NVIC_Init+0xc0>)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	095b      	lsrs	r3, r3, #5
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	f003 031f 	and.w	r3, r3, #31
 8000bae:	2201      	movs	r2, #1
 8000bb0:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bb2:	f100 0320 	add.w	r3, r0, #32
 8000bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000bba:	bf00      	nop
 8000bbc:	3714      	adds	r7, #20
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000ed00 	.word	0xe000ed00
 8000bcc:	e000e100 	.word	0xe000e100

08000bd0 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000bda:	f001 f973 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8000bde:	2100      	movs	r1, #0
 8000be0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000be4:	f001 f96e 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}

08000bec <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000c0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c0e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	791b      	ldrb	r3, [r3, #4]
 8000c14:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	68fa      	ldr	r2, [r7, #12]
 8000c26:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <ADC_Init+0xa8>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c3e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c44:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	795b      	ldrb	r3, [r3, #5]
 8000c4a:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000c66:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	7d1b      	ldrb	r3, [r3, #20]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	7afb      	ldrb	r3, [r7, #11]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000c76:	7afb      	ldrb	r3, [r7, #11]
 8000c78:	051b      	lsls	r3, r3, #20
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	c0fff7fd 	.word	0xc0fff7fd

08000c98 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	751a      	strb	r2, [r3, #20]
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000ce4:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <ADC_CommonInit+0x48>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <ADC_CommonInit+0x4c>)
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cfa:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000d00:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000d06:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <ADC_CommonInit+0x48>)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	6053      	str	r3, [r2, #4]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	40012300 	.word	0x40012300
 8000d24:	fffc30e0 	.word	0xfffc30e0

08000d28 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	60da      	str	r2, [r3, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d006      	beq.n	8000d74 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f043 0201 	orr.w	r2, r3, #1
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000d72:	e005      	b.n	8000d80 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	f023 0201 	bic.w	r2, r3, #1
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
  }
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	4608      	mov	r0, r1
 8000d96:	4611      	mov	r1, r2
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	70fb      	strb	r3, [r7, #3]
 8000d9e:	460b      	mov	r3, r1
 8000da0:	70bb      	strb	r3, [r7, #2]
 8000da2:	4613      	mov	r3, r2
 8000da4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	2300      	movs	r3, #0
 8000dac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000dae:	78fb      	ldrb	r3, [r7, #3]
 8000db0:	2b09      	cmp	r3, #9
 8000db2:	d923      	bls.n	8000dfc <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000dba:	78fb      	ldrb	r3, [r7, #3]
 8000dbc:	f1a3 020a 	sub.w	r2, r3, #10
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	4413      	add	r3, r2
 8000dc6:	2207      	movs	r2, #7
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000dd8:	7879      	ldrb	r1, [r7, #1]
 8000dda:	78fb      	ldrb	r3, [r7, #3]
 8000ddc:	f1a3 020a 	sub.w	r2, r3, #10
 8000de0:	4613      	mov	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	4413      	add	r3, r2
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	e01e      	b.n	8000e3a <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000e02:	78fa      	ldrb	r2, [r7, #3]
 8000e04:	4613      	mov	r3, r2
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	4413      	add	r3, r2
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000e1c:	7879      	ldrb	r1, [r7, #1]
 8000e1e:	78fa      	ldrb	r2, [r7, #3]
 8000e20:	4613      	mov	r3, r2
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	4413      	add	r3, r2
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000e3a:	78bb      	ldrb	r3, [r7, #2]
 8000e3c:	2b06      	cmp	r3, #6
 8000e3e:	d821      	bhi.n	8000e84 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e44:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000e46:	78bb      	ldrb	r3, [r7, #2]
 8000e48:	1e5a      	subs	r2, r3, #1
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	4413      	add	r3, r2
 8000e50:	221f      	movs	r2, #31
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000e62:	78f9      	ldrb	r1, [r7, #3]
 8000e64:	78bb      	ldrb	r3, [r7, #2]
 8000e66:	1e5a      	subs	r2, r3, #1
 8000e68:	4613      	mov	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	4413      	add	r3, r2
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000e82:	e047      	b.n	8000f14 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000e84:	78bb      	ldrb	r3, [r7, #2]
 8000e86:	2b0c      	cmp	r3, #12
 8000e88:	d821      	bhi.n	8000ece <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000e90:	78bb      	ldrb	r3, [r7, #2]
 8000e92:	1fda      	subs	r2, r3, #7
 8000e94:	4613      	mov	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	221f      	movs	r2, #31
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000eac:	78f9      	ldrb	r1, [r7, #3]
 8000eae:	78bb      	ldrb	r3, [r7, #2]
 8000eb0:	1fda      	subs	r2, r3, #7
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	4413      	add	r3, r2
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebc:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000ecc:	e022      	b.n	8000f14 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000ed4:	78bb      	ldrb	r3, [r7, #2]
 8000ed6:	f1a3 020d 	sub.w	r2, r3, #13
 8000eda:	4613      	mov	r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	221f      	movs	r2, #31
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	43db      	mvns	r3, r3
 8000eec:	68fa      	ldr	r2, [r7, #12]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000ef2:	78f9      	ldrb	r1, [r7, #3]
 8000ef4:	78bb      	ldrb	r3, [r7, #2]
 8000ef6:	f1a3 020d 	sub.w	r2, r3, #13
 8000efa:	4613      	mov	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	fa01 f303 	lsl.w	r3, r1, r3
 8000f04:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f2c:	78fb      	ldrb	r3, [r7, #3]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d006      	beq.n	8000f40 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8000f3e:	e005      	b.n	8000f4c <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
  }
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f64:	78fb      	ldrb	r3, [r7, #3]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d006      	beq.n	8000f78 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000f76:	e005      	b.n	8000f84 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	609a      	str	r2, [r3, #8]
  }
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 8000fa0:	887b      	ldrh	r3, [r7, #2]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	43da      	mvns	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	601a      	str	r2, [r3, #0]
}                    
 8000fb0:	bf00      	nop
 8000fb2:	3714      	adds	r7, #20
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000fce:	4b14      	ldr	r3, [pc, #80]	; (8001020 <DAC_Init+0x64>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000fd4:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ff4:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	4313      	orrs	r3, r2
 800100a:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 800100c:	4a04      	ldr	r2, [pc, #16]	; (8001020 <DAC_Init+0x64>)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	6013      	str	r3, [r2, #0]
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40007400 	.word	0x40007400

08001024 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001030:	78fb      	ldrb	r3, [r7, #3]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d009      	beq.n	800104a <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8001036:	490d      	ldr	r1, [pc, #52]	; (800106c <DAC_Cmd+0x48>)
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <DAC_Cmd+0x48>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	2001      	movs	r0, #1
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	fa00 f303 	lsl.w	r3, r0, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8001048:	e009      	b.n	800105e <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 800104a:	4908      	ldr	r1, [pc, #32]	; (800106c <DAC_Cmd+0x48>)
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <DAC_Cmd+0x48>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	2001      	movs	r0, #1
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	fa00 f303 	lsl.w	r3, r0, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	4013      	ands	r3, r2
 800105c:	600b      	str	r3, [r1, #0]
  }
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40007400 	.word	0x40007400

08001070 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <DAC_SetChannel1Data+0x34>)
 8001082:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8001084:	68fa      	ldr	r2, [r7, #12]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	3308      	adds	r3, #8
 800108c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	461a      	mov	r2, r3
 8001092:	887b      	ldrh	r3, [r7, #2]
 8001094:	6013      	str	r3, [r2, #0]
}
 8001096:	bf00      	nop
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	40007400 	.word	0x40007400

080010a8 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f023 0201 	bic.w	r2, r3, #1
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2200      	movs	r2, #0
 80010c6:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2221      	movs	r2, #33	; 0x21
 80010de:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a46      	ldr	r2, [pc, #280]	; (80011fc <DMA_DeInit+0x154>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d103      	bne.n	80010f0 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80010e8:	4b45      	ldr	r3, [pc, #276]	; (8001200 <DMA_DeInit+0x158>)
 80010ea:	223d      	movs	r2, #61	; 0x3d
 80010ec:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010ee:	e07e      	b.n	80011ee <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a44      	ldr	r2, [pc, #272]	; (8001204 <DMA_DeInit+0x15c>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d104      	bne.n	8001102 <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80010f8:	4b41      	ldr	r3, [pc, #260]	; (8001200 <DMA_DeInit+0x158>)
 80010fa:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80010fe:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001100:	e075      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a40      	ldr	r2, [pc, #256]	; (8001208 <DMA_DeInit+0x160>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d104      	bne.n	8001114 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800110a:	4b3d      	ldr	r3, [pc, #244]	; (8001200 <DMA_DeInit+0x158>)
 800110c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001110:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001112:	e06c      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a3d      	ldr	r2, [pc, #244]	; (800120c <DMA_DeInit+0x164>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d104      	bne.n	8001126 <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 800111c:	4b38      	ldr	r3, [pc, #224]	; (8001200 <DMA_DeInit+0x158>)
 800111e:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001122:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001124:	e063      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a39      	ldr	r2, [pc, #228]	; (8001210 <DMA_DeInit+0x168>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d103      	bne.n	8001136 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800112e:	4b34      	ldr	r3, [pc, #208]	; (8001200 <DMA_DeInit+0x158>)
 8001130:	4a38      	ldr	r2, [pc, #224]	; (8001214 <DMA_DeInit+0x16c>)
 8001132:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001134:	e05b      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a37      	ldr	r2, [pc, #220]	; (8001218 <DMA_DeInit+0x170>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d103      	bne.n	8001146 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800113e:	4b30      	ldr	r3, [pc, #192]	; (8001200 <DMA_DeInit+0x158>)
 8001140:	4a36      	ldr	r2, [pc, #216]	; (800121c <DMA_DeInit+0x174>)
 8001142:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001144:	e053      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a35      	ldr	r2, [pc, #212]	; (8001220 <DMA_DeInit+0x178>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d103      	bne.n	8001156 <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800114e:	4b2c      	ldr	r3, [pc, #176]	; (8001200 <DMA_DeInit+0x158>)
 8001150:	4a34      	ldr	r2, [pc, #208]	; (8001224 <DMA_DeInit+0x17c>)
 8001152:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001154:	e04b      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a33      	ldr	r2, [pc, #204]	; (8001228 <DMA_DeInit+0x180>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d104      	bne.n	8001168 <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800115e:	4b28      	ldr	r3, [pc, #160]	; (8001200 <DMA_DeInit+0x158>)
 8001160:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001164:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001166:	e042      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a30      	ldr	r2, [pc, #192]	; (800122c <DMA_DeInit+0x184>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d103      	bne.n	8001178 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001170:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <DMA_DeInit+0x188>)
 8001172:	223d      	movs	r2, #61	; 0x3d
 8001174:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001176:	e03a      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a2e      	ldr	r2, [pc, #184]	; (8001234 <DMA_DeInit+0x18c>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d104      	bne.n	800118a <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <DMA_DeInit+0x188>)
 8001182:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001186:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001188:	e031      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a2a      	ldr	r2, [pc, #168]	; (8001238 <DMA_DeInit+0x190>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d104      	bne.n	800119c <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001192:	4b27      	ldr	r3, [pc, #156]	; (8001230 <DMA_DeInit+0x188>)
 8001194:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001198:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800119a:	e028      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a27      	ldr	r2, [pc, #156]	; (800123c <DMA_DeInit+0x194>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d104      	bne.n	80011ae <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80011a4:	4b22      	ldr	r3, [pc, #136]	; (8001230 <DMA_DeInit+0x188>)
 80011a6:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80011aa:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011ac:	e01f      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a23      	ldr	r2, [pc, #140]	; (8001240 <DMA_DeInit+0x198>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d103      	bne.n	80011be <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80011b6:	4b1e      	ldr	r3, [pc, #120]	; (8001230 <DMA_DeInit+0x188>)
 80011b8:	4a16      	ldr	r2, [pc, #88]	; (8001214 <DMA_DeInit+0x16c>)
 80011ba:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011bc:	e017      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a20      	ldr	r2, [pc, #128]	; (8001244 <DMA_DeInit+0x19c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d103      	bne.n	80011ce <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80011c6:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <DMA_DeInit+0x188>)
 80011c8:	4a14      	ldr	r2, [pc, #80]	; (800121c <DMA_DeInit+0x174>)
 80011ca:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011cc:	e00f      	b.n	80011ee <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a1d      	ldr	r2, [pc, #116]	; (8001248 <DMA_DeInit+0x1a0>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d103      	bne.n	80011de <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 80011d6:	4b16      	ldr	r3, [pc, #88]	; (8001230 <DMA_DeInit+0x188>)
 80011d8:	4a12      	ldr	r2, [pc, #72]	; (8001224 <DMA_DeInit+0x17c>)
 80011da:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011dc:	e007      	b.n	80011ee <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a1a      	ldr	r2, [pc, #104]	; (800124c <DMA_DeInit+0x1a4>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d103      	bne.n	80011ee <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <DMA_DeInit+0x188>)
 80011e8:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80011ec:	60da      	str	r2, [r3, #12]
    }
  }
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40026010 	.word	0x40026010
 8001200:	40026000 	.word	0x40026000
 8001204:	40026028 	.word	0x40026028
 8001208:	40026040 	.word	0x40026040
 800120c:	40026058 	.word	0x40026058
 8001210:	40026070 	.word	0x40026070
 8001214:	2000003d 	.word	0x2000003d
 8001218:	40026088 	.word	0x40026088
 800121c:	20000f40 	.word	0x20000f40
 8001220:	400260a0 	.word	0x400260a0
 8001224:	203d0000 	.word	0x203d0000
 8001228:	400260b8 	.word	0x400260b8
 800122c:	40026410 	.word	0x40026410
 8001230:	40026400 	.word	0x40026400
 8001234:	40026428 	.word	0x40026428
 8001238:	40026440 	.word	0x40026440
 800123c:	40026458 	.word	0x40026458
 8001240:	40026470 	.word	0x40026470
 8001244:	40026488 	.word	0x40026488
 8001248:	400264a0 	.word	0x400264a0
 800124c:	400264b8 	.word	0x400264b8

08001250 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	4b25      	ldr	r3, [pc, #148]	; (80012fc <DMA_Init+0xac>)
 8001268:	4013      	ands	r3, r2
 800126a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800127a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001286:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001292:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001298:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800129e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a4:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
 80012b6:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f023 0307 	bic.w	r3, r3, #7
 80012be:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c8:	4313      	orrs	r3, r2
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	691a      	ldr	r2, [r3, #16]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685a      	ldr	r2, [r3, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60da      	str	r2, [r3, #12]
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	f01c803f 	.word	0xf01c803f

08001300 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop

08001370 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800137c:	78fb      	ldrb	r3, [r7, #3]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d006      	beq.n	8001390 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f043 0201 	orr.w	r2, r3, #1
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800138e:	e005      	b.n	800139c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f023 0201 	bic.w	r2, r3, #1
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	601a      	str	r2, [r3, #0]
  }
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a15      	ldr	r2, [pc, #84]	; (8001414 <DMA_GetFlagStatus+0x6c>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d802      	bhi.n	80013c8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80013c2:	4b15      	ldr	r3, [pc, #84]	; (8001418 <DMA_GetFlagStatus+0x70>)
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	e001      	b.n	80013cc <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <DMA_GetFlagStatus+0x74>)
 80013ca:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	e002      	b.n	80013e4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80013ea:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80013ee:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d002      	beq.n	8001400 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	75fb      	strb	r3, [r7, #23]
 80013fe:	e001      	b.n	8001404 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8001400:	2300      	movs	r3, #0
 8001402:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8001404:	7dfb      	ldrb	r3, [r7, #23]
}
 8001406:	4618      	mov	r0, r3
 8001408:	371c      	adds	r7, #28
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	4002640f 	.word	0x4002640f
 8001418:	40026000 	.word	0x40026000
 800141c:	40026400 	.word	0x40026400

08001420 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a10      	ldr	r2, [pc, #64]	; (8001470 <DMA_ClearFlag+0x50>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d802      	bhi.n	8001438 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <DMA_ClearFlag+0x54>)
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	e001      	b.n	800143c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <DMA_ClearFlag+0x58>)
 800143a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d007      	beq.n	8001456 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800144c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8001454:	e006      	b.n	8001464 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800145c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	6093      	str	r3, [r2, #8]
  }    
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	4002640f 	.word	0x4002640f
 8001474:	40026000 	.word	0x40026000
 8001478:	40026400 	.word	0x40026400

0800147c <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	4613      	mov	r3, r2
 8001488:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00f      	beq.n	80014b4 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d006      	beq.n	80014a8 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	615a      	str	r2, [r3, #20]
 80014a6:	e005      	b.n	80014b4 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	2b80      	cmp	r3, #128	; 0x80
 80014b8:	d014      	beq.n	80014e4 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d008      	beq.n	80014d2 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	f003 031e 	and.w	r3, r3, #30
 80014ca:	431a      	orrs	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 80014d0:	e008      	b.n	80014e4 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	f003 031e 	and.w	r3, r3, #30
 80014dc:	43db      	mvns	r3, r3
 80014de:	401a      	ands	r2, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	601a      	str	r2, [r3, #0]
    }    
  }
}
 80014e4:	bf00      	nop
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80014fc:	4b34      	ldr	r3, [pc, #208]	; (80015d0 <EXTI_Init+0xe0>)
 80014fe:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	799b      	ldrb	r3, [r3, #6]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d04f      	beq.n	80015a8 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001508:	4931      	ldr	r1, [pc, #196]	; (80015d0 <EXTI_Init+0xe0>)
 800150a:	4b31      	ldr	r3, [pc, #196]	; (80015d0 <EXTI_Init+0xe0>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	43db      	mvns	r3, r3
 8001514:	4013      	ands	r3, r2
 8001516:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001518:	492d      	ldr	r1, [pc, #180]	; (80015d0 <EXTI_Init+0xe0>)
 800151a:	4b2d      	ldr	r3, [pc, #180]	; (80015d0 <EXTI_Init+0xe0>)
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	43db      	mvns	r3, r3
 8001524:	4013      	ands	r3, r2
 8001526:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	791b      	ldrb	r3, [r3, #4]
 800152c:	461a      	mov	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4413      	add	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	6811      	ldr	r1, [r2, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001542:	4923      	ldr	r1, [pc, #140]	; (80015d0 <EXTI_Init+0xe0>)
 8001544:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <EXTI_Init+0xe0>)
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	43db      	mvns	r3, r3
 800154e:	4013      	ands	r3, r2
 8001550:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001552:	491f      	ldr	r1, [pc, #124]	; (80015d0 <EXTI_Init+0xe0>)
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <EXTI_Init+0xe0>)
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	43db      	mvns	r3, r3
 800155e:	4013      	ands	r3, r2
 8001560:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	795b      	ldrb	r3, [r3, #5]
 8001566:	2b10      	cmp	r3, #16
 8001568:	d10e      	bne.n	8001588 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800156a:	4919      	ldr	r1, [pc, #100]	; (80015d0 <EXTI_Init+0xe0>)
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <EXTI_Init+0xe0>)
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4313      	orrs	r3, r2
 8001576:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001578:	4915      	ldr	r1, [pc, #84]	; (80015d0 <EXTI_Init+0xe0>)
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <EXTI_Init+0xe0>)
 800157c:	68da      	ldr	r2, [r3, #12]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4313      	orrs	r3, r2
 8001584:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001586:	e01d      	b.n	80015c4 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <EXTI_Init+0xe0>)
 800158a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	795b      	ldrb	r3, [r3, #5]
 8001590:	461a      	mov	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	4413      	add	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	6811      	ldr	r1, [r2, #0]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	6812      	ldr	r2, [r2, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80015a6:	e00d      	b.n	80015c4 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	791b      	ldrb	r3, [r3, #4]
 80015ac:	461a      	mov	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	4413      	add	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	6811      	ldr	r1, [r2, #0]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	6812      	ldr	r2, [r2, #0]
 80015be:	43d2      	mvns	r2, r2
 80015c0:	400a      	ands	r2, r1
 80015c2:	601a      	str	r2, [r3, #0]
  }
}
 80015c4:	bf00      	nop
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40013c00 	.word	0x40013c00

080015d4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <EXTI_ClearITPendingBit+0x1c>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6153      	str	r3, [r2, #20]
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40013c00 	.word	0x40013c00

080015f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b087      	sub	sp, #28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	e076      	b.n	80016fe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001610:	2201      	movs	r2, #1
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	4013      	ands	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	429a      	cmp	r2, r3
 800162a:	d165      	bne.n	80016f8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	2103      	movs	r1, #3
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	401a      	ands	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	791b      	ldrb	r3, [r3, #4]
 800164a:	4619      	mov	r1, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	fa01 f303 	lsl.w	r3, r1, r3
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	791b      	ldrb	r3, [r3, #4]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d003      	beq.n	800166a <GPIO_Init+0x76>
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	791b      	ldrb	r3, [r3, #4]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d12e      	bne.n	80016c8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689a      	ldr	r2, [r3, #8]
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	2103      	movs	r1, #3
 8001674:	fa01 f303 	lsl.w	r3, r1, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	401a      	ands	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	795b      	ldrb	r3, [r3, #5]
 8001688:	4619      	mov	r1, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	2101      	movs	r1, #1
 80016a2:	fa01 f303 	lsl.w	r3, r1, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	401a      	ands	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	799b      	ldrb	r3, [r3, #6]
 80016b6:	4619      	mov	r1, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	fa01 f303 	lsl.w	r3, r1, r3
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2103      	movs	r1, #3
 80016d4:	fa01 f303 	lsl.w	r3, r1, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	401a      	ands	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	79db      	ldrb	r3, [r3, #7]
 80016e8:	4619      	mov	r1, r3
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fa01 f303 	lsl.w	r3, r1, r3
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	3301      	adds	r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	2b0f      	cmp	r3, #15
 8001702:	d985      	bls.n	8001610 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001704:	bf00      	nop
 8001706:	371c      	adds	r7, #28
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800171e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2200      	movs	r2, #0
 800172a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	71da      	strb	r2, [r3, #7]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	807b      	strh	r3, [r7, #2]
 8001750:	4613      	mov	r3, r2
 8001752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001754:	787b      	ldrb	r3, [r7, #1]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d003      	beq.n	8001762 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	887a      	ldrh	r2, [r7, #2]
 800175e:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001760:	e002      	b.n	8001768 <GPIO_WriteBit+0x24>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	887a      	ldrh	r2, [r7, #2]
 8001766:	835a      	strh	r2, [r3, #26]
  }
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	807b      	strh	r3, [r7, #2]
 8001780:	4613      	mov	r3, r2
 8001782:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001784:	2300      	movs	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800178c:	787a      	ldrb	r2, [r7, #1]
 800178e:	887b      	ldrh	r3, [r7, #2]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800179c:	887b      	ldrh	r3, [r7, #2]
 800179e:	08db      	lsrs	r3, r3, #3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	4618      	mov	r0, r3
 80017a4:	887b      	ldrh	r3, [r7, #2]
 80017a6:	08db      	lsrs	r3, r3, #3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	461a      	mov	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3208      	adds	r2, #8
 80017b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017b4:	887b      	ldrh	r3, [r7, #2]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	210f      	movs	r1, #15
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	ea02 0103 	and.w	r1, r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f100 0208 	add.w	r2, r0, #8
 80017ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	08db      	lsrs	r3, r3, #3
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3208      	adds	r2, #8
 80017de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80017e8:	887b      	ldrh	r3, [r7, #2]
 80017ea:	08db      	lsrs	r3, r3, #3
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	461a      	mov	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3208      	adds	r2, #8
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80017fa:	bf00      	nop
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop

08001808 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <I2C_DeInit+0x68>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d10a      	bne.n	800182e <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8001818:	2101      	movs	r1, #1
 800181a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800181e:	f000 fb31 	bl	8001e84 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8001822:	2100      	movs	r1, #0
 8001824:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001828:	f000 fb2c 	bl	8001e84 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 800182c:	e01c      	b.n	8001868 <I2C_DeInit+0x60>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a10      	ldr	r2, [pc, #64]	; (8001874 <I2C_DeInit+0x6c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d10a      	bne.n	800184c <I2C_DeInit+0x44>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8001836:	2101      	movs	r1, #1
 8001838:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800183c:	f000 fb22 	bl	8001e84 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8001840:	2100      	movs	r1, #0
 8001842:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001846:	f000 fb1d 	bl	8001e84 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 800184a:	e00d      	b.n	8001868 <I2C_DeInit+0x60>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <I2C_DeInit+0x70>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d109      	bne.n	8001868 <I2C_DeInit+0x60>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8001854:	2101      	movs	r1, #1
 8001856:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800185a:	f000 fb13 	bl	8001e84 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 800185e:	2100      	movs	r1, #0
 8001860:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001864:	f000 fb0e 	bl	8001e84 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40005400 	.word	0x40005400
 8001874:	40005800 	.word	0x40005800
 8001878:	40005c00 	.word	0x40005c00

0800187c <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	84fb      	strh	r3, [r7, #38]	; 0x26
 800188a:	2300      	movs	r3, #0
 800188c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 800188e:	2304      	movs	r3, #4
 8001890:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8001892:	4b57      	ldr	r3, [pc, #348]	; (80019f0 <I2C_Init+0x174>)
 8001894:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	889b      	ldrh	r3, [r3, #4]
 800189a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800189c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800189e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018a2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 f9e1 	bl	8001c70 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	4a4f      	ldr	r2, [pc, #316]	; (80019f4 <I2C_Init+0x178>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	0c9b      	lsrs	r3, r3, #18
 80018bc:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80018be:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018c2:	4313      	orrs	r3, r2
 80018c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018ca:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	f023 0301 	bic.w	r3, r3, #1
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a44      	ldr	r2, [pc, #272]	; (80019f8 <I2C_Init+0x17c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d815      	bhi.n	8001916 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	69fa      	ldr	r2, [r7, #28]
 80018f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f6:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80018f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d801      	bhi.n	8001902 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80018fe:	2304      	movs	r3, #4
 8001900:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8001902:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001904:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001906:	4313      	orrs	r3, r2
 8001908:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800190a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800190c:	3301      	adds	r3, #1
 800190e:	b29a      	uxth	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	841a      	strh	r2, [r3, #32]
 8001914:	e040      	b.n	8001998 <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	88db      	ldrh	r3, [r3, #6]
 800191a:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 800191e:	4293      	cmp	r3, r2
 8001920:	d109      	bne.n	8001936 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	4613      	mov	r3, r2
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4413      	add	r3, r2
 800192c:	69fa      	ldr	r2, [r7, #28]
 800192e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001932:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001934:	e00e      	b.n	8001954 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	009a      	lsls	r2, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	69fa      	ldr	r2, [r7, #28]
 8001946:	fbb2 f3f3 	udiv	r3, r2, r3
 800194a:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 800194c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800194e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001952:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8001954:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800195a:	2b00      	cmp	r3, #0
 800195c:	d103      	bne.n	8001966 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 800195e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8001966:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001968:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800196a:	4313      	orrs	r3, r2
 800196c:	b29b      	uxth	r3, r3
 800196e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001976:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8001978:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800197a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800197e:	fb02 f303 	mul.w	r3, r2, r3
 8001982:	4a1e      	ldr	r2, [pc, #120]	; (80019fc <I2C_Init+0x180>)
 8001984:	fb82 1203 	smull	r1, r2, r2, r3
 8001988:	1192      	asrs	r2, r2, #6
 800198a:	17db      	asrs	r3, r3, #31
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	b29b      	uxth	r3, r3
 8001990:	3301      	adds	r3, #1
 8001992:	b29a      	uxth	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800199c:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80019b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019b6:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80019ba:	f023 0302 	bic.w	r3, r3, #2
 80019be:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	889a      	ldrh	r2, [r3, #4]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	895b      	ldrh	r3, [r3, #10]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019ce:	4313      	orrs	r3, r2
 80019d0:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80019d6:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	899a      	ldrh	r2, [r3, #12]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	891b      	ldrh	r3, [r3, #8]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	811a      	strh	r2, [r3, #8]
}
 80019e8:	bf00      	nop
 80019ea:	3728      	adds	r7, #40	; 0x28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	007a1200 	.word	0x007a1200
 80019f4:	431bde83 	.word	0x431bde83
 80019f8:	000186a0 	.word	0x000186a0
 80019fc:	10624dd3 	.word	0x10624dd3

08001a00 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d008      	beq.n	8001a24 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
  }
}
 8001a22:	e007      	b.n	8001a34 <I2C_Cmd+0x34>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	f023 0301 	bic.w	r3, r3, #1
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	801a      	strh	r2, [r3, #0]
  }
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d008      	beq.n	8001a64 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
  }
}
 8001a62:	e007      	b.n	8001a74 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 |= I2C_CR1_START;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	801a      	strh	r2, [r3, #0]
  }
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d008      	beq.n	8001aa4 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	881b      	ldrh	r3, [r3, #0]
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8001aa2:	e007      	b.n	8001ab4 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	801a      	strh	r2, [r3, #0]
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	70fb      	strb	r3, [r7, #3]
 8001acc:	4613      	mov	r3, r2
 8001ace:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8001ad0:	78bb      	ldrb	r3, [r7, #2]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d004      	beq.n	8001ae0 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8001ad6:	78fb      	ldrb	r3, [r7, #3]
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	70fb      	strb	r3, [r7, #3]
 8001ade:	e003      	b.n	8001ae8 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	f023 0301 	bic.w	r3, r3, #1
 8001ae6:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8001ae8:	78fb      	ldrb	r3, [r7, #3]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	821a      	strh	r2, [r3, #16]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b08:	78fb      	ldrb	r3, [r7, #3]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d008      	beq.n	8001b20 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	881b      	ldrh	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
  }
}
 8001b1e:	e007      	b.n	8001b30 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	801a      	strh	r2, [r3, #0]
  }
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001b48:	78fb      	ldrb	r3, [r7, #3]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	821a      	strh	r2, [r3, #16]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	8a1b      	ldrh	r3, [r3, #16]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  *           - SUCCESS: Last event is equal to the I2C_EVENT
  *           - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	8a9b      	ldrh	r3, [r3, #20]
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	8b1b      	ldrh	r3, [r3, #24]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	041b      	lsls	r3, r3, #16
 8001ba6:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001bb2:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	401a      	ands	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d102      	bne.n	8001bc6 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	75fb      	strb	r3, [r7, #23]
 8001bc4:	e001      	b.n	8001bca <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8001bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	0f1b      	lsrs	r3, r3, #28
 8001bf6:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001bfe:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3314      	adds	r3, #20
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	e005      	b.n	8001c1a <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	0c1b      	lsrs	r3, r3, #16
 8001c12:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	3318      	adds	r3, #24
 8001c18:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d002      	beq.n	8001c2c <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8001c26:	2301      	movs	r3, #1
 8001c28:	75fb      	strb	r3, [r7, #23]
 8001c2a:	e001      	b.n	8001c30 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8001c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	371c      	adds	r7, #28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop

08001c40 <I2C_ClearFlag>:
  *          register (I2C_SendData()).
  *  
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001c54:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	829a      	strh	r2, [r3, #20]
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop

08001c70 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	; 0x24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61bb      	str	r3, [r7, #24]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	2300      	movs	r3, #0
 8001c82:	61fb      	str	r3, [r7, #28]
 8001c84:	2302      	movs	r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001c90:	4b48      	ldr	r3, [pc, #288]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 030c 	and.w	r3, r3, #12
 8001c98:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	2b04      	cmp	r3, #4
 8001c9e:	d007      	beq.n	8001cb0 <RCC_GetClocksFreq+0x40>
 8001ca0:	2b08      	cmp	r3, #8
 8001ca2:	d009      	beq.n	8001cb8 <RCC_GetClocksFreq+0x48>
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d13f      	bne.n	8001d28 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a43      	ldr	r2, [pc, #268]	; (8001db8 <RCC_GetClocksFreq+0x148>)
 8001cac:	601a      	str	r2, [r3, #0]
      break;
 8001cae:	e03f      	b.n	8001d30 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a42      	ldr	r2, [pc, #264]	; (8001dbc <RCC_GetClocksFreq+0x14c>)
 8001cb4:	601a      	str	r2, [r3, #0]
      break;
 8001cb6:	e03b      	b.n	8001d30 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001cb8:	4b3e      	ldr	r3, [pc, #248]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc0:	0d9b      	lsrs	r3, r3, #22
 8001cc2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ccc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00d      	beq.n	8001cf0 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001cd4:	4a39      	ldr	r2, [pc, #228]	; (8001dbc <RCC_GetClocksFreq+0x14c>)
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cdc:	4b35      	ldr	r3, [pc, #212]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001cde:	6859      	ldr	r1, [r3, #4]
 8001ce0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ce4:	400b      	ands	r3, r1
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	fb03 f302 	mul.w	r3, r3, r2
 8001cec:	61fb      	str	r3, [r7, #28]
 8001cee:	e00c      	b.n	8001d0a <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001cf0:	4a31      	ldr	r2, [pc, #196]	; (8001db8 <RCC_GetClocksFreq+0x148>)
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001cfa:	6859      	ldr	r1, [r3, #4]
 8001cfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d00:	400b      	ands	r3, r1
 8001d02:	099b      	lsrs	r3, r3, #6
 8001d04:	fb03 f302 	mul.w	r3, r3, r2
 8001d08:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001d0a:	4b2a      	ldr	r3, [pc, #168]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d12:	0c1b      	lsrs	r3, r3, #16
 8001d14:	3301      	adds	r3, #1
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	601a      	str	r2, [r3, #0]
      break;
 8001d26:	e003      	b.n	8001d30 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a23      	ldr	r2, [pc, #140]	; (8001db8 <RCC_GetClocksFreq+0x148>)
 8001d2c:	601a      	str	r2, [r3, #0]
      break;
 8001d2e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001d30:	4b20      	ldr	r3, [pc, #128]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d38:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001d40:	4a1f      	ldr	r2, [pc, #124]	; (8001dc0 <RCC_GetClocksFreq+0x150>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4413      	add	r3, r2
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	40da      	lsrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001d58:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001d60:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	0a9b      	lsrs	r3, r3, #10
 8001d66:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001d68:	4a15      	ldr	r2, [pc, #84]	; (8001dc0 <RCC_GetClocksFreq+0x150>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	40da      	lsrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <RCC_GetClocksFreq+0x144>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001d88:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	0b5b      	lsrs	r3, r3, #13
 8001d8e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001d90:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <RCC_GetClocksFreq+0x150>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	40da      	lsrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	60da      	str	r2, [r3, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3724      	adds	r7, #36	; 0x24
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	40023800 	.word	0x40023800
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	007a1200 	.word	0x007a1200
 8001dc0:	20000000 	.word	0x20000000

08001dc4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d006      	beq.n	8001de4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001dd6:	490a      	ldr	r1, [pc, #40]	; (8001e00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001dda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001de2:	e006      	b.n	8001df2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001de4:	4906      	ldr	r1, [pc, #24]	; (8001e00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	43db      	mvns	r3, r3
 8001dee:	4013      	ands	r3, r2
 8001df0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800

08001e04 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d006      	beq.n	8001e24 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001e16:	490a      	ldr	r1, [pc, #40]	; (8001e40 <RCC_APB1PeriphClockCmd+0x3c>)
 8001e18:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <RCC_APB1PeriphClockCmd+0x3c>)
 8001e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001e22:	e006      	b.n	8001e32 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001e24:	4906      	ldr	r1, [pc, #24]	; (8001e40 <RCC_APB1PeriphClockCmd+0x3c>)
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <RCC_APB1PeriphClockCmd+0x3c>)
 8001e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4013      	ands	r3, r2
 8001e30:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800

08001e44 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d006      	beq.n	8001e64 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001e56:	490a      	ldr	r1, [pc, #40]	; (8001e80 <RCC_APB2PeriphClockCmd+0x3c>)
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <RCC_APB2PeriphClockCmd+0x3c>)
 8001e5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001e62:	e006      	b.n	8001e72 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001e64:	4906      	ldr	r1, [pc, #24]	; (8001e80 <RCC_APB2PeriphClockCmd+0x3c>)
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <RCC_APB2PeriphClockCmd+0x3c>)
 8001e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	4013      	ands	r3, r2
 8001e70:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800

08001e84 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001e90:	78fb      	ldrb	r3, [r7, #3]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d006      	beq.n	8001ea4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001e96:	490a      	ldr	r1, [pc, #40]	; (8001ec0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001e9a:	6a1a      	ldr	r2, [r3, #32]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001ea2:	e006      	b.n	8001eb2 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001ea4:	4906      	ldr	r1, [pc, #24]	; (8001ec0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001ea6:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001ea8:	6a1a      	ldr	r2, [r3, #32]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	4013      	ands	r3, r2
 8001eb0:	620b      	str	r3, [r1, #32]
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800

08001ec4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d006      	beq.n	8001ee4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001ed6:	490a      	ldr	r1, [pc, #40]	; (8001f00 <RCC_APB2PeriphResetCmd+0x3c>)
 8001ed8:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <RCC_APB2PeriphResetCmd+0x3c>)
 8001eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001ee2:	e006      	b.n	8001ef2 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001ee4:	4906      	ldr	r1, [pc, #24]	; (8001f00 <RCC_APB2PeriphResetCmd+0x3c>)
 8001ee6:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <RCC_APB2PeriphResetCmd+0x3c>)
 8001ee8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	4013      	ands	r3, r2
 8001ef0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800

08001f04 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a2e      	ldr	r2, [pc, #184]	; (8001fc8 <SPI_I2S_DeInit+0xc4>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d10a      	bne.n	8001f2a <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001f14:	2101      	movs	r1, #1
 8001f16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001f1a:	f7ff ffd3 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8001f1e:	2100      	movs	r1, #0
 8001f20:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001f24:	f7ff ffce 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001f28:	e049      	b.n	8001fbe <SPI_I2S_DeInit+0xba>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a27      	ldr	r2, [pc, #156]	; (8001fcc <SPI_I2S_DeInit+0xc8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d10a      	bne.n	8001f48 <SPI_I2S_DeInit+0x44>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001f32:	2101      	movs	r1, #1
 8001f34:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f38:	f7ff ffa4 	bl	8001e84 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f42:	f7ff ff9f 	bl	8001e84 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001f46:	e03a      	b.n	8001fbe <SPI_I2S_DeInit+0xba>
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else if (SPIx == SPI3)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <SPI_I2S_DeInit+0xcc>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d10a      	bne.n	8001f66 <SPI_I2S_DeInit+0x62>
  {
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001f50:	2101      	movs	r1, #1
 8001f52:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f56:	f7ff ff95 	bl	8001e84 <RCC_APB1PeriphResetCmd>
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f60:	f7ff ff90 	bl	8001e84 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001f64:	e02b      	b.n	8001fbe <SPI_I2S_DeInit+0xba>
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  }
  else if (SPIx == SPI4)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a1a      	ldr	r2, [pc, #104]	; (8001fd4 <SPI_I2S_DeInit+0xd0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d10a      	bne.n	8001f84 <SPI_I2S_DeInit+0x80>
  {
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 8001f6e:	2101      	movs	r1, #1
 8001f70:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f74:	f7ff ffa6 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8001f78:	2100      	movs	r1, #0
 8001f7a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f7e:	f7ff ffa1 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001f82:	e01c      	b.n	8001fbe <SPI_I2S_DeInit+0xba>
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
  }
  else if (SPIx == SPI5)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a14      	ldr	r2, [pc, #80]	; (8001fd8 <SPI_I2S_DeInit+0xd4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d10a      	bne.n	8001fa2 <SPI_I2S_DeInit+0x9e>
  {
    /* Enable SPI5 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001f92:	f7ff ff97 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 8001f96:	2100      	movs	r1, #0
 8001f98:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001f9c:	f7ff ff92 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001fa0:	e00d      	b.n	8001fbe <SPI_I2S_DeInit+0xba>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
  }
  else 
  {
    if (SPIx == SPI6)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a0d      	ldr	r2, [pc, #52]	; (8001fdc <SPI_I2S_DeInit+0xd8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d109      	bne.n	8001fbe <SPI_I2S_DeInit+0xba>
    {
      /* Enable SPI6 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 8001faa:	2101      	movs	r1, #1
 8001fac:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001fb0:	f7ff ff88 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001fba:	f7ff ff83 	bl	8001ec4 <RCC_APB2PeriphResetCmd>
    }
  }
}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40013000 	.word	0x40013000
 8001fcc:	40003800 	.word	0x40003800
 8001fd0:	40003c00 	.word	0x40003c00
 8001fd4:	40013400 	.word	0x40013400
 8001fd8:	40015000 	.word	0x40015000
 8001fdc:	40015400 	.word	0x40015400

08001fe0 <I2S_Init>:
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b08b      	sub	sp, #44	; 0x2c
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 8001fea:	2300      	movs	r3, #0
 8001fec:	837b      	strh	r3, [r7, #26]
 8001fee:	2302      	movs	r3, #2
 8001ff0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	847b      	strh	r3, [r7, #34]	; 0x22
  uint32_t tmp = 0, i2sclk = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
#ifndef I2S_EXTERNAL_CLOCK_VAL
  uint32_t pllm = 0, plln = 0, pllr = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	8b9b      	ldrh	r3, [r3, #28]
 8002012:	b29b      	uxth	r3, r3
 8002014:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002018:	f023 030f 	bic.w	r3, r3, #15
 800201c:	b29a      	uxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	839a      	strh	r2, [r3, #28]
  SPIx->I2SPR = 0x0002;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2202      	movs	r2, #2
 8002026:	841a      	strh	r2, [r3, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	8b9b      	ldrh	r3, [r3, #28]
 800202c:	837b      	strh	r3, [r7, #26]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d104      	bne.n	8002040 <I2S_Init+0x60>
  {
    i2sodd = (uint16_t)0;
 8002036:	2300      	movs	r3, #0
 8002038:	84bb      	strh	r3, [r7, #36]	; 0x24
    i2sdiv = (uint16_t)2;   
 800203a:	2302      	movs	r3, #2
 800203c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800203e:	e072      	b.n	8002126 <I2S_Init+0x146>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	889b      	ldrh	r3, [r3, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <I2S_Init+0x6e>
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8002048:	2301      	movs	r3, #1
 800204a:	847b      	strh	r3, [r7, #34]	; 0x22
 800204c:	e001      	b.n	8002052 <I2S_Init+0x72>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 800204e:	2302      	movs	r3, #2
 8002050:	847b      	strh	r3, [r7, #34]	; 0x22
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8002052:	4b4d      	ldr	r3, [pc, #308]	; (8002188 <I2S_Init+0x1a8>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d005      	beq.n	800206a <I2S_Init+0x8a>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 800205e:	4a4a      	ldr	r2, [pc, #296]	; (8002188 <I2S_Init+0x1a8>)
 8002060:	4b49      	ldr	r3, [pc, #292]	; (8002188 <I2S_Init+0x1a8>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002068:	6093      	str	r3, [r2, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 800206a:	4b47      	ldr	r3, [pc, #284]	; (8002188 <I2S_Init+0x1a8>)
 800206c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002070:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002074:	4013      	ands	r3, r2
 8002076:	099b      	lsrs	r3, r3, #6
 8002078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800207c:	60fb      	str	r3, [r7, #12]
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 800207e:	4b42      	ldr	r3, [pc, #264]	; (8002188 <I2S_Init+0x1a8>)
 8002080:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002084:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8002088:	0f1b      	lsrs	r3, r3, #28
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	60bb      	str	r3, [r7, #8]
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8002090:	4b3d      	ldr	r3, [pc, #244]	; (8002188 <I2S_Init+0x1a8>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002098:	613b      	str	r3, [r7, #16]

    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 800209a:	4a3c      	ldr	r2, [pc, #240]	; (800218c <I2S_Init+0x1ac>)
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	fb02 f203 	mul.w	r2, r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ae:	617b      	str	r3, [r7, #20]
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	88db      	ldrh	r3, [r3, #6]
 80020b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020b8:	d10f      	bne.n	80020da <I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	0a1a      	lsrs	r2, r3, #8
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	461a      	mov	r2, r3
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	3305      	adds	r3, #5
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	61fb      	str	r3, [r7, #28]
 80020d8:	e012      	b.n	8002100 <I2S_Init+0x120>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80020da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80020dc:	015b      	lsls	r3, r3, #5
 80020de:	461a      	mov	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	461a      	mov	r2, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	3305      	adds	r3, #5
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	61fb      	str	r3, [r7, #28]
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	4a23      	ldr	r2, [pc, #140]	; (8002190 <I2S_Init+0x1b0>)
 8002104:	fba2 2303 	umull	r2, r3, r2, r3
 8002108:	08db      	lsrs	r3, r3, #3
 800210a:	61fb      	str	r3, [r7, #28]
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	b29b      	uxth	r3, r3
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	84bb      	strh	r3, [r7, #36]	; 0x24
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8002116:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002118:	69fa      	ldr	r2, [r7, #28]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	085b      	lsrs	r3, r3, #1
 800211e:	84fb      	strh	r3, [r7, #38]	; 0x26
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8002120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8002126:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002128:	2b01      	cmp	r3, #1
 800212a:	d902      	bls.n	8002132 <I2S_Init+0x152>
 800212c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800212e:	2bff      	cmp	r3, #255	; 0xff
 8002130:	d903      	bls.n	800213a <I2S_Init+0x15a>
  {
    /* Set the default values */
    i2sdiv = 2;
 8002132:	2302      	movs	r3, #2
 8002134:	84fb      	strh	r3, [r7, #38]	; 0x26
    i2sodd = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	88da      	ldrh	r2, [r3, #6]
 800213e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002140:	4313      	orrs	r3, r2
 8002142:	b29a      	uxth	r2, r3
 8002144:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002146:	4313      	orrs	r3, r2
 8002148:	b29a      	uxth	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	841a      	strh	r2, [r3, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	881a      	ldrh	r2, [r3, #0]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	8859      	ldrh	r1, [r3, #2]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	8898      	ldrh	r0, [r3, #4]
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	899b      	ldrh	r3, [r3, #12]
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 800215e:	4303      	orrs	r3, r0
 8002160:	b29b      	uxth	r3, r3
 8002162:	430b      	orrs	r3, r1
 8002164:	b29b      	uxth	r3, r3

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8002166:	4313      	orrs	r3, r2
 8002168:	b29a      	uxth	r2, r3
 800216a:	8b7b      	ldrh	r3, [r7, #26]
 800216c:	4313      	orrs	r3, r2
 800216e:	b29b      	uxth	r3, r3
 8002170:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002174:	837b      	strh	r3, [r7, #26]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	8b7a      	ldrh	r2, [r7, #26]
 800217a:	839a      	strh	r2, [r3, #28]
}
 800217c:	bf00      	nop
 800217e:	372c      	adds	r7, #44	; 0x2c
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	40023800 	.word	0x40023800
 800218c:	007a1200 	.word	0x007a1200
 8002190:	cccccccd 	.word	0xcccccccd

08002194 <I2S_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <I2S_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	8b9b      	ldrh	r3, [r3, #28]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	839a      	strh	r2, [r3, #28]
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
  }
}
 80021b6:	e007      	b.n	80021c8 <I2S_Cmd+0x34>
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	8b9b      	ldrh	r3, [r3, #28]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	839a      	strh	r2, [r3, #28]
  }
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	887a      	ldrh	r2, [r7, #2]
 80021e4:	819a      	strh	r2, [r3, #12]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop

080021f4 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	460b      	mov	r3, r1
 80021fe:	807b      	strh	r3, [r7, #2]
 8002200:	4613      	mov	r3, r2
 8002202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8002204:	787b      	ldrb	r3, [r7, #1]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d008      	beq.n	800221c <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	889b      	ldrh	r3, [r3, #4]
 800220e:	b29a      	uxth	r2, r3
 8002210:	887b      	ldrh	r3, [r7, #2]
 8002212:	4313      	orrs	r3, r2
 8002214:	b29a      	uxth	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 800221a:	e009      	b.n	8002230 <SPI_I2S_DMACmd+0x3c>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	889b      	ldrh	r3, [r3, #4]
 8002220:	b29a      	uxth	r2, r3
 8002222:	887b      	ldrh	r3, [r7, #2]
 8002224:	43db      	mvns	r3, r3
 8002226:	b29b      	uxth	r3, r3
 8002228:	4013      	ands	r3, r2
 800222a:	b29a      	uxth	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	809a      	strh	r2, [r3, #4]
  }
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <SPI_I2S_ITConfig>:
  * @param  NewState: new state of the specified SPI interrupt.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	70fb      	strb	r3, [r7, #3]
 8002248:	4613      	mov	r3, r2
 800224a:	70bb      	strb	r3, [r7, #2]
  uint16_t itpos = 0, itmask = 0 ;
 800224c:	2300      	movs	r3, #0
 800224e:	81fb      	strh	r3, [r7, #14]
 8002250:	2300      	movs	r3, #0
 8002252:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;
 8002254:	78fb      	ldrb	r3, [r7, #3]
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	b2db      	uxtb	r3, r3
 800225a:	81fb      	strh	r3, [r7, #14]

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 800225c:	89fb      	ldrh	r3, [r7, #14]
 800225e:	2201      	movs	r2, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	81bb      	strh	r3, [r7, #12]

  if (NewState != DISABLE)
 8002266:	78bb      	ldrb	r3, [r7, #2]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d008      	beq.n	800227e <SPI_I2S_ITConfig+0x42>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	889b      	ldrh	r3, [r3, #4]
 8002270:	b29a      	uxth	r2, r3
 8002272:	89bb      	ldrh	r3, [r7, #12]
 8002274:	4313      	orrs	r3, r2
 8002276:	b29a      	uxth	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 800227c:	e009      	b.n	8002292 <SPI_I2S_ITConfig+0x56>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	889b      	ldrh	r3, [r3, #4]
 8002282:	b29a      	uxth	r2, r3
 8002284:	89bb      	ldrh	r3, [r7, #12]
 8002286:	43db      	mvns	r3, r3
 8002288:	b29b      	uxth	r3, r3
 800228a:	4013      	ands	r3, r2
 800228c:	b29a      	uxth	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	809a      	strh	r2, [r3, #4]
  }
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop

080022a0 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80022ac:	2300      	movs	r3, #0
 80022ae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	891b      	ldrh	r3, [r3, #8]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	887b      	ldrh	r3, [r7, #2]
 80022b8:	4013      	ands	r3, r2
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80022c0:	2301      	movs	r3, #1
 80022c2:	73fb      	strb	r3, [r7, #15]
 80022c4:	e001      	b.n	80022ca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80022d8:	b490      	push	{r4, r7}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	460a      	mov	r2, r1
 80022e2:	71fb      	strb	r3, [r7, #7]
 80022e4:	4613      	mov	r3, r2
 80022e6:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80022ec:	79bb      	ldrb	r3, [r7, #6]
 80022ee:	f003 0303 	and.w	r3, r3, #3
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	220f      	movs	r2, #15
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80022fc:	4916      	ldr	r1, [pc, #88]	; (8002358 <SYSCFG_EXTILineConfig+0x80>)
 80022fe:	79bb      	ldrb	r3, [r7, #6]
 8002300:	089b      	lsrs	r3, r3, #2
 8002302:	b2db      	uxtb	r3, r3
 8002304:	4618      	mov	r0, r3
 8002306:	4a14      	ldr	r2, [pc, #80]	; (8002358 <SYSCFG_EXTILineConfig+0x80>)
 8002308:	79bb      	ldrb	r3, [r7, #6]
 800230a:	089b      	lsrs	r3, r3, #2
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3302      	adds	r3, #2
 8002310:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	43db      	mvns	r3, r3
 8002318:	401a      	ands	r2, r3
 800231a:	1c83      	adds	r3, r0, #2
 800231c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8002320:	480d      	ldr	r0, [pc, #52]	; (8002358 <SYSCFG_EXTILineConfig+0x80>)
 8002322:	79bb      	ldrb	r3, [r7, #6]
 8002324:	089b      	lsrs	r3, r3, #2
 8002326:	b2db      	uxtb	r3, r3
 8002328:	461c      	mov	r4, r3
 800232a:	4a0b      	ldr	r2, [pc, #44]	; (8002358 <SYSCFG_EXTILineConfig+0x80>)
 800232c:	79bb      	ldrb	r3, [r7, #6]
 800232e:	089b      	lsrs	r3, r3, #2
 8002330:	b2db      	uxtb	r3, r3
 8002332:	3302      	adds	r3, #2
 8002334:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002338:	79f9      	ldrb	r1, [r7, #7]
 800233a:	79bb      	ldrb	r3, [r7, #6]
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	fa01 f303 	lsl.w	r3, r1, r3
 8002346:	431a      	orrs	r2, r3
 8002348:	1ca3      	adds	r3, r4, #2
 800234a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bc90      	pop	{r4, r7}
 8002356:	4770      	bx	lr
 8002358:	40013800 	.word	0x40013800

0800235c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a29      	ldr	r2, [pc, #164]	; (8002418 <TIM_TimeBaseInit+0xbc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d013      	beq.n	80023a0 <TIM_TimeBaseInit+0x44>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a28      	ldr	r2, [pc, #160]	; (800241c <TIM_TimeBaseInit+0xc0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d00f      	beq.n	80023a0 <TIM_TimeBaseInit+0x44>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002386:	d00b      	beq.n	80023a0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a25      	ldr	r2, [pc, #148]	; (8002420 <TIM_TimeBaseInit+0xc4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d007      	beq.n	80023a0 <TIM_TimeBaseInit+0x44>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a24      	ldr	r2, [pc, #144]	; (8002424 <TIM_TimeBaseInit+0xc8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d003      	beq.n	80023a0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a23      	ldr	r2, [pc, #140]	; (8002428 <TIM_TimeBaseInit+0xcc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d108      	bne.n	80023b2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80023a0:	89fb      	ldrh	r3, [r7, #14]
 80023a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023a6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	885a      	ldrh	r2, [r3, #2]
 80023ac:	89fb      	ldrh	r3, [r7, #14]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a1d      	ldr	r2, [pc, #116]	; (800242c <TIM_TimeBaseInit+0xd0>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d00c      	beq.n	80023d4 <TIM_TimeBaseInit+0x78>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <TIM_TimeBaseInit+0xd4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d008      	beq.n	80023d4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80023c2:	89fb      	ldrh	r3, [r7, #14]
 80023c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023c8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	891a      	ldrh	r2, [r3, #8]
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	89fa      	ldrh	r2, [r7, #14]
 80023d8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	881a      	ldrh	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a0a      	ldr	r2, [pc, #40]	; (8002418 <TIM_TimeBaseInit+0xbc>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d003      	beq.n	80023fa <TIM_TimeBaseInit+0x9e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a09      	ldr	r2, [pc, #36]	; (800241c <TIM_TimeBaseInit+0xc0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d104      	bne.n	8002404 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	7a9b      	ldrb	r3, [r3, #10]
 80023fe:	b29a      	uxth	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	829a      	strh	r2, [r3, #20]
}
 800240a:	bf00      	nop
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40010000 	.word	0x40010000
 800241c:	40010400 	.word	0x40010400
 8002420:	40000400 	.word	0x40000400
 8002424:	40000800 	.word	0x40000800
 8002428:	40000c00 	.word	0x40000c00
 800242c:	40001000 	.word	0x40001000
 8002430:	40001400 	.word	0x40001400

08002434 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f04f 32ff 	mov.w	r2, #4294967295
 8002442:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	729a      	strb	r2, [r3, #10]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d008      	beq.n	800248c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	b29b      	uxth	r3, r3
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	b29a      	uxth	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800248a:	e007      	b.n	800249c <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	b29b      	uxth	r3, r3
 8002492:	f023 0301 	bic.w	r3, r3, #1
 8002496:	b29a      	uxth	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	801a      	strh	r2, [r3, #0]
  }
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	807b      	strh	r3, [r7, #2]
 80024b4:	4613      	mov	r3, r2
 80024b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80024b8:	787b      	ldrb	r3, [r7, #1]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d008      	beq.n	80024d0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	899b      	ldrh	r3, [r3, #12]
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80024ce:	e009      	b.n	80024e4 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	899b      	ldrh	r3, [r3, #12]
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	887b      	ldrh	r3, [r7, #2]
 80024d8:	43db      	mvns	r3, r3
 80024da:	b29b      	uxth	r3, r3
 80024dc:	4013      	ands	r3, r2
 80024de:	b29a      	uxth	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	819a      	strh	r2, [r3, #12]
  }
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80024fc:	887b      	ldrh	r3, [r7, #2]
 80024fe:	43db      	mvns	r3, r3
 8002500:	b29a      	uxth	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	821a      	strh	r2, [r3, #16]
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop

08002514 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	889b      	ldrh	r3, [r3, #4]
 8002524:	b29b      	uxth	r3, r3
 8002526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800252a:	b29a      	uxth	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	889b      	ldrh	r3, [r3, #4]
 8002534:	b29a      	uxth	r2, r3
 8002536:	887b      	ldrh	r3, [r7, #2]
 8002538:	4313      	orrs	r3, r2
 800253a:	b29a      	uxth	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	809a      	strh	r2, [r3, #4]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	4a06      	ldr	r2, [pc, #24]	; (8002574 <STM_EVAL_LEDOn+0x28>)
 800255a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255e:	79fa      	ldrb	r2, [r7, #7]
 8002560:	4905      	ldr	r1, [pc, #20]	; (8002578 <STM_EVAL_LEDOn+0x2c>)
 8002562:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002566:	831a      	strh	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	20000010 	.word	0x20000010
 8002578:	08007a60 	.word	0x08007a60

0800257c <EVAL_AUDIO_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t EVAL_AUDIO_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	603a      	str	r2, [r7, #0]
 8002586:	80fb      	strh	r3, [r7, #6]
 8002588:	460b      	mov	r3, r1
 800258a:	717b      	strb	r3, [r7, #5]
  /* Perform low layer Codec initialization */
  if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 800258c:	797b      	ldrb	r3, [r7, #5]
 800258e:	2b64      	cmp	r3, #100	; 0x64
 8002590:	d80b      	bhi.n	80025aa <EVAL_AUDIO_Init+0x2e>
 8002592:	797a      	ldrb	r2, [r7, #5]
 8002594:	4613      	mov	r3, r2
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	1a9b      	subs	r3, r3, r2
 800259a:	4a0d      	ldr	r2, [pc, #52]	; (80025d0 <EVAL_AUDIO_Init+0x54>)
 800259c:	fb82 1203 	smull	r1, r2, r2, r3
 80025a0:	1152      	asrs	r2, r2, #5
 80025a2:	17db      	asrs	r3, r3, #31
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	e000      	b.n	80025ac <EVAL_AUDIO_Init+0x30>
 80025aa:	2364      	movs	r3, #100	; 0x64
 80025ac:	88f8      	ldrh	r0, [r7, #6]
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	4619      	mov	r1, r3
 80025b2:	f000 f8f3 	bl	800279c <Codec_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <EVAL_AUDIO_Init+0x44>
  {
    return 1;                
 80025bc:	2301      	movs	r3, #1
 80025be:	e002      	b.n	80025c6 <EVAL_AUDIO_Init+0x4a>
  }
  else
  {    
    /* I2S data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
    Audio_MAL_Init();
 80025c0:	f000 fcb4 	bl	8002f2c <Audio_MAL_Init>
    
    /* Return 0 when all operations are OK */
    return 0;
 80025c4:	2300      	movs	r3, #0
  }
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	51eb851f 	.word	0x51eb851f

080025d4 <EVAL_AUDIO_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data half-words (16bits).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t EVAL_AUDIO_Play(uint16_t* pBuffer, uint32_t Size)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  /* Set the total number of data to be played (count in half-word) */
  AudioTotalSize = Size;
 80025de:	4a15      	ldr	r2, [pc, #84]	; (8002634 <EVAL_AUDIO_Play+0x60>)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	6013      	str	r3, [r2, #0]

  /* Call the audio Codec Play function */
  Codec_Play();
 80025e4:	f000 f986 	bl	80028f4 <Codec_Play>
  
  /* Update the Media layer and enable it for play */  
  Audio_MAL_Play((uint32_t)pBuffer, (uint32_t)(DMA_MAX(Size)));
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025f0:	4293      	cmp	r3, r2
 80025f2:	bf28      	it	cs
 80025f4:	4613      	movcs	r3, r2
 80025f6:	4619      	mov	r1, r3
 80025f8:	f000 fd40 	bl	800307c <Audio_MAL_Play>
  
  /* Update the remaining number of data to be played */
  AudioRemSize = Size - DMA_MAX(AudioTotalSize);
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <EVAL_AUDIO_Play+0x60>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002604:	4293      	cmp	r3, r2
 8002606:	bf28      	it	cs
 8002608:	4613      	movcs	r3, r2
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	4a0a      	ldr	r2, [pc, #40]	; (8002638 <EVAL_AUDIO_Play+0x64>)
 8002610:	6013      	str	r3, [r2, #0]
  
  /* Update the current audio pointer position */
  CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <EVAL_AUDIO_Play+0x60>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800261a:	4293      	cmp	r3, r2
 800261c:	bf28      	it	cs
 800261e:	4613      	movcs	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	4413      	add	r3, r2
 8002626:	4a05      	ldr	r2, [pc, #20]	; (800263c <EVAL_AUDIO_Play+0x68>)
 8002628:	6013      	str	r3, [r2, #0]
  
  return 0;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20000020 	.word	0x20000020
 8002638:	20000024 	.word	0x20000024
 800263c:	20004568 	.word	0x20004568

08002640 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
#ifndef AUDIO_MAL_MODE_NORMAL
  uint16_t *pAddr = (uint16_t *)CurrentPos;
 8002646:	4b36      	ldr	r3, [pc, #216]	; (8002720 <Audio_MAL_IRQHandler+0xe0>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	603b      	str	r3, [r7, #0]
  uint32_t Size = AudioRemSize;
 800264c:	4b35      	ldr	r3, [pc, #212]	; (8002724 <Audio_MAL_IRQHandler+0xe4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	607b      	str	r3, [r7, #4]
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002652:	4b35      	ldr	r3, [pc, #212]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	4b35      	ldr	r3, [pc, #212]	; (800272c <Audio_MAL_IRQHandler+0xec>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4619      	mov	r1, r3
 800265c:	4610      	mov	r0, r2
 800265e:	f7fe fea3 	bl	80013a8 <DMA_GetFlagStatus>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00c      	beq.n	8002682 <Audio_MAL_IRQHandler+0x42>
    }
    
 #elif defined(AUDIO_MAL_MODE_CIRCULAR)
    /* Manage the remaining file size and new address offset: This function 
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
    EVAL_AUDIO_TransferComplete_CallBack((uint32_t)pAddr, Size);    
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4618      	mov	r0, r3
 800266e:	f001 fa1b 	bl	8003aa8 <EVAL_AUDIO_TransferComplete_CallBack>
    
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);
 8002672:	4b2d      	ldr	r3, [pc, #180]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4b2d      	ldr	r3, [pc, #180]	; (800272c <Audio_MAL_IRQHandler+0xec>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4610      	mov	r0, r2
 800267e:	f7fe fecf 	bl	8001420 <DMA_ClearFlag>
  }
#endif /* AUDIO_MAL_DMA_IT_TC_EN */

#ifdef AUDIO_MAL_DMA_IT_HT_EN
  /* Half Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT) != RESET)
 8002682:	4b29      	ldr	r3, [pc, #164]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <Audio_MAL_IRQHandler+0xf0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4619      	mov	r1, r3
 800268c:	4610      	mov	r0, r2
 800268e:	f7fe fe8b 	bl	80013a8 <DMA_GetFlagStatus>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00c      	beq.n	80026b2 <Audio_MAL_IRQHandler+0x72>
  {
    /* Manage the remaining file size and new address offset: This function
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */
    EVAL_AUDIO_HalfTransfer_CallBack((uint32_t)pAddr, Size);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	4618      	mov	r0, r3
 800269e:	f001 f9f5 	bl	8003a8c <EVAL_AUDIO_HalfTransfer_CallBack>

    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT);
 80026a2:	4b21      	ldr	r3, [pc, #132]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <Audio_MAL_IRQHandler+0xf0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4619      	mov	r1, r3
 80026ac:	4610      	mov	r0, r2
 80026ae:	f7fe feb7 	bl	8001420 <DMA_ClearFlag>
  }
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 80026b2:	4b1d      	ldr	r3, [pc, #116]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b1f      	ldr	r3, [pc, #124]	; (8002734 <Audio_MAL_IRQHandler+0xf4>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4619      	mov	r1, r3
 80026bc:	4610      	mov	r0, r2
 80026be:	f7fe fe73 	bl	80013a8 <DMA_GetFlagStatus>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d115      	bne.n	80026f4 <Audio_MAL_IRQHandler+0xb4>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 80026c8:	4b17      	ldr	r3, [pc, #92]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b1a      	ldr	r3, [pc, #104]	; (8002738 <Audio_MAL_IRQHandler+0xf8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4619      	mov	r1, r3
 80026d2:	4610      	mov	r0, r2
 80026d4:	f7fe fe68 	bl	80013a8 <DMA_GetFlagStatus>
 80026d8:	4603      	mov	r3, r0
  }
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10a      	bne.n	80026f4 <Audio_MAL_IRQHandler+0xb4>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
 80026de:	4b12      	ldr	r3, [pc, #72]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <Audio_MAL_IRQHandler+0xfc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	4610      	mov	r0, r2
 80026ea:	f7fe fe5d 	bl	80013a8 <DMA_GetFlagStatus>
 80026ee:	4603      	mov	r3, r0
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
  
#ifdef AUDIO_MAL_DMA_IT_TE_EN  
  /* FIFO Error interrupt */
  if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d010      	beq.n	8002716 <Audio_MAL_IRQHandler+0xd6>
     (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
    
  {
    /* Manage the error generated on DMA FIFO: This function 
       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
    EVAL_AUDIO_Error_CallBack((uint32_t*)&pAddr);    
 80026f4:	463b      	mov	r3, r7
 80026f6:	4618      	mov	r0, r3
 80026f8:	f001 f9ee 	bl	8003ad8 <EVAL_AUDIO_Error_CallBack>
    
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
 80026fc:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <Audio_MAL_IRQHandler+0xe8>)
 80026fe:	6818      	ldr	r0, [r3, #0]
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <Audio_MAL_IRQHandler+0xf4>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <Audio_MAL_IRQHandler+0xf8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	431a      	orrs	r2, r3
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <Audio_MAL_IRQHandler+0xfc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4313      	orrs	r3, r2
 8002710:	4619      	mov	r1, r3
 8002712:	f7fe fe85 	bl	8001420 <DMA_ClearFlag>
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20004568 	.word	0x20004568
 8002724:	20000024 	.word	0x20000024
 8002728:	20000034 	.word	0x20000034
 800272c:	20000040 	.word	0x20000040
 8002730:	20000044 	.word	0x20000044
 8002734:	2000004c 	.word	0x2000004c
 8002738:	20000048 	.word	0x20000048
 800273c:	20000050 	.word	0x20000050

08002740 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002744:	f7ff ff7c 	bl	8002640 <Audio_MAL_IRQHandler>
}
 8002748:	bf00      	nop
 800274a:	bd80      	pop	{r7, pc}

0800274c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002750:	f7ff ff76 	bl	8002640 <Audio_MAL_IRQHandler>
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}

08002758 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 800275c:	2102      	movs	r1, #2
 800275e:	480d      	ldr	r0, [pc, #52]	; (8002794 <SPI3_IRQHandler+0x3c>)
 8002760:	f7ff fd9e 	bl	80022a0 <SPI_I2S_GetFlagStatus>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d011      	beq.n	800278e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <SPI3_IRQHandler+0x40>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d106      	bne.n	8002780 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002772:	f001 f9a9 	bl	8003ac8 <EVAL_AUDIO_GetSampleCallBack>
 8002776:	4603      	mov	r3, r0
 8002778:	4619      	mov	r1, r3
 800277a:	2004      	movs	r0, #4
 800277c:	f7fe fc78 	bl	8001070 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002780:	f001 f9a2 	bl	8003ac8 <EVAL_AUDIO_GetSampleCallBack>
 8002784:	4603      	mov	r3, r0
 8002786:	4619      	mov	r1, r3
 8002788:	4802      	ldr	r0, [pc, #8]	; (8002794 <SPI3_IRQHandler+0x3c>)
 800278a:	f7ff fd23 	bl	80021d4 <SPI_I2S_SendData>
  }
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40003c00 	.word	0x40003c00
 8002798:	2000002c 	.word	0x2000002c

0800279c <Codec_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	603a      	str	r2, [r7, #0]
 80027a6:	80fb      	strh	r3, [r7, #6]
 80027a8:	460b      	mov	r3, r1
 80027aa:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Configure the Codec related IOs */
  Codec_GPIO_Init();   
 80027b0:	f000 fb1a 	bl	8002de8 <Codec_GPIO_Init>
  
  /* Reset the Codec Registers */
  Codec_Reset();
 80027b4:	f000 f8e2 	bl	800297c <Codec_Reset>

  /* Initialize the Control interface of the Audio Codec */
  Codec_CtrlInterface_Init();     
 80027b8:	f000 faa8 	bl	8002d0c <Codec_CtrlInterface_Init>
  
  /* Keep Codec powered OFF */
  counter += Codec_WriteRegister(0x02, 0x01);  
 80027bc:	2101      	movs	r1, #1
 80027be:	2002      	movs	r0, #2
 80027c0:	f000 f8f0 	bl	80029a4 <Codec_WriteRegister>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4413      	add	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
      
  counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 80027cc:	21af      	movs	r1, #175	; 0xaf
 80027ce:	2004      	movs	r0, #4
 80027d0:	f000 f8e8 	bl	80029a4 <Codec_WriteRegister>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4413      	add	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
  OutputDev = 0xAF;
 80027dc:	4b43      	ldr	r3, [pc, #268]	; (80028ec <Codec_Init+0x150>)
 80027de:	22af      	movs	r2, #175	; 0xaf
 80027e0:	701a      	strb	r2, [r3, #0]
  
  /* Clock configuration: Auto detection */  
  counter += Codec_WriteRegister(0x05, 0x81);
 80027e2:	2181      	movs	r1, #129	; 0x81
 80027e4:	2005      	movs	r0, #5
 80027e6:	f000 f8dd 	bl	80029a4 <Codec_WriteRegister>
 80027ea:	4602      	mov	r2, r0
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 80027f2:	2104      	movs	r1, #4
 80027f4:	2006      	movs	r0, #6
 80027f6:	f000 f8d5 	bl	80029a4 <Codec_WriteRegister>
 80027fa:	4602      	mov	r2, r0
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
      
  /* Set the Master volume */
  Codec_VolumeCtrl(Volume);
 8002802:	797b      	ldrb	r3, [r7, #5]
 8002804:	4618      	mov	r0, r3
 8002806:	f000 f87d 	bl	8002904 <Codec_VolumeCtrl>
  
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800280a:	4b39      	ldr	r3, [pc, #228]	; (80028f0 <Codec_Init+0x154>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2b02      	cmp	r3, #2
 8002810:	d127      	bne.n	8002862 <Codec_Init+0xc6>
  {
    /* Enable the PassThrough on AIN1A and AIN1B */
    counter += Codec_WriteRegister(0x08, 0x01);
 8002812:	2101      	movs	r1, #1
 8002814:	2008      	movs	r0, #8
 8002816:	f000 f8c5 	bl	80029a4 <Codec_WriteRegister>
 800281a:	4602      	mov	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4413      	add	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x09, 0x01);
 8002822:	2101      	movs	r1, #1
 8002824:	2009      	movs	r0, #9
 8002826:	f000 f8bd 	bl	80029a4 <Codec_WriteRegister>
 800282a:	4602      	mov	r2, r0
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
    
    /* Route the analog input to the HP line */
    counter += Codec_WriteRegister(0x0E, 0xC0);
 8002832:	21c0      	movs	r1, #192	; 0xc0
 8002834:	200e      	movs	r0, #14
 8002836:	f000 f8b5 	bl	80029a4 <Codec_WriteRegister>
 800283a:	4602      	mov	r2, r0
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
    
    /* Set the Passthough volume */
    counter += Codec_WriteRegister(0x14, 0x00);
 8002842:	2100      	movs	r1, #0
 8002844:	2014      	movs	r0, #20
 8002846:	f000 f8ad 	bl	80029a4 <Codec_WriteRegister>
 800284a:	4602      	mov	r2, r0
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4413      	add	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x15, 0x00);
 8002852:	2100      	movs	r1, #0
 8002854:	2015      	movs	r0, #21
 8002856:	f000 f8a5 	bl	80029a4 <Codec_WriteRegister>
 800285a:	4602      	mov	r2, r0
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
  }

  /* Power on the Codec */
  counter += Codec_WriteRegister(0x02, 0x9E);  
 8002862:	219e      	movs	r1, #158	; 0x9e
 8002864:	2002      	movs	r0, #2
 8002866:	f000 f89d 	bl	80029a4 <Codec_WriteRegister>
 800286a:	4602      	mov	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4413      	add	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
      off the I2S peripheral MCLK clock (which is the operating clock for Codec).
      If this delay is not inserted, then the codec will not shut down properly and
      it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += Codec_WriteRegister(0x0A, 0x00);
 8002872:	2100      	movs	r1, #0
 8002874:	200a      	movs	r0, #10
 8002876:	f000 f895 	bl	80029a4 <Codec_WriteRegister>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4413      	add	r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 8002882:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <Codec_Init+0x154>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d007      	beq.n	800289a <Codec_Init+0xfe>
  {  
    /* Disable the digital soft ramp */
    counter += Codec_WriteRegister(0x0E, 0x04);
 800288a:	2104      	movs	r1, #4
 800288c:	200e      	movs	r0, #14
 800288e:	f000 f889 	bl	80029a4 <Codec_WriteRegister>
 8002892:	4602      	mov	r2, r0
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4413      	add	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
  }
  /* Disable the limiter attack level */
  counter += Codec_WriteRegister(0x27, 0x00);
 800289a:	2100      	movs	r1, #0
 800289c:	2027      	movs	r0, #39	; 0x27
 800289e:	f000 f881 	bl	80029a4 <Codec_WriteRegister>
 80028a2:	4602      	mov	r2, r0
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  /* Adjust Bass and Treble levels */
  counter += Codec_WriteRegister(0x1F, 0x0F);
 80028aa:	210f      	movs	r1, #15
 80028ac:	201f      	movs	r0, #31
 80028ae:	f000 f879 	bl	80029a4 <Codec_WriteRegister>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4413      	add	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
  /* Adjust PCM volume level */
  counter += Codec_WriteRegister(0x1A, 0x0A);
 80028ba:	210a      	movs	r1, #10
 80028bc:	201a      	movs	r0, #26
 80028be:	f000 f871 	bl	80029a4 <Codec_WriteRegister>
 80028c2:	4602      	mov	r2, r0
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  counter += Codec_WriteRegister(0x1B, 0x0A);
 80028ca:	210a      	movs	r1, #10
 80028cc:	201b      	movs	r0, #27
 80028ce:	f000 f869 	bl	80029a4 <Codec_WriteRegister>
 80028d2:	4602      	mov	r2, r0
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4413      	add	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Configure the I2S peripheral */
  Codec_AudioInterface_Init(AudioFreq);  
 80028da:	6838      	ldr	r0, [r7, #0]
 80028dc:	f000 fa42 	bl	8002d64 <Codec_AudioInterface_Init>
  
  /* Return communication control value */
  return counter;  
 80028e0:	68fb      	ldr	r3, [r7, #12]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200001b0 	.word	0x200001b0
 80028f0:	2000002c 	.word	0x2000002c

080028f4 <Codec_Play>:
  * @note   For this codec no Play options are required.
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_Play(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  /* 
     No actions required on Codec level for play command
     */  

  /* Return communication control value */
  return 0;  
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <Codec_VolumeCtrl>:
  * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_VolumeCtrl(uint8_t Volume)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
  uint32_t counter = 0;
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
  
  if (Volume > 0xE6)
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	2be6      	cmp	r3, #230	; 0xe6
 8002916:	d916      	bls.n	8002946 <Codec_VolumeCtrl+0x42>
  {
    /* Set the Master volume */
    counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	3319      	adds	r3, #25
 800291c:	b2db      	uxtb	r3, r3
 800291e:	4619      	mov	r1, r3
 8002920:	2020      	movs	r0, #32
 8002922:	f000 f83f 	bl	80029a4 <Codec_WriteRegister>
 8002926:	4602      	mov	r2, r0
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4413      	add	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	3319      	adds	r3, #25
 8002932:	b2db      	uxtb	r3, r3
 8002934:	4619      	mov	r1, r3
 8002936:	2021      	movs	r0, #33	; 0x21
 8002938:	f000 f834 	bl	80029a4 <Codec_WriteRegister>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4413      	add	r3, r2
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	e015      	b.n	8002972 <Codec_VolumeCtrl+0x6e>
  }
  else
  {
    /* Set the Master volume */
    counter += Codec_WriteRegister(0x20, Volume + 0x19); 
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	3319      	adds	r3, #25
 800294a:	b2db      	uxtb	r3, r3
 800294c:	4619      	mov	r1, r3
 800294e:	2020      	movs	r0, #32
 8002950:	f000 f828 	bl	80029a4 <Codec_WriteRegister>
 8002954:	4602      	mov	r2, r0
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4413      	add	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]
    counter += Codec_WriteRegister(0x21, Volume + 0x19); 
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	3319      	adds	r3, #25
 8002960:	b2db      	uxtb	r3, r3
 8002962:	4619      	mov	r1, r3
 8002964:	2021      	movs	r0, #33	; 0x21
 8002966:	f000 f81d 	bl	80029a4 <Codec_WriteRegister>
 800296a:	4602      	mov	r2, r0
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4413      	add	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
  }

  return counter;  
 8002972:	68fb      	ldr	r3, [r7, #12]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <Codec_Reset>:
  * @note   This function calls an external driver function: The IO Expander driver.
  * @param  None
  * @retval None
  */
static void Codec_Reset(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* Power Down the codec */
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 8002980:	2200      	movs	r2, #0
 8002982:	2110      	movs	r1, #16
 8002984:	4806      	ldr	r0, [pc, #24]	; (80029a0 <Codec_Reset+0x24>)
 8002986:	f7fe fedd 	bl	8001744 <GPIO_WriteBit>

  /* wait for a delay to insure registers erasing */
  Delay(CODEC_RESET_DELAY); 
 800298a:	f644 70ff 	movw	r0, #20479	; 0x4fff
 800298e:	f000 fabb 	bl	8002f08 <Delay>
  
  /* Power on the codec */
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_SET);
 8002992:	2201      	movs	r2, #1
 8002994:	2110      	movs	r1, #16
 8002996:	4802      	ldr	r0, [pc, #8]	; (80029a0 <Codec_Reset+0x24>)
 8002998:	f7fe fed4 	bl	8001744 <GPIO_WriteBit>
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40020c00 	.word	0x40020c00

080029a4 <Codec_WriteRegister>:
  * @param  RegisterAddr: The address (location) of the register to be written.
  * @param  RegisterValue: the Byte value to be written into destination register.
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	460a      	mov	r2, r1
 80029ae:	71fb      	strb	r3, [r7, #7]
 80029b0:	4613      	mov	r3, r2
 80029b2:	71bb      	strb	r3, [r7, #6]
  uint32_t result = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 80029b8:	4b4c      	ldr	r3, [pc, #304]	; (8002aec <Codec_WriteRegister+0x148>)
 80029ba:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 80029be:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 80029c0:	e00a      	b.n	80029d8 <Codec_WriteRegister+0x34>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80029c2:	4b4a      	ldr	r3, [pc, #296]	; (8002aec <Codec_WriteRegister+0x148>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	1e5a      	subs	r2, r3, #1
 80029c8:	4948      	ldr	r1, [pc, #288]	; (8002aec <Codec_WriteRegister+0x148>)
 80029ca:	600a      	str	r2, [r1, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d103      	bne.n	80029d8 <Codec_WriteRegister+0x34>
 80029d0:	f001 f854 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 80029d4:	4603      	mov	r3, r0
 80029d6:	e085      	b.n	8002ae4 <Codec_WriteRegister+0x140>
{
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 80029d8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80029dc:	4844      	ldr	r0, [pc, #272]	; (8002af0 <Codec_WriteRegister+0x14c>)
 80029de:	f7ff f8fb 	bl	8001bd8 <I2C_GetFlagStatus>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1ec      	bne.n	80029c2 <Codec_WriteRegister+0x1e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 80029e8:	2101      	movs	r1, #1
 80029ea:	4841      	ldr	r0, [pc, #260]	; (8002af0 <Codec_WriteRegister+0x14c>)
 80029ec:	f7ff f828 	bl	8001a40 <I2C_GenerateSTART>

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 80029f0:	4b3e      	ldr	r3, [pc, #248]	; (8002aec <Codec_WriteRegister+0x148>)
 80029f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029f6:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 80029f8:	e00a      	b.n	8002a10 <Codec_WriteRegister+0x6c>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 80029fa:	4b3c      	ldr	r3, [pc, #240]	; (8002aec <Codec_WriteRegister+0x148>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	1e5a      	subs	r2, r3, #1
 8002a00:	493a      	ldr	r1, [pc, #232]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a02:	600a      	str	r2, [r1, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d103      	bne.n	8002a10 <Codec_WriteRegister+0x6c>
 8002a08:	f001 f838 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	e069      	b.n	8002ae4 <Codec_WriteRegister+0x140>
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002a10:	4938      	ldr	r1, [pc, #224]	; (8002af4 <Codec_WriteRegister+0x150>)
 8002a12:	4837      	ldr	r0, [pc, #220]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a14:	f7ff f8b0 	bl	8001b78 <I2C_CheckEvent>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0ed      	beq.n	80029fa <Codec_WriteRegister+0x56>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2194      	movs	r1, #148	; 0x94
 8002a22:	4833      	ldr	r0, [pc, #204]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a24:	f7ff f84c 	bl	8001ac0 <I2C_Send7bitAddress>

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002a28:	4b30      	ldr	r3, [pc, #192]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a2e:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002a30:	e00a      	b.n	8002a48 <Codec_WriteRegister+0xa4>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002a32:	4b2e      	ldr	r3, [pc, #184]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	1e5a      	subs	r2, r3, #1
 8002a38:	492c      	ldr	r1, [pc, #176]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a3a:	600a      	str	r2, [r1, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d103      	bne.n	8002a48 <Codec_WriteRegister+0xa4>
 8002a40:	f001 f81c 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002a44:	4603      	mov	r3, r0
 8002a46:	e04d      	b.n	8002ae4 <Codec_WriteRegister+0x140>
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002a48:	492b      	ldr	r1, [pc, #172]	; (8002af8 <Codec_WriteRegister+0x154>)
 8002a4a:	4829      	ldr	r0, [pc, #164]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a4c:	f7ff f894 	bl	8001b78 <I2C_CheckEvent>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0ed      	beq.n	8002a32 <Codec_WriteRegister+0x8e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }

  /* Transmit the first address for write operation */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4825      	ldr	r0, [pc, #148]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a5c:	f7ff f86e 	bl	8001b3c <I2C_SendData>

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002a60:	4b22      	ldr	r3, [pc, #136]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a66:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8002a68:	e00a      	b.n	8002a80 <Codec_WriteRegister+0xdc>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002a6a:	4b20      	ldr	r3, [pc, #128]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	1e5a      	subs	r2, r3, #1
 8002a70:	491e      	ldr	r1, [pc, #120]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a72:	600a      	str	r2, [r1, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d103      	bne.n	8002a80 <Codec_WriteRegister+0xdc>
 8002a78:	f001 f800 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	e031      	b.n	8002ae4 <Codec_WriteRegister+0x140>
  /* Transmit the first address for write operation */
  I2C_SendData(CODEC_I2C, RegisterAddr);

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8002a80:	491e      	ldr	r1, [pc, #120]	; (8002afc <Codec_WriteRegister+0x158>)
 8002a82:	481b      	ldr	r0, [pc, #108]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a84:	f7ff f878 	bl	8001b78 <I2C_CheckEvent>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0ed      	beq.n	8002a6a <Codec_WriteRegister+0xc6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Prepare the register value to be sent */
  I2C_SendData(CODEC_I2C, RegisterValue);
 8002a8e:	79bb      	ldrb	r3, [r7, #6]
 8002a90:	4619      	mov	r1, r3
 8002a92:	4817      	ldr	r0, [pc, #92]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002a94:	f7ff f852 	bl	8001b3c <I2C_SendData>
  
  /*!< Wait till all data have been physically transferred on the bus */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8002a98:	4b14      	ldr	r3, [pc, #80]	; (8002aec <Codec_WriteRegister+0x148>)
 8002a9a:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 8002a9e:	601a      	str	r2, [r3, #0]
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 8002aa0:	e008      	b.n	8002ab4 <Codec_WriteRegister+0x110>
  {
    if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
 8002aa2:	4b12      	ldr	r3, [pc, #72]	; (8002aec <Codec_WriteRegister+0x148>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	1e5a      	subs	r2, r3, #1
 8002aa8:	4910      	ldr	r1, [pc, #64]	; (8002aec <Codec_WriteRegister+0x148>)
 8002aaa:	600a      	str	r2, [r1, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <Codec_WriteRegister+0x110>
 8002ab0:	f000 ffe4 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
  /* Prepare the register value to be sent */
  I2C_SendData(CODEC_I2C, RegisterValue);
  
  /*!< Wait till all data have been physically transferred on the bus */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 8002ab4:	4912      	ldr	r1, [pc, #72]	; (8002b00 <Codec_WriteRegister+0x15c>)
 8002ab6:	480e      	ldr	r0, [pc, #56]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002ab8:	f7ff f88e 	bl	8001bd8 <I2C_GetFlagStatus>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0ef      	beq.n	8002aa2 <Codec_WriteRegister+0xfe>
  {
    if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
  }
  
  /* End the configuration sequence */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	480a      	ldr	r0, [pc, #40]	; (8002af0 <Codec_WriteRegister+0x14c>)
 8002ac6:	f7fe ffdb 	bl	8001a80 <I2C_GenerateSTOP>
  
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (Codec_ReadRegister(RegisterAddr) == RegisterValue)? 0:1;
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f819 	bl	8002b04 <Codec_ReadRegister>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	79bb      	ldrb	r3, [r7, #6]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	60fb      	str	r3, [r7, #12]
#endif /* VERIFY_WRITTENDATA */

  /* Return the verifying value: 0 (Passed) or 1 (Failed) */
  return result;  
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20000028 	.word	0x20000028
 8002af0:	40005400 	.word	0x40005400
 8002af4:	00030001 	.word	0x00030001
 8002af8:	00070082 	.word	0x00070082
 8002afc:	00070080 	.word	0x00070080
 8002b00:	10000004 	.word	0x10000004

08002b04 <Codec_ReadRegister>:
  * @param  RegisterAddr: Address of the register to be read.
  * @retval Value of the register to be read or dummy value if the communication
  *         fails.
  */
static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  uint32_t result = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8002b12:	4b76      	ldr	r3, [pc, #472]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b14:	f44f 1296 	mov.w	r2, #1228800	; 0x12c000
 8002b18:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8002b1a:	e00a      	b.n	8002b32 <Codec_ReadRegister+0x2e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002b1c:	4b73      	ldr	r3, [pc, #460]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	1e5a      	subs	r2, r3, #1
 8002b22:	4972      	ldr	r1, [pc, #456]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b24:	600a      	str	r2, [r1, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d103      	bne.n	8002b32 <Codec_ReadRegister+0x2e>
 8002b2a:	f000 ffa7 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	e0d7      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
{
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8002b32:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002b36:	486e      	ldr	r0, [pc, #440]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002b38:	f7ff f84e 	bl	8001bd8 <I2C_GetFlagStatus>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1ec      	bne.n	8002b1c <Codec_ReadRegister+0x18>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8002b42:	2101      	movs	r1, #1
 8002b44:	486a      	ldr	r0, [pc, #424]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002b46:	f7fe ff7b 	bl	8001a40 <I2C_GenerateSTART>

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002b4a:	4b68      	ldr	r3, [pc, #416]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b50:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002b52:	e00a      	b.n	8002b6a <Codec_ReadRegister+0x66>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002b54:	4b65      	ldr	r3, [pc, #404]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	1e5a      	subs	r2, r3, #1
 8002b5a:	4964      	ldr	r1, [pc, #400]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b5c:	600a      	str	r2, [r1, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d103      	bne.n	8002b6a <Codec_ReadRegister+0x66>
 8002b62:	f000 ff8b 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002b66:	4603      	mov	r3, r0
 8002b68:	e0bb      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002b6a:	4962      	ldr	r1, [pc, #392]	; (8002cf4 <Codec_ReadRegister+0x1f0>)
 8002b6c:	4860      	ldr	r0, [pc, #384]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002b6e:	f7ff f803 	bl	8001b78 <I2C_CheckEvent>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0ed      	beq.n	8002b54 <Codec_ReadRegister+0x50>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2194      	movs	r1, #148	; 0x94
 8002b7c:	485c      	ldr	r0, [pc, #368]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002b7e:	f7fe ff9f 	bl	8001ac0 <I2C_Send7bitAddress>

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002b82:	4b5a      	ldr	r3, [pc, #360]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b88:	601a      	str	r2, [r3, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002b8a:	e00a      	b.n	8002ba2 <Codec_ReadRegister+0x9e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002b8c:	4b57      	ldr	r3, [pc, #348]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	1e5a      	subs	r2, r3, #1
 8002b92:	4956      	ldr	r1, [pc, #344]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002b94:	600a      	str	r2, [r1, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <Codec_ReadRegister+0x9e>
 8002b9a:	f000 ff6f 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	e09f      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8002ba2:	4955      	ldr	r1, [pc, #340]	; (8002cf8 <Codec_ReadRegister+0x1f4>)
 8002ba4:	4852      	ldr	r0, [pc, #328]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002ba6:	f7fe ffe7 	bl	8001b78 <I2C_CheckEvent>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0ed      	beq.n	8002b8c <Codec_ReadRegister+0x88>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }

  /* Transmit the register address to be read */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	484e      	ldr	r0, [pc, #312]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002bb6:	f7fe ffc1 	bl	8001b3c <I2C_SendData>

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002bba:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002bbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bc0:	601a      	str	r2, [r3, #0]
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8002bc2:	e00a      	b.n	8002bda <Codec_ReadRegister+0xd6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002bc4:	4b49      	ldr	r3, [pc, #292]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	1e5a      	subs	r2, r3, #1
 8002bca:	4948      	ldr	r1, [pc, #288]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002bcc:	600a      	str	r2, [r1, #0]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d103      	bne.n	8002bda <Codec_ReadRegister+0xd6>
 8002bd2:	f000 ff53 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	e083      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /* Transmit the register address to be read */
  I2C_SendData(CODEC_I2C, RegisterAddr);

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8002bda:	4948      	ldr	r1, [pc, #288]	; (8002cfc <Codec_ReadRegister+0x1f8>)
 8002bdc:	4844      	ldr	r0, [pc, #272]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002bde:	f7fe fffb 	bl	8001bd8 <I2C_GetFlagStatus>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0ed      	beq.n	8002bc4 <Codec_ReadRegister+0xc0>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /*!< Send START condition a second time */  
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8002be8:	2101      	movs	r1, #1
 8002bea:	4841      	ldr	r0, [pc, #260]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002bec:	f7fe ff28 	bl	8001a40 <I2C_GenerateSTART>
  
  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002bf0:	4b3e      	ldr	r3, [pc, #248]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002bf2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bf6:	601a      	str	r2, [r3, #0]
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002bf8:	e00a      	b.n	8002c10 <Codec_ReadRegister+0x10c>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002bfa:	4b3c      	ldr	r3, [pc, #240]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	1e5a      	subs	r2, r3, #1
 8002c00:	493a      	ldr	r1, [pc, #232]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c02:	600a      	str	r2, [r1, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d103      	bne.n	8002c10 <Codec_ReadRegister+0x10c>
 8002c08:	f000 ff38 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	e068      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /*!< Send START condition a second time */  
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
  
  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8002c10:	4938      	ldr	r1, [pc, #224]	; (8002cf4 <Codec_ReadRegister+0x1f0>)
 8002c12:	4837      	ldr	r0, [pc, #220]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c14:	f7fe ffb0 	bl	8001b78 <I2C_CheckEvent>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0ed      	beq.n	8002bfa <Codec_ReadRegister+0xf6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  } 
  
  /*!< Send Codec address for read */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
 8002c1e:	2201      	movs	r2, #1
 8002c20:	2194      	movs	r1, #148	; 0x94
 8002c22:	4833      	ldr	r0, [pc, #204]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c24:	f7fe ff4c 	bl	8001ac0 <I2C_Send7bitAddress>
  
  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002c28:	4b30      	ldr	r3, [pc, #192]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c2e:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8002c30:	e00a      	b.n	8002c48 <Codec_ReadRegister+0x144>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002c32:	4b2e      	ldr	r3, [pc, #184]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	1e5a      	subs	r2, r3, #1
 8002c38:	492c      	ldr	r1, [pc, #176]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c3a:	600a      	str	r2, [r1, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d103      	bne.n	8002c48 <Codec_ReadRegister+0x144>
 8002c40:	f000 ff1c 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002c44:	4603      	mov	r3, r0
 8002c46:	e04c      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /*!< Send Codec address for read */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
  
  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8002c48:	492d      	ldr	r1, [pc, #180]	; (8002d00 <Codec_ReadRegister+0x1fc>)
 8002c4a:	4829      	ldr	r0, [pc, #164]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c4c:	f7fe ffc4 	bl	8001bd8 <I2C_GetFlagStatus>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0ed      	beq.n	8002c32 <Codec_ReadRegister+0x12e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }     
  
  /*!< Disable Acknowledgment */
  I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);   
 8002c56:	2100      	movs	r1, #0
 8002c58:	4825      	ldr	r0, [pc, #148]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c5a:	f7fe ff4f 	bl	8001afc <I2C_AcknowledgeConfig>
  
  /* Clear ADDR register by reading SR1 then SR2 register (SR1 has already been read) */
  (void)CODEC_I2C->SR2;
 8002c5e:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c60:	8b1b      	ldrh	r3, [r3, #24]
  
  /*!< Send STOP Condition */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
 8002c62:	2101      	movs	r1, #1
 8002c64:	4822      	ldr	r0, [pc, #136]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c66:	f7fe ff0b 	bl	8001a80 <I2C_GenerateSTOP>
  
  /* Wait for the byte to be received */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002c6a:	4b20      	ldr	r3, [pc, #128]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c70:	601a      	str	r2, [r3, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8002c72:	e00a      	b.n	8002c8a <Codec_ReadRegister+0x186>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002c74:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	1e5a      	subs	r2, r3, #1
 8002c7a:	491c      	ldr	r1, [pc, #112]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002c7c:	600a      	str	r2, [r1, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <Codec_ReadRegister+0x186>
 8002c82:	f000 fefb 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002c86:	4603      	mov	r3, r0
 8002c88:	e02b      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /*!< Send STOP Condition */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
  
  /* Wait for the byte to be received */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8002c8a:	491e      	ldr	r1, [pc, #120]	; (8002d04 <Codec_ReadRegister+0x200>)
 8002c8c:	4818      	ldr	r0, [pc, #96]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c8e:	f7fe ffa3 	bl	8001bd8 <I2C_GetFlagStatus>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ed      	beq.n	8002c74 <Codec_ReadRegister+0x170>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }
  
  /*!< Read the byte received from the Codec */
  result = I2C_ReceiveData(CODEC_I2C);
 8002c98:	4815      	ldr	r0, [pc, #84]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002c9a:	f7fe ff5f 	bl	8001b5c <I2C_ReceiveData>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	60fb      	str	r3, [r7, #12]
  
  /* Wait to make sure that STOP flag has been cleared */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8002ca2:	4b12      	ldr	r3, [pc, #72]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002ca4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ca8:	601a      	str	r2, [r3, #0]
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 8002caa:	e00a      	b.n	8002cc2 <Codec_ReadRegister+0x1be>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	1e5a      	subs	r2, r3, #1
 8002cb2:	490e      	ldr	r1, [pc, #56]	; (8002cec <Codec_ReadRegister+0x1e8>)
 8002cb4:	600a      	str	r2, [r1, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d103      	bne.n	8002cc2 <Codec_ReadRegister+0x1be>
 8002cba:	f000 fedf 	bl	8003a7c <Codec_TIMEOUT_UserCallback>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	e00f      	b.n	8002ce2 <Codec_ReadRegister+0x1de>
  /*!< Read the byte received from the Codec */
  result = I2C_ReceiveData(CODEC_I2C);
  
  /* Wait to make sure that STOP flag has been cleared */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 8002cc2:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1ed      	bne.n	8002cac <Codec_ReadRegister+0x1a8>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
  }  
  
  /*!< Re-Enable Acknowledgment to be ready for another reception */
  I2C_AcknowledgeConfig(CODEC_I2C, ENABLE);  
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	4807      	ldr	r0, [pc, #28]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002cd4:	f7fe ff12 	bl	8001afc <I2C_AcknowledgeConfig>
  
  /* Clear AF flag for next communication */
  I2C_ClearFlag(CODEC_I2C, I2C_FLAG_AF); 
 8002cd8:	490b      	ldr	r1, [pc, #44]	; (8002d08 <Codec_ReadRegister+0x204>)
 8002cda:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <Codec_ReadRegister+0x1ec>)
 8002cdc:	f7fe ffb0 	bl	8001c40 <I2C_ClearFlag>
  
  /* Return the byte read from Codec */
  return result;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000028 	.word	0x20000028
 8002cf0:	40005400 	.word	0x40005400
 8002cf4:	00030001 	.word	0x00030001
 8002cf8:	00070082 	.word	0x00070082
 8002cfc:	10000004 	.word	0x10000004
 8002d00:	10000002 	.word	0x10000002
 8002d04:	10000040 	.word	0x10000040
 8002d08:	10000400 	.word	0x10000400

08002d0c <Codec_CtrlInterface_Init>:
  * @brief  Initializes the Audio Codec control interface (I2C).
  * @param  None
  * @retval None
  */
static void Codec_CtrlInterface_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
  I2C_InitTypeDef I2C_InitStructure;
  
  /* Enable the CODEC_I2C peripheral clock */
  RCC_APB1PeriphClockCmd(CODEC_I2C_CLK, ENABLE);
 8002d12:	2101      	movs	r1, #1
 8002d14:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002d18:	f7ff f874 	bl	8001e04 <RCC_APB1PeriphClockCmd>
  
  /* CODEC_I2C peripheral configuration */
  I2C_DeInit(CODEC_I2C);
 8002d1c:	480f      	ldr	r0, [pc, #60]	; (8002d5c <Codec_CtrlInterface_Init+0x50>)
 8002d1e:	f7fe fd73 	bl	8001808 <I2C_DeInit>
  I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8002d22:	2300      	movs	r3, #0
 8002d24:	80bb      	strh	r3, [r7, #4]
  I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8002d26:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8002d2a:	80fb      	strh	r3, [r7, #6]
  I2C_InitStructure.I2C_OwnAddress1 = 0x33;
 8002d2c:	2333      	movs	r3, #51	; 0x33
 8002d2e:	813b      	strh	r3, [r7, #8]
  I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8002d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d34:	817b      	strh	r3, [r7, #10]
  I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8002d36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d3a:	81bb      	strh	r3, [r7, #12]
  I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 8002d3c:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <Codec_CtrlInterface_Init+0x54>)
 8002d3e:	603b      	str	r3, [r7, #0]
  /* Enable the I2C peripheral */
  I2C_Cmd(CODEC_I2C, ENABLE);  
 8002d40:	2101      	movs	r1, #1
 8002d42:	4806      	ldr	r0, [pc, #24]	; (8002d5c <Codec_CtrlInterface_Init+0x50>)
 8002d44:	f7fe fe5c 	bl	8001a00 <I2C_Cmd>
  I2C_Init(CODEC_I2C, &I2C_InitStructure);
 8002d48:	463b      	mov	r3, r7
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4803      	ldr	r0, [pc, #12]	; (8002d5c <Codec_CtrlInterface_Init+0x50>)
 8002d4e:	f7fe fd95 	bl	800187c <I2C_Init>
}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40005400 	.word	0x40005400
 8002d60:	000186a0 	.word	0x000186a0

08002d64 <Codec_AudioInterface_Init>:
  *         is already configured and ready to be used.    
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  * @retval None
  */
static void Codec_AudioInterface_Init(uint32_t AudioFreq)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b08a      	sub	sp, #40	; 0x28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  I2S_InitTypeDef I2S_InitStructure;
  DAC_InitTypeDef  DAC_InitStructure;

  /* Enable the CODEC_I2S peripheral clock */
  RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d72:	f7ff f847 	bl	8001e04 <RCC_APB1PeriphClockCmd>
  
  /* CODEC_I2S peripheral configuration */
  SPI_I2S_DeInit(CODEC_I2S);
 8002d76:	481a      	ldr	r0, [pc, #104]	; (8002de0 <Codec_AudioInterface_Init+0x7c>)
 8002d78:	f7ff f8c4 	bl	8001f04 <SPI_I2S_DeInit>
  I2S_InitStructure.I2S_AudioFreq = AudioFreq;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	623b      	str	r3, [r7, #32]
  I2S_InitStructure.I2S_Standard = I2S_STANDARD;
 8002d80:	2300      	movs	r3, #0
 8002d82:	837b      	strh	r3, [r7, #26]
  I2S_InitStructure.I2S_DataFormat = I2S_DataFormat_16b;
 8002d84:	2300      	movs	r3, #0
 8002d86:	83bb      	strh	r3, [r7, #28]
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	84bb      	strh	r3, [r7, #36]	; 0x24
    I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
  }
  else
  {
#else
   I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 8002d8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d90:	833b      	strh	r3, [r7, #24]
#endif
#ifdef DAC_USE_I2S_DMA
  }
#endif /* DAC_USE_I2S_DMA */
#ifdef CODEC_MCLK_ENABLED
  I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Enable;
 8002d92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d96:	83fb      	strh	r3, [r7, #30]
#else
#error "No selection for the MCLK output has been defined !"
#endif /* CODEC_MCLK_ENABLED */
  
  /* Initialize the I2S peripheral with the structure above */
  I2S_Init(CODEC_I2S, &I2S_InitStructure);
 8002d98:	f107 0318 	add.w	r3, r7, #24
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4810      	ldr	r0, [pc, #64]	; (8002de0 <Codec_AudioInterface_Init+0x7c>)
 8002da0:	f7ff f91e 	bl	8001fe0 <I2S_Init>


  /* Configure the DAC interface */
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002da4:	4b0f      	ldr	r3, [pc, #60]	; (8002de4 <Codec_AudioInterface_Init+0x80>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d114      	bne.n	8002dd6 <Codec_AudioInterface_Init+0x72>
  {    
    /* DAC Periph clock enable */
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8002dac:	2101      	movs	r1, #1
 8002dae:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002db2:	f7ff f827 	bl	8001e04 <RCC_APB1PeriphClockCmd>
    
    /* DAC channel1 Configuration */
    DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60bb      	str	r3, [r7, #8]
    DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
    DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
    DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 8002dc2:	f107 0308 	add.w	r3, r7, #8
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	2000      	movs	r0, #0
 8002dca:	f7fe f8f7 	bl	8000fbc <DAC_Init>
    
    /* Enable DAC Channel1 */
    DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);  
 8002dce:	2101      	movs	r1, #1
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f7fe f927 	bl	8001024 <DAC_Cmd>
  }
  
  /* The I2S peripheral will be enabled only in the EVAL_AUDIO_Play() function 
       or by user functions if DMA mode not enabled */  
}
 8002dd6:	bf00      	nop
 8002dd8:	3728      	adds	r7, #40	; 0x28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40003c00 	.word	0x40003c00
 8002de4:	2000002c 	.word	0x2000002c

08002de8 <Codec_GPIO_Init>:
  *        interfaces).
  * @param  None
  * @retval None
  */
static void Codec_GPIO_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable Reset GPIO Clock */
  RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 8002dee:	2101      	movs	r1, #1
 8002df0:	2008      	movs	r0, #8
 8002df2:	f7fe ffe7 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
  
  /* Audio reset pin configuration -------------------------------------------------*/
  GPIO_InitStructure.GPIO_Pin = AUDIO_RESET_PIN; 
 8002df6:	2310      	movs	r3, #16
 8002df8:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002e02:	2300      	movs	r3, #0
 8002e04:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 8002e0a:	463b      	mov	r3, r7
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4839      	ldr	r0, [pc, #228]	; (8002ef4 <Codec_GPIO_Init+0x10c>)
 8002e10:	f7fe fbf0 	bl	80015f4 <GPIO_Init>
  
  /* Enable I2S and I2C GPIO clocks */
  RCC_AHB1PeriphClockCmd(CODEC_I2C_GPIO_CLOCK | CODEC_I2S_GPIO_CLOCK, ENABLE);
 8002e14:	2101      	movs	r1, #1
 8002e16:	2007      	movs	r0, #7
 8002e18:	f7fe ffd4 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>

  /* CODEC_I2C SCL and SDA pins configuration -------------------------------------*/
  GPIO_InitStructure.GPIO_Pin = CODEC_I2C_SCL_PIN | CODEC_I2C_SDA_PIN; 
 8002e1c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002e20:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002e22:	2302      	movs	r3, #2
 8002e24:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002e26:	2302      	movs	r3, #2
 8002e28:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 8002e32:	463b      	mov	r3, r7
 8002e34:	4619      	mov	r1, r3
 8002e36:	4830      	ldr	r0, [pc, #192]	; (8002ef8 <Codec_GPIO_Init+0x110>)
 8002e38:	f7fe fbdc 	bl	80015f4 <GPIO_Init>
  /* Connect pins to I2C peripheral */
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SCL_PINSRC, CODEC_I2C_GPIO_AF);  
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	2106      	movs	r1, #6
 8002e40:	482d      	ldr	r0, [pc, #180]	; (8002ef8 <Codec_GPIO_Init+0x110>)
 8002e42:	f7fe fc97 	bl	8001774 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SDA_PINSRC, CODEC_I2C_GPIO_AF);  
 8002e46:	2204      	movs	r2, #4
 8002e48:	2109      	movs	r1, #9
 8002e4a:	482b      	ldr	r0, [pc, #172]	; (8002ef8 <Codec_GPIO_Init+0x110>)
 8002e4c:	f7fe fc92 	bl	8001774 <GPIO_PinAFConfig>

  /* CODEC_I2S pins configuration: WS, SCK and SD pins -----------------------------*/
  GPIO_InitStructure.GPIO_Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
 8002e50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002e54:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002e56:	2302      	movs	r3, #2
 8002e58:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002e62:	2300      	movs	r3, #0
 8002e64:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 8002e66:	463b      	mov	r3, r7
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4824      	ldr	r0, [pc, #144]	; (8002efc <Codec_GPIO_Init+0x114>)
 8002e6c:	f7fe fbc2 	bl	80015f4 <GPIO_Init>
  
  /* Connect pins to I2S peripheral  */
  GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, CODEC_I2S_GPIO_AF);  
 8002e70:	2206      	movs	r2, #6
 8002e72:	2104      	movs	r1, #4
 8002e74:	4822      	ldr	r0, [pc, #136]	; (8002f00 <Codec_GPIO_Init+0x118>)
 8002e76:	f7fe fc7d 	bl	8001774 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, CODEC_I2S_GPIO_AF);
 8002e7a:	2206      	movs	r2, #6
 8002e7c:	210a      	movs	r1, #10
 8002e7e:	481f      	ldr	r0, [pc, #124]	; (8002efc <Codec_GPIO_Init+0x114>)
 8002e80:	f7fe fc78 	bl	8001774 <GPIO_PinAFConfig>

  if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 8002e84:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <Codec_GPIO_Init+0x11c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d00c      	beq.n	8002ea6 <Codec_GPIO_Init+0xbe>
  {
    GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 8002e8c:	2310      	movs	r3, #16
 8002e8e:	603b      	str	r3, [r7, #0]
    GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 8002e90:	463b      	mov	r3, r7
 8002e92:	4619      	mov	r1, r3
 8002e94:	481a      	ldr	r0, [pc, #104]	; (8002f00 <Codec_GPIO_Init+0x118>)
 8002e96:	f7fe fbad 	bl	80015f4 <GPIO_Init>
    GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, CODEC_I2S_GPIO_AF);
 8002e9a:	2206      	movs	r2, #6
 8002e9c:	210c      	movs	r1, #12
 8002e9e:	4817      	ldr	r0, [pc, #92]	; (8002efc <Codec_GPIO_Init+0x114>)
 8002ea0:	f7fe fc68 	bl	8001774 <GPIO_PinAFConfig>
 8002ea4:	e00e      	b.n	8002ec4 <Codec_GPIO_Init+0xdc>
  }
  else
  {
    /* GPIOA clock enable (to be used with DAC) */
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	f7fe ff8b 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
   
    /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8002eae:	2310      	movs	r3, #16
 8002eb0:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002eba:	463b      	mov	r3, r7
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4810      	ldr	r0, [pc, #64]	; (8002f00 <Codec_GPIO_Init+0x118>)
 8002ec0:	f7fe fb98 	bl	80015f4 <GPIO_Init>
  }

#ifdef CODEC_MCLK_ENABLED
  /* CODEC_I2S pins configuration: MCK pin */
  GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 8002ed8:	463b      	mov	r3, r7
 8002eda:	4619      	mov	r1, r3
 8002edc:	4807      	ldr	r0, [pc, #28]	; (8002efc <Codec_GPIO_Init+0x114>)
 8002ede:	f7fe fb89 	bl	80015f4 <GPIO_Init>
  /* Connect pins to I2S peripheral  */
  GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 8002ee2:	2206      	movs	r2, #6
 8002ee4:	2107      	movs	r1, #7
 8002ee6:	4805      	ldr	r0, [pc, #20]	; (8002efc <Codec_GPIO_Init+0x114>)
 8002ee8:	f7fe fc44 	bl	8001774 <GPIO_PinAFConfig>
#endif /* CODEC_MCLK_ENABLED */ 
}
 8002eec:	bf00      	nop
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40020c00 	.word	0x40020c00
 8002ef8:	40020400 	.word	0x40020400
 8002efc:	40020800 	.word	0x40020800
 8002f00:	40020000 	.word	0x40020000
 8002f04:	2000002c 	.word	0x2000002c

08002f08 <Delay>:
  * @param  nCount: specifies the delay time length.
  * @retval None
  */

static void Delay( __IO uint32_t nCount)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  for (; nCount != 0; nCount--);
 8002f10:	e002      	b.n	8002f18 <Delay+0x10>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f9      	bne.n	8002f12 <Delay+0xa>
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop

08002f2c <Audio_MAL_Init>:
  *         from Media to the I2S peripheral.
  * @param  None
  * @retval None
  */
static void Audio_MAL_Init(void)  
{ 
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
#else  
#if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
  NVIC_InitTypeDef NVIC_InitStructure;
#endif

  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 8002f32:	4b4a      	ldr	r3, [pc, #296]	; (800305c <Audio_MAL_Init+0x130>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d16e      	bne.n	8003018 <Audio_MAL_Init+0xec>
  {
    /* Enable the DMA clock */
    RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 8002f3a:	4b49      	ldr	r3, [pc, #292]	; (8003060 <Audio_MAL_Init+0x134>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2101      	movs	r1, #1
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fe ff3f 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
    
    /* Configure the DMA Stream */
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 8002f46:	4b47      	ldr	r3, [pc, #284]	; (8003064 <Audio_MAL_Init+0x138>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fe fa0f 	bl	8001370 <DMA_Cmd>
    DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 8002f52:	4b44      	ldr	r3, [pc, #272]	; (8003064 <Audio_MAL_Init+0x138>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe f8a6 	bl	80010a8 <DMA_DeInit>
    /* Set the parameters to be configured */
    DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
 8002f5c:	4b42      	ldr	r3, [pc, #264]	; (8003068 <Audio_MAL_Init+0x13c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a42      	ldr	r2, [pc, #264]	; (800306c <Audio_MAL_Init+0x140>)
 8002f62:	6013      	str	r3, [r2, #0]
    DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 8002f64:	4b42      	ldr	r3, [pc, #264]	; (8003070 <Audio_MAL_Init+0x144>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a40      	ldr	r2, [pc, #256]	; (800306c <Audio_MAL_Init+0x140>)
 8002f6a:	6053      	str	r3, [r2, #4]
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in play function */
 8002f6c:	4b3f      	ldr	r3, [pc, #252]	; (800306c <Audio_MAL_Init+0x140>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
    DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8002f72:	4b3e      	ldr	r3, [pc, #248]	; (800306c <Audio_MAL_Init+0x140>)
 8002f74:	2240      	movs	r2, #64	; 0x40
 8002f76:	60da      	str	r2, [r3, #12]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in play function */
 8002f78:	4b3c      	ldr	r3, [pc, #240]	; (800306c <Audio_MAL_Init+0x140>)
 8002f7a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002f7e:	611a      	str	r2, [r3, #16]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002f80:	4b3a      	ldr	r3, [pc, #232]	; (800306c <Audio_MAL_Init+0x140>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	615a      	str	r2, [r3, #20]
    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002f86:	4b39      	ldr	r3, [pc, #228]	; (800306c <Audio_MAL_Init+0x140>)
 8002f88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f8c:	619a      	str	r2, [r3, #24]
    DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
 8002f8e:	4b37      	ldr	r3, [pc, #220]	; (800306c <Audio_MAL_Init+0x140>)
 8002f90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f94:	61da      	str	r2, [r3, #28]
    DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
 8002f96:	4b35      	ldr	r3, [pc, #212]	; (800306c <Audio_MAL_Init+0x140>)
 8002f98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f9c:	621a      	str	r2, [r3, #32]
#ifdef AUDIO_MAL_MODE_NORMAL
    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
#elif defined(AUDIO_MAL_MODE_CIRCULAR)
    DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002f9e:	4b33      	ldr	r3, [pc, #204]	; (800306c <Audio_MAL_Init+0x140>)
 8002fa0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fa4:	625a      	str	r2, [r3, #36]	; 0x24
#else
#error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
#endif /* AUDIO_MAL_MODE_NORMAL */  
    DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8002fa6:	4b31      	ldr	r3, [pc, #196]	; (800306c <Audio_MAL_Init+0x140>)
 8002fa8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002fac:	629a      	str	r2, [r3, #40]	; 0x28
    DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;         
 8002fae:	4b2f      	ldr	r3, [pc, #188]	; (800306c <Audio_MAL_Init+0x140>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	62da      	str	r2, [r3, #44]	; 0x2c
    DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8002fb4:	4b2d      	ldr	r3, [pc, #180]	; (800306c <Audio_MAL_Init+0x140>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
    DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8002fba:	4b2c      	ldr	r3, [pc, #176]	; (800306c <Audio_MAL_Init+0x140>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	635a      	str	r2, [r3, #52]	; 0x34
    DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
 8002fc0:	4b2a      	ldr	r3, [pc, #168]	; (800306c <Audio_MAL_Init+0x140>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	639a      	str	r2, [r3, #56]	; 0x38
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 8002fc6:	4b27      	ldr	r3, [pc, #156]	; (8003064 <Audio_MAL_Init+0x138>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4928      	ldr	r1, [pc, #160]	; (800306c <Audio_MAL_Init+0x140>)
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe f93f 	bl	8001250 <DMA_Init>
    
    /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defines) */
#ifdef AUDIO_MAL_DMA_IT_TC_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
 8002fd2:	4b24      	ldr	r3, [pc, #144]	; (8003064 <Audio_MAL_Init+0x138>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2110      	movs	r1, #16
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fe fa4e 	bl	800147c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_TC_EN */
#ifdef AUDIO_MAL_DMA_IT_HT_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
 8002fe0:	4b20      	ldr	r3, [pc, #128]	; (8003064 <Audio_MAL_Init+0x138>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fe fa47 	bl	800147c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_HT_EN */
#ifdef AUDIO_MAL_DMA_IT_TE_EN
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
 8002fee:	4b1d      	ldr	r3, [pc, #116]	; (8003064 <Audio_MAL_Init+0x138>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	2186      	movs	r1, #134	; 0x86
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe fa40 	bl	800147c <DMA_ITConfig>
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
    
#if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
    /* I2S DMA IRQ Channel configuration */
    NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 8002ffc:	4b1d      	ldr	r3, [pc, #116]	; (8003074 <Audio_MAL_Init+0x148>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 8003004:	2300      	movs	r3, #0
 8003006:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 8003008:	2300      	movs	r3, #0
 800300a:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800300c:	2301      	movs	r3, #1
 800300e:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
 8003010:	1d3b      	adds	r3, r7, #4
 8003012:	4618      	mov	r0, r3
 8003014:	f7fd fd7a 	bl	8000b0c <NVIC_Init>
    NVIC_Init(&NVIC_InitStructure);
#endif 
  }
#endif /* DAC_USE_I2S_DMA */
  
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 8003018:	4b10      	ldr	r3, [pc, #64]	; (800305c <Audio_MAL_Init+0x130>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d105      	bne.n	800302c <Audio_MAL_Init+0x100>
  {
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
 8003020:	2201      	movs	r2, #1
 8003022:	2102      	movs	r1, #2
 8003024:	4814      	ldr	r0, [pc, #80]	; (8003078 <Audio_MAL_Init+0x14c>)
 8003026:	f7ff f8e5 	bl	80021f4 <SPI_I2S_DMACmd>
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
#endif /* DAC_USE_I2S_DMA */
  }
#endif
}
 800302a:	e012      	b.n	8003052 <Audio_MAL_Init+0x126>
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
  }
  else
  {
    /* Configure the STM32 DAC to geenrate audio analog signal */
    DAC_Config();
 800302c:	f000 f86c 	bl	8003108 <DAC_Config>
    
#ifndef DAC_USE_I2S_DMA
    /* Enable the I2S interrupt used to write into the DAC register */
    SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
 8003030:	2201      	movs	r2, #1
 8003032:	2171      	movs	r1, #113	; 0x71
 8003034:	4810      	ldr	r0, [pc, #64]	; (8003078 <Audio_MAL_Init+0x14c>)
 8003036:	f7ff f901 	bl	800223c <SPI_I2S_ITConfig>
    
    /* I2S DMA IRQ Channel configuration */
    NVIC_InitStructure.NVIC_IRQChannel = CODEC_I2S_IRQ;
 800303a:	2333      	movs	r3, #51	; 0x33
 800303c:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 800303e:	2300      	movs	r3, #0
 8003040:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 8003042:	2300      	movs	r3, #0
 8003044:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003046:	2301      	movs	r3, #1
 8003048:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure); 
 800304a:	1d3b      	adds	r3, r7, #4
 800304c:	4618      	mov	r0, r3
 800304e:	f7fd fd5d 	bl	8000b0c <NVIC_Init>
    /* Enable the I2S DMA request */
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
#endif /* DAC_USE_I2S_DMA */
  }
#endif
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	2000002c 	.word	0x2000002c
 8003060:	20000030 	.word	0x20000030
 8003064:	20000034 	.word	0x20000034
 8003068:	200001b4 	.word	0x200001b4
 800306c:	200045a8 	.word	0x200045a8
 8003070:	20000038 	.word	0x20000038
 8003074:	2000003c 	.word	0x2000003c
 8003078:	40003c00 	.word	0x40003c00

0800307c <Audio_MAL_Play>:
  * @brief  Starts playing audio stream from the audio Media.
  * @param  None
  * @retval None
  */
void Audio_MAL_Play(uint32_t Addr, uint32_t Size)
{         
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 8003086:	4b1c      	ldr	r3, [pc, #112]	; (80030f8 <Audio_MAL_Play+0x7c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d112      	bne.n	80030b4 <Audio_MAL_Play+0x38>
  {
    /* Configure the buffer address and size */
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 800308e:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <Audio_MAL_Play+0x80>)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6093      	str	r3, [r2, #8]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 8003094:	4a19      	ldr	r2, [pc, #100]	; (80030fc <Audio_MAL_Play+0x80>)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	6113      	str	r3, [r2, #16]
    
    /* Configure the DMA Stream with the new parameters */
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 800309a:	4b19      	ldr	r3, [pc, #100]	; (8003100 <Audio_MAL_Play+0x84>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4917      	ldr	r1, [pc, #92]	; (80030fc <Audio_MAL_Play+0x80>)
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7fe f8d5 	bl	8001250 <DMA_Init>
    
    /* Enable the I2S DMA Stream*/
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);   
 80030a6:	4b16      	ldr	r3, [pc, #88]	; (8003100 <Audio_MAL_Play+0x84>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2101      	movs	r1, #1
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe f95f 	bl	8001370 <DMA_Cmd>
 80030b2:	e011      	b.n	80030d8 <Audio_MAL_Play+0x5c>
  }
#ifndef DAC_USE_I2S_DMA
  else
  {
    /* Configure the buffer address and size */
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 80030b4:	4a11      	ldr	r2, [pc, #68]	; (80030fc <Audio_MAL_Play+0x80>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6093      	str	r3, [r2, #8]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 80030ba:	4a10      	ldr	r2, [pc, #64]	; (80030fc <Audio_MAL_Play+0x80>)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	6113      	str	r3, [r2, #16]
    
    /* Configure the DMA Stream with the new parameters */
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80030c0:	4b0f      	ldr	r3, [pc, #60]	; (8003100 <Audio_MAL_Play+0x84>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	490d      	ldr	r1, [pc, #52]	; (80030fc <Audio_MAL_Play+0x80>)
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe f8c2 	bl	8001250 <DMA_Init>
    
    /* Enable the I2S DMA Stream*/
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 80030cc:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <Audio_MAL_Play+0x84>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe f94c 	bl	8001370 <DMA_Cmd>
  }
#endif /* DAC_USE_I2S_DMA */
  
  /* If the I2S peripheral is still not enabled, enable it */
  if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 80030d8:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <Audio_MAL_Play+0x88>)
 80030da:	8b9b      	ldrh	r3, [r3, #28]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d103      	bne.n	80030ee <Audio_MAL_Play+0x72>
  {
    I2S_Cmd(CODEC_I2S, ENABLE);
 80030e6:	2101      	movs	r1, #1
 80030e8:	4806      	ldr	r0, [pc, #24]	; (8003104 <Audio_MAL_Play+0x88>)
 80030ea:	f7ff f853 	bl	8002194 <I2S_Cmd>
  }
}
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	2000002c 	.word	0x2000002c
 80030fc:	200045a8 	.word	0x200045a8
 8003100:	20000034 	.word	0x20000034
 8003104:	40003c00 	.word	0x40003c00

08003108 <DAC_Config>:
  * @brief  DAC  Channel1 Configuration
  * @param  None
  * @retval None
  */
void DAC_Config(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
  DAC_InitTypeDef  DAC_InitStructure;
  GPIO_InitTypeDef GPIO_InitStructure;

  /* DMA1 clock and GPIOA clock enable (to be used with DAC) */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_GPIOA, ENABLE);
 800310e:	2101      	movs	r1, #1
 8003110:	4813      	ldr	r0, [pc, #76]	; (8003160 <DAC_Config+0x58>)
 8003112:	f7fe fe57 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>

  /* DAC Periph clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8003116:	2101      	movs	r1, #1
 8003118:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800311c:	f7fe fe72 	bl	8001e04 <RCC_APB1PeriphClockCmd>

  /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8003120:	2310      	movs	r3, #16
 8003122:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8003124:	2303      	movs	r3, #3
 8003126:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003128:	2300      	movs	r3, #0
 800312a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800312c:	463b      	mov	r3, r7
 800312e:	4619      	mov	r1, r3
 8003130:	480c      	ldr	r0, [pc, #48]	; (8003164 <DAC_Config+0x5c>)
 8003132:	f7fe fa5f 	bl	80015f4 <GPIO_Init>

  /* DAC channel1 Configuration */
  DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 8003136:	2300      	movs	r3, #0
 8003138:	60bb      	str	r3, [r7, #8]
  DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
  DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]
  DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 8003142:	f107 0308 	add.w	r3, r7, #8
 8003146:	4619      	mov	r1, r3
 8003148:	2000      	movs	r0, #0
 800314a:	f7fd ff37 	bl	8000fbc <DAC_Init>

  /* Enable DAC Channel1 */
  DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);
 800314e:	2101      	movs	r1, #1
 8003150:	2000      	movs	r0, #0
 8003152:	f7fd ff67 	bl	8001024 <DAC_Cmd>
}
 8003156:	bf00      	nop
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	00200001 	.word	0x00200001
 8003164:	40020000 	.word	0x40020000

08003168 <sf_biquad_process>:
// the biquad filter processes a sound using 10 parameters:
//   b0, b1, b2, a1, a2      transformation coefficients
//   xn0, xn1, xn2           the unfiltered sample at position x[n], x[n-1], and x[n-2]
//   yn1, yn2                the filtered sample at position y[n-1] and y[n-2]
void sf_biquad_process(sf_biquad_state_st *state, int size, sf_sample_st *input,
	sf_sample_st *output){
 8003168:	b480      	push	{r7}
 800316a:	b097      	sub	sp, #92	; 0x5c
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]

	// pull out the state into local variables
	float b0 = state->b0;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	653b      	str	r3, [r7, #80]	; 0x50
	float b1 = state->b1;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	64fb      	str	r3, [r7, #76]	; 0x4c
	float b2 = state->b2;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	64bb      	str	r3, [r7, #72]	; 0x48
	float a1 = state->a1;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	647b      	str	r3, [r7, #68]	; 0x44
	float a2 = state->a2;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	643b      	str	r3, [r7, #64]	; 0x40
	sf_sample_st xn1 = state->xn1;
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800319a:	3214      	adds	r2, #20
 800319c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031a0:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st xn2 = state->xn2;
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031aa:	321c      	adds	r2, #28
 80031ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031b0:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st yn1 = state->yn1;
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	f107 0320 	add.w	r3, r7, #32
 80031ba:	3224      	adds	r2, #36	; 0x24
 80031bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031c0:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st yn2 = state->yn2;
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	f107 0318 	add.w	r3, r7, #24
 80031ca:	322c      	adds	r2, #44	; 0x2c
 80031cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031d0:	e883 0003 	stmia.w	r3, {r0, r1}

	// loop for each sample
	for (int n = 0; n < size; n++){
 80031d4:	2300      	movs	r3, #0
 80031d6:	657b      	str	r3, [r7, #84]	; 0x54
 80031d8:	e086      	b.n	80032e8 <sf_biquad_process+0x180>
		// get the current sample
		sf_sample_st xn0 = input[n];
 80031da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	441a      	add	r2, r3
 80031e2:	f107 0310 	add.w	r3, r7, #16
 80031e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031ea:	e883 0003 	stmia.w	r3, {r0, r1}

		// the formula is the same for each channel
		float L =
			b0 * xn0.L +
 80031ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80031f2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80031f6:	ee27 7a27 	vmul.f32	s14, s14, s15
			b1 * xn1.L +
 80031fa:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80031fe:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003202:	ee66 7aa7 	vmul.f32	s15, s13, s15
		// get the current sample
		sf_sample_st xn0 = input[n];

		// the formula is the same for each channel
		float L =
			b0 * xn0.L +
 8003206:	ee37 7a27 	vadd.f32	s14, s14, s15
			b1 * xn1.L +
			b2 * xn2.L -
 800320a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800320e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003212:	ee66 7aa7 	vmul.f32	s15, s13, s15
		sf_sample_st xn0 = input[n];

		// the formula is the same for each channel
		float L =
			b0 * xn0.L +
			b1 * xn1.L +
 8003216:	ee37 7a27 	vadd.f32	s14, s14, s15
			b2 * xn2.L -
			a1 * yn1.L -
 800321a:	edd7 6a08 	vldr	s13, [r7, #32]
 800321e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003222:	ee66 7aa7 	vmul.f32	s15, s13, s15

		// the formula is the same for each channel
		float L =
			b0 * xn0.L +
			b1 * xn1.L +
			b2 * xn2.L -
 8003226:	ee37 7a67 	vsub.f32	s14, s14, s15
			a1 * yn1.L -
			a2 * yn2.L;
 800322a:	edd7 6a06 	vldr	s13, [r7, #24]
 800322e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003232:	ee66 7aa7 	vmul.f32	s15, s13, s15
	for (int n = 0; n < size; n++){
		// get the current sample
		sf_sample_st xn0 = input[n];

		// the formula is the same for each channel
		float L =
 8003236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800323a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			b1 * xn1.L +
			b2 * xn2.L -
			a1 * yn1.L -
			a2 * yn2.L;
		float R =
			b0 * xn0.R +
 800323e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003242:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003246:	ee27 7a27 	vmul.f32	s14, s14, s15
			b1 * xn1.R +
 800324a:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800324e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003252:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b1 * xn1.L +
			b2 * xn2.L -
			a1 * yn1.L -
			a2 * yn2.L;
		float R =
			b0 * xn0.R +
 8003256:	ee37 7a27 	vadd.f32	s14, s14, s15
			b1 * xn1.R +
			b2 * xn2.R -
 800325a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800325e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003262:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b2 * xn2.L -
			a1 * yn1.L -
			a2 * yn2.L;
		float R =
			b0 * xn0.R +
			b1 * xn1.R +
 8003266:	ee37 7a27 	vadd.f32	s14, s14, s15
			b2 * xn2.R -
			a1 * yn1.R -
 800326a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800326e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003272:	ee66 7aa7 	vmul.f32	s15, s13, s15
			a1 * yn1.L -
			a2 * yn2.L;
		float R =
			b0 * xn0.R +
			b1 * xn1.R +
			b2 * xn2.R -
 8003276:	ee37 7a67 	vsub.f32	s14, s14, s15
			a1 * yn1.R -
			a2 * yn2.R;
 800327a:	edd7 6a07 	vldr	s13, [r7, #28]
 800327e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003282:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b0 * xn0.L +
			b1 * xn1.L +
			b2 * xn2.L -
			a1 * yn1.L -
			a2 * yn2.L;
		float R =
 8003286:	ee77 7a67 	vsub.f32	s15, s14, s15
 800328a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			b2 * xn2.R -
			a1 * yn1.R -
			a2 * yn2.R;

		// save the result
		output[n] = (sf_sample_st){ L, R };
 800328e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	4413      	add	r3, r2
 8003296:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800329c:	605a      	str	r2, [r3, #4]

		// slide everything down one sample
		xn2 = xn1;
 800329e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032a2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80032a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032aa:	e883 0003 	stmia.w	r3, {r0, r1}
		xn1 = xn0;
 80032ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80032b2:	f107 0210 	add.w	r2, r7, #16
 80032b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032ba:	e883 0003 	stmia.w	r3, {r0, r1}
		yn2 = yn1;
 80032be:	f107 0318 	add.w	r3, r7, #24
 80032c2:	f107 0220 	add.w	r2, r7, #32
 80032c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032ca:	e883 0003 	stmia.w	r3, {r0, r1}
		yn1 = output[n];
 80032ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	441a      	add	r2, r3
 80032d6:	f107 0320 	add.w	r3, r7, #32
 80032da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032de:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st xn2 = state->xn2;
	sf_sample_st yn1 = state->yn1;
	sf_sample_st yn2 = state->yn2;

	// loop for each sample
	for (int n = 0; n < size; n++){
 80032e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032e4:	3301      	adds	r3, #1
 80032e6:	657b      	str	r3, [r7, #84]	; 0x54
 80032e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	f6ff af74 	blt.w	80031da <sf_biquad_process+0x72>
		yn2 = yn1;
		yn1 = output[n];
	}

	// save the state for future processing
	state->xn1 = xn1;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	3314      	adds	r3, #20
 80032f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80032fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032fe:	e883 0003 	stmia.w	r3, {r0, r1}
	state->xn2 = xn2;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	331c      	adds	r3, #28
 8003306:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800330a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800330e:	e883 0003 	stmia.w	r3, {r0, r1}
	state->yn1 = yn1;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	3324      	adds	r3, #36	; 0x24
 8003316:	f107 0220 	add.w	r2, r7, #32
 800331a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800331e:	e883 0003 	stmia.w	r3, {r0, r1}
	state->yn2 = yn2;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	332c      	adds	r3, #44	; 0x2c
 8003326:	f107 0218 	add.w	r2, r7, #24
 800332a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800332e:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8003332:	bf00      	nop
 8003334:	375c      	adds	r7, #92	; 0x5c
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop

08003340 <state_reset>:
//
// formulas extracted and massaged from Chromium source, Biquad.cpp, here:
//   https://git.io/v10H2

// clear the samples saved across process boundaries
static inline void state_reset(sf_biquad_state_st *state){
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
	state->xn1 = (sf_sample_st){ 0, 0 };
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	615a      	str	r2, [r3, #20]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f04f 0200 	mov.w	r2, #0
 8003356:	619a      	str	r2, [r3, #24]
	state->xn2 = (sf_sample_st){ 0, 0 };
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f04f 0200 	mov.w	r2, #0
 800335e:	61da      	str	r2, [r3, #28]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f04f 0200 	mov.w	r2, #0
 8003366:	621a      	str	r2, [r3, #32]
	state->yn1 = (sf_sample_st){ 0, 0 };
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	625a      	str	r2, [r3, #36]	; 0x24
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	629a      	str	r2, [r3, #40]	; 0x28
	state->yn2 = (sf_sample_st){ 0, 0 };
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <state_scale>:

// set the coefficients so that the output is the input scaled by `amt`
static inline void state_scale(sf_biquad_state_st *state, float amt){
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	ed87 0a00 	vstr	s0, [r7]
	state->b0 = amt;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	601a      	str	r2, [r3, #0]
	state->b1 = 0.0f;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	605a      	str	r2, [r3, #4]
	state->b2 = 0.0f;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	609a      	str	r2, [r3, #8]
	state->a1 = 0.0f;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
	state->a2 = 0.0f;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f04f 0200 	mov.w	r2, #0
 80033c4:	611a      	str	r2, [r3, #16]
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop

080033d4 <state_passthrough>:

// set the coefficients so that the output is an exact copy of the input
static inline void state_passthrough(sf_biquad_state_st *state){
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
	state_scale(state, 1.0f);
 80033dc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f7ff ffd7 	bl	8003394 <state_scale>
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop

080033f0 <state_zero>:

// set the coefficients so that the output is zeroed out
static inline void state_zero(sf_biquad_state_st *state){
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	state_scale(state, 0.0f);
 80033f8:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800340c <state_zero+0x1c>
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ffc9 	bl	8003394 <state_scale>
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	00000000 	.word	0x00000000

08003410 <sf_lowpass>:

// initialize the biquad state to be a lowpass filter
void sf_lowpass(sf_biquad_state_st *state, int rate, float cutoff, float resonance){
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	; 0x28
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	ed87 0a01 	vstr	s0, [r7, #4]
 800341e:	edc7 0a00 	vstr	s1, [r7]
	state_reset(state);
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f7ff ff8c 	bl	8003340 <state_reset>
	float nyquist = rate * 0.5f;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	ee07 3a90 	vmov	s15, r3
 800342e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003432:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	cutoff /= nyquist;
 800343e:	edd7 6a01 	vldr	s13, [r7, #4]
 8003442:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800344a:	edc7 7a01 	vstr	s15, [r7, #4]

	if (cutoff >= 1.0f)
 800344e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003452:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003456:	eef4 7ac7 	vcmpe.f32	s15, s14
 800345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345e:	db03      	blt.n	8003468 <sf_lowpass+0x58>
		state_passthrough(state);
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f7ff ffb7 	bl	80033d4 <state_passthrough>
		state->b1 = a0inv * 2.0f * beta;
		state->b2 = a0inv * beta;
		state->a1 = a0inv * -2.0f * cosw;
		state->a2 = a0inv * (1.0f - alpha);
	}
}
 8003466:	e083      	b.n	8003570 <sf_lowpass+0x160>
	float nyquist = rate * 0.5f;
	cutoff /= nyquist;

	if (cutoff >= 1.0f)
		state_passthrough(state);
	else if (cutoff <= 0.0f)
 8003468:	edd7 7a01 	vldr	s15, [r7, #4]
 800346c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003474:	d803      	bhi.n	800347e <sf_lowpass+0x6e>
		state_zero(state);
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f7ff ffba 	bl	80033f0 <state_zero>
		state->b1 = a0inv * 2.0f * beta;
		state->b2 = a0inv * beta;
		state->a1 = a0inv * -2.0f * cosw;
		state->a2 = a0inv * (1.0f - alpha);
	}
}
 800347c:	e078      	b.n	8003570 <sf_lowpass+0x160>
	if (cutoff >= 1.0f)
		state_passthrough(state);
	else if (cutoff <= 0.0f)
		state_zero(state);
	else{
		resonance = powf(10.0f, resonance * 0.05f); // convert resonance from dB to linear
 800347e:	edd7 7a00 	vldr	s15, [r7]
 8003482:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8003578 <sf_lowpass+0x168>
 8003486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800348a:	eef0 0a67 	vmov.f32	s1, s15
 800348e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003492:	f003 f8c1 	bl	8006618 <powf>
 8003496:	ed87 0a00 	vstr	s0, [r7]
		float theta = (float)M_PI * 2.0f * cutoff;
 800349a:	edd7 7a01 	vldr	s15, [r7, #4]
 800349e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800357c <sf_lowpass+0x16c>
 80034a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034a6:	edc7 7a08 	vstr	s15, [r7, #32]
		float alpha = sinf(theta) / (2.0f * resonance);
 80034aa:	ed97 0a08 	vldr	s0, [r7, #32]
 80034ae:	f003 f871 	bl	8006594 <sinf>
 80034b2:	eef0 6a40 	vmov.f32	s13, s0
 80034b6:	edd7 7a00 	vldr	s15, [r7]
 80034ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80034be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034c2:	edc7 7a07 	vstr	s15, [r7, #28]
		float cosw  = cosf(theta);
 80034c6:	ed97 0a08 	vldr	s0, [r7, #32]
 80034ca:	f003 f823 	bl	8006514 <cosf>
 80034ce:	ed87 0a06 	vstr	s0, [r7, #24]
		float beta  = (1.0f - cosw) * 0.5f;
 80034d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80034da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80034e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034e6:	edc7 7a05 	vstr	s15, [r7, #20]
		float a0inv = 1.0f / (1.0f + alpha);
 80034ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80034ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80034fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034fe:	edc7 7a04 	vstr	s15, [r7, #16]
		state->b0 = a0inv * beta;
 8003502:	ed97 7a04 	vldr	s14, [r7, #16]
 8003506:	edd7 7a05 	vldr	s15, [r7, #20]
 800350a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	edc3 7a00 	vstr	s15, [r3]
		state->b1 = a0inv * 2.0f * beta;
 8003514:	edd7 7a04 	vldr	s15, [r7, #16]
 8003518:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800351c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	edc3 7a01 	vstr	s15, [r3, #4]
		state->b2 = a0inv * beta;
 800352a:	ed97 7a04 	vldr	s14, [r7, #16]
 800352e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	edc3 7a02 	vstr	s15, [r3, #8]
		state->a1 = a0inv * -2.0f * cosw;
 800353c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003540:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003544:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003548:	edd7 7a06 	vldr	s15, [r7, #24]
 800354c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	edc3 7a03 	vstr	s15, [r3, #12]
		state->a2 = a0inv * (1.0f - alpha);
 8003556:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800355a:	edd7 7a07 	vldr	s15, [r7, #28]
 800355e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003562:	edd7 7a04 	vldr	s15, [r7, #16]
 8003566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	edc3 7a04 	vstr	s15, [r3, #16]
	}
}
 8003570:	bf00      	nop
 8003572:	3728      	adds	r7, #40	; 0x28
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	3d4ccccd 	.word	0x3d4ccccd
 800357c:	40c90fdb 	.word	0x40c90fdb

08003580 <init_adc>:
 * Initializes the ADC to work in scan mode with 13 channels for pots
 * Uses DMA to transfer data and a timer to throttle the ADC conversion
 * The conversion cycle occurs every 75ms this function starts the timer.
 */
void init_adc(volatile uint16_t ADCBuffer[NUM_CHANNELS])
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b0a0      	sub	sp, #128	; 0x80
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
	DMA_InitTypeDef DMA_Init_struct;
	GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef time_base_struct;

	/* Enable timer (timer runs at 13.3 Hz)*/
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003588:	2101      	movs	r1, #1
 800358a:	2001      	movs	r0, #1
 800358c:	f7fe fc3a 	bl	8001e04 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructInit(&time_base_struct);
 8003590:	f107 0308 	add.w	r3, r7, #8
 8003594:	4618      	mov	r0, r3
 8003596:	f7fe ff4d 	bl	8002434 <TIM_TimeBaseStructInit>
	time_base_struct.TIM_ClockDivision = TIM_CKD_DIV1;
 800359a:	2300      	movs	r3, #0
 800359c:	823b      	strh	r3, [r7, #16]
	time_base_struct.TIM_CounterMode = TIM_CounterMode_Up;
 800359e:	2300      	movs	r3, #0
 80035a0:	817b      	strh	r3, [r7, #10]
	time_base_struct.TIM_Period = myTIM2_PERIOD;
 80035a2:	f243 1338 	movw	r3, #12600	; 0x3138
 80035a6:	60fb      	str	r3, [r7, #12]
	time_base_struct.TIM_Prescaler = myTIM2_PRESCALER;
 80035a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035ac:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseInit(TIM2, &time_base_struct);
 80035ae:	f107 0308 	add.w	r3, r7, #8
 80035b2:	4619      	mov	r1, r3
 80035b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035b8:	f7fe fed0 	bl	800235c <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 80035bc:	2120      	movs	r1, #32
 80035be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035c2:	f7fe ffa7 	bl	8002514 <TIM_SelectOutputTrigger>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80035c6:	2201      	movs	r2, #1
 80035c8:	2101      	movs	r1, #1
 80035ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035ce:	f7fe ff6b 	bl	80024a8 <TIM_ITConfig>

	/* Enable clock on DMA1 & GPIO's */
	/* Enable DMA2, thats where ADC peripheral is used */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80035d2:	2101      	movs	r1, #1
 80035d4:	2001      	movs	r0, #1
 80035d6:	f7fe fbf5 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 80035da:	2101      	movs	r1, #1
 80035dc:	2002      	movs	r0, #2
 80035de:	f7fe fbf1 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 80035e2:	2101      	movs	r1, #1
 80035e4:	2004      	movs	r0, #4
 80035e6:	f7fe fbed 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2,ENABLE);
 80035ea:	2101      	movs	r1, #1
 80035ec:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80035f0:	f7fe fbe8 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
	//GPIO_Pin_1	VFO-Frequency
	//GPIO_Pin_2	LFO-Amplitude
	//GPIO_Pin_3	LFO-Frequency
	//GPIO_Pin_5	ENVELOPE-Attack
	//GPIO_Pin_7	ENVELOPE-Sustain-time
	GPIO_StructInit(&GPIO_InitStructure);
 80035f4:	f107 0314 	add.w	r3, r7, #20
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fe f889 	bl	8001710 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_5  | GPIO_Pin_7;
 80035fe:	23af      	movs	r3, #175	; 0xaf
 8003600:	617b      	str	r3, [r7, #20]
	//GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_5  | GPIO_Pin_6  | GPIO_Pin_7; // MB: test - A6 doesn't seem to work
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 8003602:	2303      	movs	r3, #3
 8003604:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003606:	2302      	movs	r3, #2
 8003608:	767b      	strb	r3, [r7, #25]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 800360a:	2300      	movs	r3, #0
 800360c:	76fb      	strb	r3, [r7, #27]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800360e:	f107 0314 	add.w	r3, r7, #20
 8003612:	4619      	mov	r1, r3
 8003614:	4879      	ldr	r0, [pc, #484]	; (80037fc <init_adc+0x27c>)
 8003616:	f7fd ffed 	bl	80015f4 <GPIO_Init>

	//B bank pins
	//GPIO_Pin_0	ENVELOPE-Release
	//GPIO_Pin_1	FILTER-FreqLow
	GPIO_StructInit(&GPIO_InitStructure);
 800361a:	f107 0314 	add.w	r3, r7, #20
 800361e:	4618      	mov	r0, r3
 8003620:	f7fe f876 	bl	8001710 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1;
 8003624:	2303      	movs	r3, #3
 8003626:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 8003628:	2303      	movs	r3, #3
 800362a:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800362c:	2302      	movs	r3, #2
 800362e:	767b      	strb	r3, [r7, #25]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	76fb      	strb	r3, [r7, #27]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	4619      	mov	r1, r3
 800363a:	4871      	ldr	r0, [pc, #452]	; (8003800 <init_adc+0x280>)
 800363c:	f7fd ffda 	bl	80015f4 <GPIO_Init>
	//C bank pins//GPIO_Pin_0
	//GPIO_Pin_0	ENVELOPE blsnk_len
	//GPIO_Pin_1	ENVELOPE-decay
	//GPIO_Pin_2	VC02 Amplitude
	//GPIO_Pin_4	ENVELOPE-sustain-amp
	GPIO_StructInit(&GPIO_InitStructure);
 8003640:	f107 0314 	add.w	r3, r7, #20
 8003644:	4618      	mov	r0, r3
 8003646:	f7fe f863 	bl	8001710 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_4;
 800364a:	2317      	movs	r3, #23
 800364c:	617b      	str	r3, [r7, #20]
	// GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4;		// MB turned off C2
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AIN;
 800364e:	2303      	movs	r3, #3
 8003650:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003652:	2302      	movs	r3, #2
 8003654:	767b      	strb	r3, [r7, #25]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	76fb      	strb	r3, [r7, #27]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800365a:	f107 0314 	add.w	r3, r7, #20
 800365e:	4619      	mov	r1, r3
 8003660:	4868      	ldr	r0, [pc, #416]	; (8003804 <init_adc+0x284>)
 8003662:	f7fd ffc7 	bl	80015f4 <GPIO_Init>


	/*  Initialise DMA */
	DMA_StructInit(&DMA_Init_struct);							// reset struct
 8003666:	f107 031c 	add.w	r3, r7, #28
 800366a:	4618      	mov	r0, r3
 800366c:	f7fd fe48 	bl	8001300 <DMA_StructInit>

	/* config of DMA */
	DMA_Init_struct.DMA_Channel = DMA_Channel_0; 				/* See Tab 43 */
 8003670:	2300      	movs	r3, #0
 8003672:	61fb      	str	r3, [r7, #28]
	DMA_Init_struct.DMA_BufferSize = NUM_CHANNELS;				/*  13adc channels */
 8003674:	230d      	movs	r3, #13
 8003676:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_Init_struct.DMA_DIR = DMA_DIR_PeripheralToMemory; 		/* ADC to mem */
 8003678:	2300      	movs	r3, #0
 800367a:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_Init_struct.DMA_FIFOMode = DMA_FIFOMode_Disable; 		/* no FIFO */
 800367c:	2300      	movs	r3, #0
 800367e:	64bb      	str	r3, [r7, #72]	; 0x48
	DMA_Init_struct.DMA_FIFOThreshold = 0;
 8003680:	2300      	movs	r3, #0
 8003682:	64fb      	str	r3, [r7, #76]	; 0x4c
	DMA_Init_struct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8003684:	2300      	movs	r3, #0
 8003686:	653b      	str	r3, [r7, #80]	; 0x50
	DMA_Init_struct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8003688:	2300      	movs	r3, #0
 800368a:	657b      	str	r3, [r7, #84]	; 0x54
	DMA_Init_struct.DMA_Mode = DMA_Mode_Circular; 				/* circular buffer */
 800368c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003690:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_Init_struct.DMA_Priority = DMA_Priority_High; 			/* high priority */
 8003692:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003696:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_Init_struct.DMA_Memory0BaseAddr = (uint32_t)ADCBuffer; 	/* target addr */
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_Init_struct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; /* 16 bit */
 800369c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init_struct.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 80036a2:	4b59      	ldr	r3, [pc, #356]	; (8003808 <init_adc+0x288>)
 80036a4:	623b      	str	r3, [r7, #32]
	DMA_Init_struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80036a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036aa:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_Init_struct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80036ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036b0:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_Init_struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80036b2:	2300      	movs	r3, #0
 80036b4:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_Init(DMA2_Stream0, &DMA_Init_struct); 					/* See Table 43 for mapping */
 80036b6:	f107 031c 	add.w	r3, r7, #28
 80036ba:	4619      	mov	r1, r3
 80036bc:	4853      	ldr	r0, [pc, #332]	; (800380c <init_adc+0x28c>)
 80036be:	f7fd fdc7 	bl	8001250 <DMA_Init>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 80036c2:	2101      	movs	r1, #1
 80036c4:	4851      	ldr	r0, [pc, #324]	; (800380c <init_adc+0x28c>)
 80036c6:	f7fd fe53 	bl	8001370 <DMA_Cmd>

	/*Initialize ADC*/
	ADC_StructInit(&adc_init_struct);						//populates structs with reset defaults
 80036ca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fae2 	bl	8000c98 <ADC_StructInit>
	ADC_CommonStructInit(&adc_com_init_struct);
 80036d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fd fb25 	bl	8000d28 <ADC_CommonStructInit>
	ADC_Cmd(ADC1, DISABLE);
 80036de:	2100      	movs	r1, #0
 80036e0:	484b      	ldr	r0, [pc, #300]	; (8003810 <init_adc+0x290>)
 80036e2:	f7fd fb37 	bl	8000d54 <ADC_Cmd>
	ADC_DeInit();
 80036e6:	f7fd fa73 	bl	8000bd0 <ADC_DeInit>

	/* init ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80036ea:	2101      	movs	r1, #1
 80036ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80036f0:	f7fe fba8 	bl	8001e44 <RCC_APB2PeriphClockCmd>

	/*Initialize Common ADC */
	adc_com_init_struct.ADC_Mode = ADC_Mode_Independent;
 80036f4:	2300      	movs	r3, #0
 80036f6:	65bb      	str	r3, [r7, #88]	; 0x58
	adc_com_init_struct.ADC_Prescaler = ADC_Prescaler_Div2;
 80036f8:	2300      	movs	r3, #0
 80036fa:	65fb      	str	r3, [r7, #92]	; 0x5c
	adc_com_init_struct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80036fc:	2300      	movs	r3, #0
 80036fe:	663b      	str	r3, [r7, #96]	; 0x60
	adc_com_init_struct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_20Cycles;
 8003700:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003704:	667b      	str	r3, [r7, #100]	; 0x64
	ADC_CommonInit(&adc_com_init_struct);
 8003706:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800370a:	4618      	mov	r0, r3
 800370c:	f7fd fae4 	bl	8000cd8 <ADC_CommonInit>

	/* Initialize ADC1 */
	adc_init_struct.ADC_Resolution = ADC_Resolution_12b;
 8003710:	2300      	movs	r3, #0
 8003712:	66bb      	str	r3, [r7, #104]	; 0x68
	adc_init_struct.ADC_ScanConvMode = ENABLE;
 8003714:	2301      	movs	r3, #1
 8003716:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	adc_init_struct.ADC_ContinuousConvMode = DISABLE;
 800371a:	2300      	movs	r3, #0
 800371c:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	adc_init_struct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8003720:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003724:	673b      	str	r3, [r7, #112]	; 0x70
	adc_init_struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 8003726:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800372a:	677b      	str	r3, [r7, #116]	; 0x74
	adc_init_struct.ADC_DataAlign = ADC_DataAlign_Right;
 800372c:	2300      	movs	r3, #0
 800372e:	67bb      	str	r3, [r7, #120]	; 0x78
	adc_init_struct.ADC_NbrOfConversion = NUM_CHANNELS;			// 5 channels in total MB: I think it's 12 now.
 8003730:	230d      	movs	r3, #13
 8003732:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
	ADC_Init(ADC1, &adc_init_struct);
 8003736:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800373a:	4619      	mov	r1, r3
 800373c:	4834      	ldr	r0, [pc, #208]	; (8003810 <init_adc+0x290>)
 800373e:	f7fd fa55 	bl	8000bec <ADC_Init>

	/* Configure channels */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_480Cycles);		//VCO-Amplitude
 8003742:	2307      	movs	r3, #7
 8003744:	2201      	movs	r2, #1
 8003746:	2100      	movs	r1, #0
 8003748:	4831      	ldr	r0, [pc, #196]	; (8003810 <init_adc+0x290>)
 800374a:	f7fd fb1f 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 2, ADC_SampleTime_480Cycles);		//VCO-Frequency
 800374e:	2307      	movs	r3, #7
 8003750:	2202      	movs	r2, #2
 8003752:	2101      	movs	r1, #1
 8003754:	482e      	ldr	r0, [pc, #184]	; (8003810 <init_adc+0x290>)
 8003756:	f7fd fb19 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 3, ADC_SampleTime_480Cycles);		//LFO-Amplitude
 800375a:	2307      	movs	r3, #7
 800375c:	2203      	movs	r2, #3
 800375e:	2102      	movs	r1, #2
 8003760:	482b      	ldr	r0, [pc, #172]	; (8003810 <init_adc+0x290>)
 8003762:	f7fd fb13 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 4, ADC_SampleTime_480Cycles);		//LFO-Frequency
 8003766:	2307      	movs	r3, #7
 8003768:	2204      	movs	r2, #4
 800376a:	2103      	movs	r1, #3
 800376c:	4828      	ldr	r0, [pc, #160]	; (8003810 <init_adc+0x290>)
 800376e:	f7fd fb0d 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 5, ADC_SampleTime_480Cycles);		//ENVELOPE-Attack
 8003772:	2307      	movs	r3, #7
 8003774:	2205      	movs	r2, #5
 8003776:	2105      	movs	r1, #5
 8003778:	4825      	ldr	r0, [pc, #148]	; (8003810 <init_adc+0x290>)
 800377a:	f7fd fb07 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 6, ADC_SampleTime_480Cycles);		//ENVELOPE-Sustain-time
 800377e:	2307      	movs	r3, #7
 8003780:	2206      	movs	r2, #6
 8003782:	2107      	movs	r1, #7
 8003784:	4822      	ldr	r0, [pc, #136]	; (8003810 <init_adc+0x290>)
 8003786:	f7fd fb01 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 7, ADC_SampleTime_480Cycles);		//ENVELOPE-Release
 800378a:	2307      	movs	r3, #7
 800378c:	2207      	movs	r2, #7
 800378e:	2108      	movs	r1, #8
 8003790:	481f      	ldr	r0, [pc, #124]	; (8003810 <init_adc+0x290>)
 8003792:	f7fd fafb 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_9, 8, ADC_SampleTime_480Cycles);		//FILTER-FreqLow
 8003796:	2307      	movs	r3, #7
 8003798:	2208      	movs	r2, #8
 800379a:	2109      	movs	r1, #9
 800379c:	481c      	ldr	r0, [pc, #112]	; (8003810 <init_adc+0x290>)
 800379e:	f7fd faf5 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 9, ADC_SampleTime_480Cycles);	//ENVELOPE blsnk_len
 80037a2:	2307      	movs	r3, #7
 80037a4:	2209      	movs	r2, #9
 80037a6:	210a      	movs	r1, #10
 80037a8:	4819      	ldr	r0, [pc, #100]	; (8003810 <init_adc+0x290>)
 80037aa:	f7fd faef 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 10, ADC_SampleTime_480Cycles);	//ENVELOPE-decay
 80037ae:	2307      	movs	r3, #7
 80037b0:	220a      	movs	r2, #10
 80037b2:	210b      	movs	r1, #11
 80037b4:	4816      	ldr	r0, [pc, #88]	; (8003810 <init_adc+0x290>)
 80037b6:	f7fd fae9 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_12, 11, ADC_SampleTime_480Cycles);	//VCO2-Amplitude (MB)
 80037ba:	2307      	movs	r3, #7
 80037bc:	220b      	movs	r2, #11
 80037be:	210c      	movs	r1, #12
 80037c0:	4813      	ldr	r0, [pc, #76]	; (8003810 <init_adc+0x290>)
 80037c2:	f7fd fae3 	bl	8000d8c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 12, ADC_SampleTime_480Cycles);	//ENVELOPE-sustain-amp
 80037c6:	2307      	movs	r3, #7
 80037c8:	220c      	movs	r2, #12
 80037ca:	210e      	movs	r1, #14
 80037cc:	4810      	ldr	r0, [pc, #64]	; (8003810 <init_adc+0x290>)
 80037ce:	f7fd fadd 	bl	8000d8c <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);			//enables DMA request after all adc conversions
 80037d2:	2101      	movs	r1, #1
 80037d4:	480e      	ldr	r0, [pc, #56]	; (8003810 <init_adc+0x290>)
 80037d6:	f7fd fbbf 	bl	8000f58 <ADC_DMARequestAfterLastTransferCmd>
	ADC_DMACmd(ADC1, ENABLE);
 80037da:	2101      	movs	r1, #1
 80037dc:	480c      	ldr	r0, [pc, #48]	; (8003810 <init_adc+0x290>)
 80037de:	f7fd fb9f 	bl	8000f20 <ADC_DMACmd>

	/* Enable ADC1 **************************************************************/
	ADC_Cmd(ADC1, ENABLE);
 80037e2:	2101      	movs	r1, #1
 80037e4:	480a      	ldr	r0, [pc, #40]	; (8003810 <init_adc+0x290>)
 80037e6:	f7fd fab5 	bl	8000d54 <ADC_Cmd>

	TIM_Cmd(TIM2, ENABLE);		//This could be dine in the main however gonna leave it here
 80037ea:	2101      	movs	r1, #1
 80037ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80037f0:	f7fe fe3a 	bl	8002468 <TIM_Cmd>
}
 80037f4:	bf00      	nop
 80037f6:	3780      	adds	r7, #128	; 0x80
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40020000 	.word	0x40020000
 8003800:	40020400 	.word	0x40020400
 8003804:	40020800 	.word	0x40020800
 8003808:	4001204c 	.word	0x4001204c
 800380c:	40026410 	.word	0x40026410
 8003810:	40012000 	.word	0x40012000

08003814 <init_gpios>:
/*
 * Sets up the 5 position selectors and TIM4 to be used to debounce
 * if the interrupt priorities need to be changed make sure timer is higher than EXTI
 */

void init_gpios(){
 8003814:	b580      	push	{r7, lr}
 8003816:	b08a      	sub	sp, #40	; 0x28
 8003818:	af00      	add	r7, sp, #0
	EXTI_InitTypeDef EXTI_init_struct;
	NVIC_InitTypeDef EXTI_NVIC_init_struct;
	NVIC_InitTypeDef TIM4_NVIC_init_struct;


	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE); 			//This is already turned on in ADC Init function
 800381a:	2101      	movs	r1, #1
 800381c:	2004      	movs	r0, #4
 800381e:	f7fe fad1 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>

	/*
	 * C bank pins
	 * PC6		lfo_other2
	 */
	GPIO_StructInit(&GPIO_InitStructure);							//default values
 8003822:	f107 0320 	add.w	r3, r7, #32
 8003826:	4618      	mov	r0, r3
 8003828:	f7fd ff72 	bl	8001710 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_6;
 800382c:	2340      	movs	r3, #64	; 0x40
 800382e:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN;					//input
 8003830:	2300      	movs	r3, #0
 8003832:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;				//slow
 8003836:	2300      	movs	r3, #0
 8003838:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;				//no pull
 800383c:	2300      	movs	r3, #0
 800383e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003842:	f107 0320 	add.w	r3, r7, #32
 8003846:	4619      	mov	r1, r3
 8003848:	4829      	ldr	r0, [pc, #164]	; (80038f0 <init_gpios+0xdc>)
 800384a:	f7fd fed3 	bl	80015f4 <GPIO_Init>


	/*Configure Tim4 for debouncing	 */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800384e:	2101      	movs	r1, #1
 8003850:	2004      	movs	r0, #4
 8003852:	f7fe fad7 	bl	8001e04 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructInit(&tim4_base_struct);
 8003856:	f107 0314 	add.w	r3, r7, #20
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fdea 	bl	8002434 <TIM_TimeBaseStructInit>
	tim4_base_struct.TIM_ClockDivision = TIM_CKD_DIV1;
 8003860:	2300      	movs	r3, #0
 8003862:	83bb      	strh	r3, [r7, #28]
	tim4_base_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8003864:	2300      	movs	r3, #0
 8003866:	82fb      	strh	r3, [r7, #22]
	tim4_base_struct.TIM_Period = MYTIM4_PERIOD;
 8003868:	f643 136c 	movw	r3, #14700	; 0x396c
 800386c:	61bb      	str	r3, [r7, #24]
	tim4_base_struct.TIM_Prescaler = myTIM4_PRESCALER;
 800386e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003872:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM4, &tim4_base_struct);
 8003874:	f107 0314 	add.w	r3, r7, #20
 8003878:	4619      	mov	r1, r3
 800387a:	481e      	ldr	r0, [pc, #120]	; (80038f4 <init_gpios+0xe0>)
 800387c:	f7fe fd6e 	bl	800235c <TIM_TimeBaseInit>

	TIM4_NVIC_init_struct.NVIC_IRQChannel = TIM4_IRQn;
 8003880:	231e      	movs	r3, #30
 8003882:	713b      	strb	r3, [r7, #4]
	TIM4_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 8003884:	2301      	movs	r3, #1
 8003886:	71fb      	strb	r3, [r7, #7]
	TIM4_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x00;
 8003888:	2300      	movs	r3, #0
 800388a:	717b      	strb	r3, [r7, #5]
	TIM4_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x00;
 800388c:	2300      	movs	r3, #0
 800388e:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&TIM4_NVIC_init_struct);
 8003890:	1d3b      	adds	r3, r7, #4
 8003892:	4618      	mov	r0, r3
 8003894:	f7fd f93a 	bl	8000b0c <NVIC_Init>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8003898:	2201      	movs	r2, #1
 800389a:	2101      	movs	r1, #1
 800389c:	4815      	ldr	r0, [pc, #84]	; (80038f4 <init_gpios+0xe0>)
 800389e:	f7fe fe03 	bl	80024a8 <TIM_ITConfig>


	/*Configure pins as EXTI*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80038a2:	2101      	movs	r1, #1
 80038a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038a8:	f7fe facc 	bl	8001e44 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource6);
 80038ac:	2106      	movs	r1, #6
 80038ae:	2002      	movs	r0, #2
 80038b0:	f7fe fd12 	bl	80022d8 <SYSCFG_EXTILineConfig>
//	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource15);


	//init EXTI
	// MB EXTI_init_struct.EXTI_Line = EXTI_Line6 | EXTI_Line7 | EXTI_Line8 | EXTI_Line9 | EXTI_Line10 | EXTI_Line11 | EXTI_Line12 | EXTI_Line13 | EXTI_Line14 | EXTI_Line15;
	EXTI_init_struct.EXTI_Line = EXTI_Line6;
 80038b4:	2340      	movs	r3, #64	; 0x40
 80038b6:	60fb      	str	r3, [r7, #12]
	EXTI_init_struct.EXTI_LineCmd = ENABLE;
 80038b8:	2301      	movs	r3, #1
 80038ba:	74bb      	strb	r3, [r7, #18]
	EXTI_init_struct.EXTI_Mode =  EXTI_Mode_Interrupt;
 80038bc:	2300      	movs	r3, #0
 80038be:	743b      	strb	r3, [r7, #16]
	EXTI_init_struct.EXTI_Trigger = EXTI_Trigger_Rising;
 80038c0:	2308      	movs	r3, #8
 80038c2:	747b      	strb	r3, [r7, #17]
	EXTI_Init(&EXTI_init_struct);
 80038c4:	f107 030c 	add.w	r3, r7, #12
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fd fe11 	bl	80014f0 <EXTI_Init>

	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI9_5_IRQn;
 80038ce:	2317      	movs	r3, #23
 80038d0:	723b      	strb	r3, [r7, #8]
	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 80038d2:	230f      	movs	r3, #15
 80038d4:	727b      	strb	r3, [r7, #9]
	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 80038d6:	230f      	movs	r3, #15
 80038d8:	72bb      	strb	r3, [r7, #10]
	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 80038da:	2301      	movs	r3, #1
 80038dc:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&EXTI_NVIC_init_struct);
 80038de:	f107 0308 	add.w	r3, r7, #8
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fd f912 	bl	8000b0c <NVIC_Init>
//	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI15_10_IRQn;
//	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
//	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
//	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&EXTI_NVIC_init_struct);
}
 80038e8:	bf00      	nop
 80038ea:	3728      	adds	r7, #40	; 0x28
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40020800 	.word	0x40020800
 80038f4:	40000800 	.word	0x40000800

080038f8 <init_push_buttons>:

/*
 * Initialzes the pushbutton and pushbutton interrupts and limiting timer,
 * if the interrupt priorities need to be changed make sure timer is higher than EXTI
 */
void  init_push_buttons(){
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08a      	sub	sp, #40	; 0x28
 80038fc:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef tim3_base_struct;
	EXTI_InitTypeDef EXTI_init_struct;
	NVIC_InitTypeDef EXTI_NVIC_init_struct, TIM3_NVIC_init_struct;


	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE,ENABLE); 			//This is already turned on in init gpio's but turn on incase
 80038fe:	2101      	movs	r1, #1
 8003900:	2010      	movs	r0, #16
 8003902:	f7fe fa5f 	bl	8001dc4 <RCC_AHB1PeriphClockCmd>
	 * PE0		Menu up
	 * PE1		Menu down
	 * PE2		Menu back
	 * PE3		Menu enter
	 */
	GPIO_StructInit(&GPIO_InitStructure);							//default values
 8003906:	f107 0320 	add.w	r3, r7, #32
 800390a:	4618      	mov	r0, r3
 800390c:	f7fd ff00 	bl	8001710 <GPIO_StructInit>
	// GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
	GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4;		// MB - to turn filter on
 8003910:	231f      	movs	r3, #31
 8003912:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN;					//input
 8003914:	2300      	movs	r3, #0
 8003916:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;				//medium
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;				//pull down
 8003920:	2300      	movs	r3, #0
 8003922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003926:	f107 0320 	add.w	r3, r7, #32
 800392a:	4619      	mov	r1, r3
 800392c:	4843      	ldr	r0, [pc, #268]	; (8003a3c <init_push_buttons+0x144>)
 800392e:	f7fd fe61 	bl	80015f4 <GPIO_Init>


	/*Configure Tim3 for debouncing	 */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003932:	2101      	movs	r1, #1
 8003934:	2002      	movs	r0, #2
 8003936:	f7fe fa65 	bl	8001e04 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructInit(&tim3_base_struct);
 800393a:	f107 0314 	add.w	r3, r7, #20
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fd78 	bl	8002434 <TIM_TimeBaseStructInit>
	tim3_base_struct.TIM_ClockDivision = TIM_CKD_DIV1;
 8003944:	2300      	movs	r3, #0
 8003946:	83bb      	strh	r3, [r7, #28]
	tim3_base_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8003948:	2300      	movs	r3, #0
 800394a:	82fb      	strh	r3, [r7, #22]
	tim3_base_struct.TIM_Period = MYTIM3_PERIOD;
 800394c:	f643 136c 	movw	r3, #14700	; 0x396c
 8003950:	61bb      	str	r3, [r7, #24]
	tim3_base_struct.TIM_Prescaler = myTIM3_PRESCALER;
 8003952:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003956:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM3, &tim3_base_struct);
 8003958:	f107 0314 	add.w	r3, r7, #20
 800395c:	4619      	mov	r1, r3
 800395e:	4838      	ldr	r0, [pc, #224]	; (8003a40 <init_push_buttons+0x148>)
 8003960:	f7fe fcfc 	bl	800235c <TIM_TimeBaseInit>

	TIM3_NVIC_init_struct.NVIC_IRQChannel = TIM3_IRQn;
 8003964:	231d      	movs	r3, #29
 8003966:	713b      	strb	r3, [r7, #4]
	TIM3_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 8003968:	2301      	movs	r3, #1
 800396a:	71fb      	strb	r3, [r7, #7]
	TIM3_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x00;
 800396c:	2300      	movs	r3, #0
 800396e:	717b      	strb	r3, [r7, #5]
	TIM3_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x00;
 8003970:	2300      	movs	r3, #0
 8003972:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&TIM3_NVIC_init_struct);
 8003974:	1d3b      	adds	r3, r7, #4
 8003976:	4618      	mov	r0, r3
 8003978:	f7fd f8c8 	bl	8000b0c <NVIC_Init>

	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 800397c:	2201      	movs	r2, #1
 800397e:	2101      	movs	r1, #1
 8003980:	482f      	ldr	r0, [pc, #188]	; (8003a40 <init_push_buttons+0x148>)
 8003982:	f7fe fd91 	bl	80024a8 <TIM_ITConfig>


	/*Configure pins as EXTI*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8003986:	2101      	movs	r1, #1
 8003988:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800398c:	f7fe fa5a 	bl	8001e44 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource0);
 8003990:	2100      	movs	r1, #0
 8003992:	2004      	movs	r0, #4
 8003994:	f7fe fca0 	bl	80022d8 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource1);
 8003998:	2101      	movs	r1, #1
 800399a:	2004      	movs	r0, #4
 800399c:	f7fe fc9c 	bl	80022d8 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource2);
 80039a0:	2102      	movs	r1, #2
 80039a2:	2004      	movs	r0, #4
 80039a4:	f7fe fc98 	bl	80022d8 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource3);
 80039a8:	2103      	movs	r1, #3
 80039aa:	2004      	movs	r0, #4
 80039ac:	f7fe fc94 	bl	80022d8 <SYSCFG_EXTILineConfig>



	//init EXTI
	EXTI_init_struct.EXTI_Line = EXTI_Line0 | EXTI_Line1 | EXTI_Line2 | EXTI_Line3;
 80039b0:	230f      	movs	r3, #15
 80039b2:	60fb      	str	r3, [r7, #12]
	EXTI_init_struct.EXTI_LineCmd = ENABLE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	74bb      	strb	r3, [r7, #18]
	EXTI_init_struct.EXTI_Mode =  EXTI_Mode_Interrupt;
 80039b8:	2300      	movs	r3, #0
 80039ba:	743b      	strb	r3, [r7, #16]
	EXTI_init_struct.EXTI_Trigger = EXTI_Trigger_Rising;
 80039bc:	2308      	movs	r3, #8
 80039be:	747b      	strb	r3, [r7, #17]
	EXTI_Init(&EXTI_init_struct);
 80039c0:	f107 030c 	add.w	r3, r7, #12
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fd fd93 	bl	80014f0 <EXTI_Init>

	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI0_IRQn;
 80039ca:	2306      	movs	r3, #6
 80039cc:	723b      	strb	r3, [r7, #8]
	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 80039ce:	230f      	movs	r3, #15
 80039d0:	727b      	strb	r3, [r7, #9]
	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 80039d2:	230f      	movs	r3, #15
 80039d4:	72bb      	strb	r3, [r7, #10]
	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 80039d6:	2301      	movs	r3, #1
 80039d8:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&EXTI_NVIC_init_struct);
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fd f894 	bl	8000b0c <NVIC_Init>


	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI1_IRQn;;
 80039e4:	2307      	movs	r3, #7
 80039e6:	723b      	strb	r3, [r7, #8]
	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 80039e8:	230f      	movs	r3, #15
 80039ea:	727b      	strb	r3, [r7, #9]
	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 80039ec:	230f      	movs	r3, #15
 80039ee:	72bb      	strb	r3, [r7, #10]
	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 80039f0:	2301      	movs	r3, #1
 80039f2:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&EXTI_NVIC_init_struct);
 80039f4:	f107 0308 	add.w	r3, r7, #8
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fd f887 	bl	8000b0c <NVIC_Init>
	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI2_IRQn;
 80039fe:	2308      	movs	r3, #8
 8003a00:	723b      	strb	r3, [r7, #8]
	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8003a02:	230f      	movs	r3, #15
 8003a04:	727b      	strb	r3, [r7, #9]
	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 8003a06:	230f      	movs	r3, #15
 8003a08:	72bb      	strb	r3, [r7, #10]
	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&EXTI_NVIC_init_struct);
 8003a0e:	f107 0308 	add.w	r3, r7, #8
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fd f87a 	bl	8000b0c <NVIC_Init>


	EXTI_NVIC_init_struct.NVIC_IRQChannel = EXTI3_IRQn;;
 8003a18:	2309      	movs	r3, #9
 8003a1a:	723b      	strb	r3, [r7, #8]
	EXTI_NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8003a1c:	230f      	movs	r3, #15
 8003a1e:	727b      	strb	r3, [r7, #9]
	EXTI_NVIC_init_struct.NVIC_IRQChannelSubPriority = 0x0F;
 8003a20:	230f      	movs	r3, #15
 8003a22:	72bb      	strb	r3, [r7, #10]
	EXTI_NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 8003a24:	2301      	movs	r3, #1
 8003a26:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&EXTI_NVIC_init_struct);
 8003a28:	f107 0308 	add.w	r3, r7, #8
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fd f86d 	bl	8000b0c <NVIC_Init>
}
 8003a32:	bf00      	nop
 8003a34:	3728      	adds	r7, #40	; 0x28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40000400 	.word	0x40000400

08003a44 <main>:

/* Globals */
extern uint16_t buffer_output[LENGTH_BUFFER];

int main(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
	*/

	/**************************** Run Initialization functions timer for tim2 started in init_adc*****************************/

	// menubutton.button=back;					//initializes menubutton state for startup
	init_gpios();								//initialize gpios
 8003a48:	f7ff fee4 	bl	8003814 <init_gpios>
	init_push_buttons();						//initialize menu navigation buttons
 8003a4c:	f7ff ff54 	bl	80038f8 <init_push_buttons>
	init_adc(ADCBuffer);						//initialize ADC, do this last because it starts the timer
 8003a50:	4808      	ldr	r0, [pc, #32]	; (8003a74 <main+0x30>)
 8003a52:	f7ff fd95 	bl	8003580 <init_adc>
	//init_spi();								//initialize the SPI for LCD not using SPI any more don't need this
	// init_parallel();							//initializes all the GPIO's for parallel LCD communication
	// lcd_init();								//initializes LCD screen
	// update_selector_state();					// get startup state
	init_state();								//initialize the global state variable for the menu, filterstate, secondary VCO and modlulation
 8003a56:	f002 fcd9 	bl	800640c <init_state>
	// display_new_menu();

	EVAL_AUDIO_Init( OUTPUT_DEVICE_AUTO, VOL, SAMPLERATE);
 8003a5a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8003a5e:	2150      	movs	r1, #80	; 0x50
 8003a60:	2004      	movs	r0, #4
 8003a62:	f7fe fd8b 	bl	800257c <EVAL_AUDIO_Init>
	EVAL_AUDIO_Play(buffer_output, LENGTH_BUFFER);
 8003a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a6a:	4803      	ldr	r0, [pc, #12]	; (8003a78 <main+0x34>)
 8003a6c:	f7fe fdb2 	bl	80025d4 <EVAL_AUDIO_Play>

	while (1)
	{

	}
 8003a70:	e7fe      	b.n	8003a70 <main+0x2c>
 8003a72:	bf00      	nop
 8003a74:	200045ec 	.word	0x200045ec
 8003a78:	200001b8 	.word	0x200001b8

08003a7c <Codec_TIMEOUT_UserCallback>:
  * @brief  Basic management of the timeout situation.
  * @param  None
  * @retval None
  */
uint32_t Codec_TIMEOUT_UserCallback(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
	// TODO: See instructions in function declaration.  I've seen this LED turn on, which may signal an issue.
	STM_EVAL_LEDOn(LED5); 				/*  alert : red LED !  */
 8003a80:	2002      	movs	r0, #2
 8003a82:	f7fe fd63 	bl	800254c <STM_EVAL_LEDOn>
	return (0);
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <EVAL_AUDIO_HalfTransfer_CallBack>:
* @brief  Manages the DMA Half Transfer complete interrupt.
* @param  None
* @retval None
*/
void EVAL_AUDIO_HalfTransfer_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
	the new data to the first half of buffer while DMA is transferring data from
	the second half. And when Transfer complete occurs, load the second half of
	the buffer while the DMA is transferring from the first half ...
	 */

	generate_waveforms(0, BUFF_LEN_HALF);
 8003a96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	f000 f828 	bl	8003af0 <generate_waveforms>
	return;
 8003aa0:	bf00      	nop
}
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
	generate_waveforms(BUFF_LEN_HALF, LENGTH_BUFFER);
 8003ab2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ab6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003aba:	f000 f819 	bl	8003af0 <generate_waveforms>
	return;
 8003abe:	bf00      	nop
}
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop

08003ac8 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0

  // return -1;
	return 0;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <EVAL_AUDIO_Error_CallBack>:

void EVAL_AUDIO_Error_CallBack(void* pData)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
	STM_EVAL_LEDOn(LED3);
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	f7fe fd33 	bl	800254c <STM_EVAL_LEDOn>
}
 8003ae6:	bf00      	nop
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop

08003af0 <generate_waveforms>:
volatile uint16_t testflag = 0;

volatile adsr_setting adsr_settings;

void generate_waveforms(uint16_t start, uint16_t end)
{
 8003af0:	b590      	push	{r4, r7, lr}
 8003af2:	ed2d 8b02 	vpush	{d8}
 8003af6:	f5ad 5d01 	sub.w	sp, sp, #8256	; 0x2040
 8003afa:	b087      	sub	sp, #28
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	4602      	mov	r2, r0
 8003b00:	f107 0310 	add.w	r3, r7, #16
 8003b04:	3b0a      	subs	r3, #10
 8003b06:	801a      	strh	r2, [r3, #0]
 8003b08:	f107 0310 	add.w	r3, r7, #16
 8003b0c:	3b0c      	subs	r3, #12
 8003b0e:	460a      	mov	r2, r1
 8003b10:	801a      	strh	r2, [r3, #0]
	osc.vco_wav = vco_wave;				// VCO wave type.
 8003b12:	4ba9      	ldr	r3, [pc, #676]	; (8003db8 <generate_waveforms+0x2c8>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	4ba8      	ldr	r3, [pc, #672]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b1a:	821a      	strh	r2, [r3, #16]
	osc.lfo_wav = lfo_wave;				// LFO wave type.
 8003b1c:	4ba8      	ldr	r3, [pc, #672]	; (8003dc0 <generate_waveforms+0x2d0>)
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	4ba6      	ldr	r3, [pc, #664]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b24:	825a      	strh	r2, [r3, #18]

	osc.am_mod = OFF; // TODO: *** get value of pushbutton ***
 8003b26:	4ba5      	ldr	r3, [pc, #660]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	829a      	strh	r2, [r3, #20]
	osc.fm_mod = OFF; // TODO: *** get value of pushbutton ***
 8003b2c:	4ba3      	ldr	r3, [pc, #652]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	82da      	strh	r2, [r3, #22]

	osc.am_mod = lfo_mod.am_mod;
 8003b32:	4ba4      	ldr	r3, [pc, #656]	; (8003dc4 <generate_waveforms+0x2d4>)
 8003b34:	881a      	ldrh	r2, [r3, #0]
 8003b36:	4ba1      	ldr	r3, [pc, #644]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b38:	829a      	strh	r2, [r3, #20]
	osc.fm_mod = lfo_mod.fm_mod;
 8003b3a:	4ba2      	ldr	r3, [pc, #648]	; (8003dc4 <generate_waveforms+0x2d4>)
 8003b3c:	885a      	ldrh	r2, [r3, #2]
 8003b3e:	4b9f      	ldr	r3, [pc, #636]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b40:	82da      	strh	r2, [r3, #22]
	// osc.mod = VCOfreq;			// TODO: comment-out when adding lcd and buttons
	// osc.mod = NO_MOD;
	// osc.mod = DualMode_VCO;

	// A0
	osc.vco_amp = moving_avg(mov_avg5, &mov_avg_sum5, mov_avg_index5, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[1] & 0xfffc));
 8003b42:	4ba1      	ldr	r3, [pc, #644]	; (8003dc8 <generate_waveforms+0x2d8>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4ba1      	ldr	r3, [pc, #644]	; (8003dcc <generate_waveforms+0x2dc>)
 8003b48:	885b      	ldrh	r3, [r3, #2]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	f023 0303 	bic.w	r3, r3, #3
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	2320      	movs	r3, #32
 8003b56:	499e      	ldr	r1, [pc, #632]	; (8003dd0 <generate_waveforms+0x2e0>)
 8003b58:	489e      	ldr	r0, [pc, #632]	; (8003dd4 <generate_waveforms+0x2e4>)
 8003b5a:	f002 f935 	bl	8005dc8 <moving_avg>
 8003b5e:	ee07 0a90 	vmov	s15, r0
 8003b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b66:	4b95      	ldr	r3, [pc, #596]	; (8003dbc <generate_waveforms+0x2cc>)
 8003b68:	edc3 7a06 	vstr	s15, [r3, #24]
	mov_avg_index5++;
 8003b6c:	4b96      	ldr	r3, [pc, #600]	; (8003dc8 <generate_waveforms+0x2d8>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	3301      	adds	r3, #1
 8003b72:	4a95      	ldr	r2, [pc, #596]	; (8003dc8 <generate_waveforms+0x2d8>)
 8003b74:	6013      	str	r3, [r2, #0]
	if (mov_avg_index5 >= MOV_AVG_LENGTH_BUFFER)
 8003b76:	4b94      	ldr	r3, [pc, #592]	; (8003dc8 <generate_waveforms+0x2d8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b1f      	cmp	r3, #31
 8003b7c:	d902      	bls.n	8003b84 <generate_waveforms+0x94>
	{
		mov_avg_index5 = 0;
 8003b7e:	4b92      	ldr	r3, [pc, #584]	; (8003dc8 <generate_waveforms+0x2d8>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]

//	osc.volume = (float32_t) osc.volume / 2048;
//	osc.vco_amp = osc.vco_amp * osc.volume;

	// A1
	uint16_t tempf = pseudo_log(ADCBuffer[0] & 0xfffc);
 8003b84:	4b91      	ldr	r3, [pc, #580]	; (8003dcc <generate_waveforms+0x2dc>)
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	4618      	mov	r0, r3
 8003b92:	f002 f93d 	bl	8005e10 <pseudo_log>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003b9c:	f102 020e 	add.w	r2, r2, #14
 8003ba0:	8013      	strh	r3, [r2, #0]
	// osc.vco_freq = moving_avg(mov_avg1, &mov_avg_sum1, mov_avg_index1, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[0] & 0xfffc)*2*PI);
	osc.vco_freq = moving_avg(mov_avg1, &mov_avg_sum1, mov_avg_index1, MOV_AVG_LENGTH_BUFFER, tempf * 2*PI);
 8003ba2:	4b8d      	ldr	r3, [pc, #564]	; (8003dd8 <generate_waveforms+0x2e8>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003baa:	f103 030e 	add.w	r3, r3, #14
 8003bae:	881b      	ldrh	r3, [r3, #0]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	ee07 3a90 	vmov	s15, r3
 8003bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bba:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8003ddc <generate_waveforms+0x2ec>
 8003bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc6:	edc7 7a00 	vstr	s15, [r7]
 8003bca:	883b      	ldrh	r3, [r7, #0]
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	2320      	movs	r3, #32
 8003bd2:	4983      	ldr	r1, [pc, #524]	; (8003de0 <generate_waveforms+0x2f0>)
 8003bd4:	4883      	ldr	r0, [pc, #524]	; (8003de4 <generate_waveforms+0x2f4>)
 8003bd6:	f002 f8f7 	bl	8005dc8 <moving_avg>
 8003bda:	ee07 0a90 	vmov	s15, r0
 8003bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be2:	4b76      	ldr	r3, [pc, #472]	; (8003dbc <generate_waveforms+0x2cc>)
 8003be4:	edc3 7a01 	vstr	s15, [r3, #4]
	mov_avg_index1++;
 8003be8:	4b7b      	ldr	r3, [pc, #492]	; (8003dd8 <generate_waveforms+0x2e8>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3301      	adds	r3, #1
 8003bee:	4a7a      	ldr	r2, [pc, #488]	; (8003dd8 <generate_waveforms+0x2e8>)
 8003bf0:	6013      	str	r3, [r2, #0]
	if (mov_avg_index1 >= MOV_AVG_LENGTH_BUFFER)
 8003bf2:	4b79      	ldr	r3, [pc, #484]	; (8003dd8 <generate_waveforms+0x2e8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b1f      	cmp	r3, #31
 8003bf8:	d902      	bls.n	8003c00 <generate_waveforms+0x110>
	{
		mov_avg_index1 = 0;
 8003bfa:	4b77      	ldr	r3, [pc, #476]	; (8003dd8 <generate_waveforms+0x2e8>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
	}

	// C2
	osc.vco2_amp = moving_avg(mov_avg6, &mov_avg_sum6, mov_avg_index6, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[10] & 0xfffc));
 8003c00:	4b79      	ldr	r3, [pc, #484]	; (8003de8 <generate_waveforms+0x2f8>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	4b71      	ldr	r3, [pc, #452]	; (8003dcc <generate_waveforms+0x2dc>)
 8003c06:	8a9b      	ldrh	r3, [r3, #20]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	f023 0303 	bic.w	r3, r3, #3
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2320      	movs	r3, #32
 8003c14:	4975      	ldr	r1, [pc, #468]	; (8003dec <generate_waveforms+0x2fc>)
 8003c16:	4876      	ldr	r0, [pc, #472]	; (8003df0 <generate_waveforms+0x300>)
 8003c18:	f002 f8d6 	bl	8005dc8 <moving_avg>
 8003c1c:	ee07 0a90 	vmov	s15, r0
 8003c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c24:	4b65      	ldr	r3, [pc, #404]	; (8003dbc <generate_waveforms+0x2cc>)
 8003c26:	edc3 7a07 	vstr	s15, [r3, #28]
	mov_avg_index6++;
 8003c2a:	4b6f      	ldr	r3, [pc, #444]	; (8003de8 <generate_waveforms+0x2f8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	4a6d      	ldr	r2, [pc, #436]	; (8003de8 <generate_waveforms+0x2f8>)
 8003c32:	6013      	str	r3, [r2, #0]
	if (mov_avg_index6 >= MOV_AVG_LENGTH_BUFFER)
 8003c34:	4b6c      	ldr	r3, [pc, #432]	; (8003de8 <generate_waveforms+0x2f8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b1f      	cmp	r3, #31
 8003c3a:	d902      	bls.n	8003c42 <generate_waveforms+0x152>
	{
		mov_avg_index6 = 0;
 8003c3c:	4b6a      	ldr	r3, [pc, #424]	; (8003de8 <generate_waveforms+0x2f8>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
	}

	// B1
	osc.vco2_freqoffset = moving_avg(mov_avg7, &mov_avg_sum7, mov_avg_index7, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[7] & 0xfffc));
 8003c42:	4b6c      	ldr	r3, [pc, #432]	; (8003df4 <generate_waveforms+0x304>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	4b61      	ldr	r3, [pc, #388]	; (8003dcc <generate_waveforms+0x2dc>)
 8003c48:	89db      	ldrh	r3, [r3, #14]
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	f023 0303 	bic.w	r3, r3, #3
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	2320      	movs	r3, #32
 8003c56:	4968      	ldr	r1, [pc, #416]	; (8003df8 <generate_waveforms+0x308>)
 8003c58:	4868      	ldr	r0, [pc, #416]	; (8003dfc <generate_waveforms+0x30c>)
 8003c5a:	f002 f8b5 	bl	8005dc8 <moving_avg>
 8003c5e:	ee07 0a90 	vmov	s15, r0
 8003c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c66:	4b55      	ldr	r3, [pc, #340]	; (8003dbc <generate_waveforms+0x2cc>)
 8003c68:	edc3 7a02 	vstr	s15, [r3, #8]
	mov_avg_index7++;
 8003c6c:	4b61      	ldr	r3, [pc, #388]	; (8003df4 <generate_waveforms+0x304>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3301      	adds	r3, #1
 8003c72:	4a60      	ldr	r2, [pc, #384]	; (8003df4 <generate_waveforms+0x304>)
 8003c74:	6013      	str	r3, [r2, #0]
	if (mov_avg_index7 >= MOV_AVG_LENGTH_BUFFER)
 8003c76:	4b5f      	ldr	r3, [pc, #380]	; (8003df4 <generate_waveforms+0x304>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b1f      	cmp	r3, #31
 8003c7c:	d902      	bls.n	8003c84 <generate_waveforms+0x194>
	{
		mov_avg_index7 = 0;
 8003c7e:	4b5d      	ldr	r3, [pc, #372]	; (8003df4 <generate_waveforms+0x304>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
	}


	// A2
	osc.lfo_amp = moving_avg(mov_avg3, &mov_avg_sum3, mov_avg_index3, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[2] & 0xfffc));
 8003c84:	4b5e      	ldr	r3, [pc, #376]	; (8003e00 <generate_waveforms+0x310>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b50      	ldr	r3, [pc, #320]	; (8003dcc <generate_waveforms+0x2dc>)
 8003c8a:	889b      	ldrh	r3, [r3, #4]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	f023 0303 	bic.w	r3, r3, #3
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	2320      	movs	r3, #32
 8003c98:	495a      	ldr	r1, [pc, #360]	; (8003e04 <generate_waveforms+0x314>)
 8003c9a:	485b      	ldr	r0, [pc, #364]	; (8003e08 <generate_waveforms+0x318>)
 8003c9c:	f002 f894 	bl	8005dc8 <moving_avg>
 8003ca0:	ee07 0a90 	vmov	s15, r0
 8003ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ca8:	4b44      	ldr	r3, [pc, #272]	; (8003dbc <generate_waveforms+0x2cc>)
 8003caa:	edc3 7a08 	vstr	s15, [r3, #32]
	mov_avg_index3++;
 8003cae:	4b54      	ldr	r3, [pc, #336]	; (8003e00 <generate_waveforms+0x310>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	4a52      	ldr	r2, [pc, #328]	; (8003e00 <generate_waveforms+0x310>)
 8003cb6:	6013      	str	r3, [r2, #0]
	if (mov_avg_index3 >= MOV_AVG_LENGTH_BUFFER)
 8003cb8:	4b51      	ldr	r3, [pc, #324]	; (8003e00 <generate_waveforms+0x310>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b1f      	cmp	r3, #31
 8003cbe:	d902      	bls.n	8003cc6 <generate_waveforms+0x1d6>
	{
		mov_avg_index3 = 0;
 8003cc0:	4b4f      	ldr	r3, [pc, #316]	; (8003e00 <generate_waveforms+0x310>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	601a      	str	r2, [r3, #0]
	}
	osc.lfo_amp_am = osc.lfo_amp*LFO_AMP_AM;
 8003cc6:	4b3d      	ldr	r3, [pc, #244]	; (8003dbc <generate_waveforms+0x2cc>)
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fc fbe0 	bl	8000490 <__aeabi_f2d>
 8003cd0:	a335      	add	r3, pc, #212	; (adr r3, 8003da8 <generate_waveforms+0x2b8>)
 8003cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd6:	f7fc fc2f 	bl	8000538 <__aeabi_dmul>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	460c      	mov	r4, r1
 8003cde:	4618      	mov	r0, r3
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	f7fc fec3 	bl	8000a6c <__aeabi_d2f>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	4b34      	ldr	r3, [pc, #208]	; (8003dbc <generate_waveforms+0x2cc>)
 8003cea:	625a      	str	r2, [r3, #36]	; 0x24
	osc.lfo_amp_fm = osc.lfo_amp*LFO_AMP_FM;
 8003cec:	4b33      	ldr	r3, [pc, #204]	; (8003dbc <generate_waveforms+0x2cc>)
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fc fbcd 	bl	8000490 <__aeabi_f2d>
 8003cf6:	a32e      	add	r3, pc, #184	; (adr r3, 8003db0 <generate_waveforms+0x2c0>)
 8003cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfc:	f7fc fc1c 	bl	8000538 <__aeabi_dmul>
 8003d00:	4603      	mov	r3, r0
 8003d02:	460c      	mov	r4, r1
 8003d04:	4618      	mov	r0, r3
 8003d06:	4621      	mov	r1, r4
 8003d08:	f7fc feb0 	bl	8000a6c <__aeabi_d2f>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b2b      	ldr	r3, [pc, #172]	; (8003dbc <generate_waveforms+0x2cc>)
 8003d10:	629a      	str	r2, [r3, #40]	; 0x28

	// A3
	tempf = pseudo_log(ADCBuffer[3] & 0xfffc);
 8003d12:	4b2e      	ldr	r3, [pc, #184]	; (8003dcc <generate_waveforms+0x2dc>)
 8003d14:	88db      	ldrh	r3, [r3, #6]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	f023 0303 	bic.w	r3, r3, #3
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f002 f876 	bl	8005e10 <pseudo_log>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003d2a:	f102 020e 	add.w	r2, r2, #14
 8003d2e:	8013      	strh	r3, [r2, #0]
	// osc.lfo_freq = moving_avg(mov_avg2, &mov_avg_sum2, mov_avg_index2, MOV_AVG_LENGTH_BUFFER, (ADCBuffer[3] & 0xfffc));
	osc.lfo_freq = moving_avg(mov_avg2, &mov_avg_sum2, mov_avg_index2, MOV_AVG_LENGTH_BUFFER, tempf);
 8003d30:	4b36      	ldr	r3, [pc, #216]	; (8003e0c <generate_waveforms+0x31c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003d38:	f103 030e 	add.w	r3, r3, #14
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	2320      	movs	r3, #32
 8003d42:	4933      	ldr	r1, [pc, #204]	; (8003e10 <generate_waveforms+0x320>)
 8003d44:	4833      	ldr	r0, [pc, #204]	; (8003e14 <generate_waveforms+0x324>)
 8003d46:	f002 f83f 	bl	8005dc8 <moving_avg>
 8003d4a:	ee07 0a90 	vmov	s15, r0
 8003d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d52:	4b1a      	ldr	r3, [pc, #104]	; (8003dbc <generate_waveforms+0x2cc>)
 8003d54:	edc3 7a03 	vstr	s15, [r3, #12]
	mov_avg_index2++;
 8003d58:	4b2c      	ldr	r3, [pc, #176]	; (8003e0c <generate_waveforms+0x31c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	4a2b      	ldr	r2, [pc, #172]	; (8003e0c <generate_waveforms+0x31c>)
 8003d60:	6013      	str	r3, [r2, #0]
	if (mov_avg_index2 >= MOV_AVG_LENGTH_BUFFER)
 8003d62:	4b2a      	ldr	r3, [pc, #168]	; (8003e0c <generate_waveforms+0x31c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b1f      	cmp	r3, #31
 8003d68:	d902      	bls.n	8003d70 <generate_waveforms+0x280>
	{
		mov_avg_index2 = 0;
 8003d6a:	4b28      	ldr	r3, [pc, #160]	; (8003e0c <generate_waveforms+0x31c>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]
	}
	// osc.lfo_freq = pseudo_log(osc.lfo_freq, ???);

	volatile uint32_t i = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003d76:	f102 0208 	add.w	r2, r2, #8
 8003d7a:	6013      	str	r3, [r2, #0]
	// adsr_settings.am_mod = OFF;
	// adsr_settings.fm_mod = OFF;
	// adsr_settings.am_mod = current_menu_state.adsr_mod;
	// adsr_settings.fm_mod = current_menu_state.adsr_mod;
	adsr_settings.am_mod = adsr_mod.am_mod;
 8003d7c:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <generate_waveforms+0x328>)
 8003d7e:	881a      	ldrh	r2, [r3, #0]
 8003d80:	4b26      	ldr	r3, [pc, #152]	; (8003e1c <generate_waveforms+0x32c>)
 8003d82:	801a      	strh	r2, [r3, #0]
	adsr_settings.fm_mod = adsr_mod.fm_mod;
 8003d84:	4b24      	ldr	r3, [pc, #144]	; (8003e18 <generate_waveforms+0x328>)
 8003d86:	885a      	ldrh	r2, [r3, #2]
 8003d88:	4b24      	ldr	r3, [pc, #144]	; (8003e1c <generate_waveforms+0x32c>)
 8003d8a:	805a      	strh	r2, [r3, #2]
	// adsr_settings.mod = DualMode_VCO;
	// adsr_settings.mod = NO_MOD;
	// adsr_settings.mod = VCOfreq;

	//	// Calculate angle amount to increment per sample.
	volatile float32_t rads_per_sample_vco = osc.vco_freq / ONE_SECOND;		// Radians to increment for each iteration.
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	; (8003dbc <generate_waveforms+0x2cc>)
 8003d8e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d92:	eddf 6a23 	vldr	s13, [pc, #140]	; 8003e20 <generate_waveforms+0x330>
 8003d96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d9a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003d9e:	f103 0304 	add.w	r3, r3, #4
 8003da2:	edc3 7a00 	vstr	s15, [r3]
 8003da6:	e03d      	b.n	8003e24 <generate_waveforms+0x334>
 8003da8:	eb1c432d 	.word	0xeb1c432d
 8003dac:	3f1a36e2 	.word	0x3f1a36e2
 8003db0:	47ae147b 	.word	0x47ae147b
 8003db4:	3f847ae1 	.word	0x3f847ae1
 8003db8:	200045e5 	.word	0x200045e5
 8003dbc:	20000054 	.word	0x20000054
 8003dc0:	200045e4 	.word	0x200045e4
 8003dc4:	20004610 	.word	0x20004610
 8003dc8:	2000444c 	.word	0x2000444c
 8003dcc:	200045ec 	.word	0x200045ec
 8003dd0:	20004618 	.word	0x20004618
 8003dd4:	200043cc 	.word	0x200043cc
 8003dd8:	2000423c 	.word	0x2000423c
 8003ddc:	40490fdb 	.word	0x40490fdb
 8003de0:	2000464c 	.word	0x2000464c
 8003de4:	200041bc 	.word	0x200041bc
 8003de8:	200044d0 	.word	0x200044d0
 8003dec:	20004650 	.word	0x20004650
 8003df0:	20004450 	.word	0x20004450
 8003df4:	20004554 	.word	0x20004554
 8003df8:	2000465c 	.word	0x2000465c
 8003dfc:	200044d4 	.word	0x200044d4
 8003e00:	20004344 	.word	0x20004344
 8003e04:	20004658 	.word	0x20004658
 8003e08:	200042c4 	.word	0x200042c4
 8003e0c:	200042c0 	.word	0x200042c0
 8003e10:	20004654 	.word	0x20004654
 8003e14:	20004240 	.word	0x20004240
 8003e18:	200045e8 	.word	0x200045e8
 8003e1c:	2000461c 	.word	0x2000461c
 8003e20:	47bb8000 	.word	0x47bb8000
	// volatile float32_t rads_per_sample_vco2 = osc.vco_freq / TWO_SECOND;
	volatile float32_t rads_per_sample_vco2 = rads_per_sample_vco + osc.vco2_freqoffset / ONE_SECOND;
 8003e24:	4bc6      	ldr	r3, [pc, #792]	; (8004140 <generate_waveforms+0x650>)
 8003e26:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e2a:	eddf 6ac6 	vldr	s13, [pc, #792]	; 8004144 <generate_waveforms+0x654>
 8003e2e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003e32:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003e36:	f103 0304 	add.w	r3, r3, #4
 8003e3a:	edd3 7a00 	vldr	s15, [r3]
 8003e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e42:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003e46:	edc3 7a00 	vstr	s15, [r3]
	//volatile float32_t rads_per_sample_vco2 = rads_per_sample_vco/2.0f;		// Radians to increment for each iteration.
	volatile float32_t rads_per_sample_lfo = osc.lfo_freq / ONE_SECOND;		// Radians to increment for each iteration.
 8003e4a:	4bbd      	ldr	r3, [pc, #756]	; (8004140 <generate_waveforms+0x650>)
 8003e4c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003e50:	eddf 6abc 	vldr	s13, [pc, #752]	; 8004144 <generate_waveforms+0x654>
 8003e54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e58:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8003e5c:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8003e60:	edc3 7a00 	vstr	s15, [r3]

	// Fill adsr buffer.
//	if(adsr_settings.am_mod == ON || adsr_settings.fm_mod == ON)
//	{
		adsr(start, end);
 8003e64:	f107 0310 	add.w	r3, r7, #16
 8003e68:	3b0c      	subs	r3, #12
 8003e6a:	881a      	ldrh	r2, [r3, #0]
 8003e6c:	f107 0310 	add.w	r3, r7, #16
 8003e70:	3b0a      	subs	r3, #10
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f001 f9fe 	bl	8005278 <adsr>
		// adsr_rad(start, end);
//	}

	// No LFO
	if(osc.lfo_wav == nowave)
 8003e7c:	4bb0      	ldr	r3, [pc, #704]	; (8004140 <generate_waveforms+0x650>)
 8003e7e:	8a5b      	ldrh	r3, [r3, #18]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d12a      	bne.n	8003eda <generate_waveforms+0x3ea>
	{
		for(i = start; i < end; i++)
 8003e84:	f107 0310 	add.w	r3, r7, #16
 8003e88:	3b0a      	subs	r3, #10
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003e90:	f102 0208 	add.w	r2, r2, #8
 8003e94:	6013      	str	r3, [r2, #0]
 8003e96:	e015      	b.n	8003ec4 <generate_waveforms+0x3d4>
		{
			buffer_lfo_float[i] = 0;
 8003e98:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003e9c:	f103 0308 	add.w	r3, r3, #8
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4aa9      	ldr	r2, [pc, #676]	; (8004148 <generate_waveforms+0x658>)
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
//	}

	// No LFO
	if(osc.lfo_wav == nowave)
	{
		for(i = start; i < end; i++)
 8003eae:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003eb2:	f103 0308 	add.w	r3, r3, #8
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003ebe:	f102 0208 	add.w	r2, r2, #8
 8003ec2:	6013      	str	r3, [r2, #0]
 8003ec4:	f107 0310 	add.w	r3, r7, #16
 8003ec8:	3b0c      	subs	r3, #12
 8003eca:	881a      	ldrh	r2, [r3, #0]
 8003ecc:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003ed0:	f103 0308 	add.w	r3, r3, #8
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d8de      	bhi.n	8003e98 <generate_waveforms+0x3a8>
			buffer_lfo_float[i] = 0;
		}
	}

	// Sine LFO
	if(osc.lfo_wav == sine)
 8003eda:	4b99      	ldr	r3, [pc, #612]	; (8004140 <generate_waveforms+0x650>)
 8003edc:	8a5b      	ldrh	r3, [r3, #18]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d141      	bne.n	8003f66 <generate_waveforms+0x476>
	{
		for(i = start; i < end; i++)
 8003ee2:	f107 0310 	add.w	r3, r7, #16
 8003ee6:	3b0a      	subs	r3, #10
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003eee:	f102 0208 	add.w	r2, r2, #8
 8003ef2:	6013      	str	r3, [r2, #0]
 8003ef4:	e02b      	b.n	8003f4e <generate_waveforms+0x45e>
		{
			theta_lfo = theta_lfo + rads_per_sample_lfo;
 8003ef6:	4b95      	ldr	r3, [pc, #596]	; (800414c <generate_waveforms+0x65c>)
 8003ef8:	ed93 7a00 	vldr	s14, [r3]
 8003efc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8003f00:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8003f04:	edd3 7a00 	vldr	s15, [r3]
 8003f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f0c:	4b8f      	ldr	r3, [pc, #572]	; (800414c <generate_waveforms+0x65c>)
 8003f0e:	edc3 7a00 	vstr	s15, [r3]
			buffer_lfo_float[i] = arm_sin_f32(theta_lfo);
 8003f12:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003f16:	f103 0308 	add.w	r3, r3, #8
 8003f1a:	681c      	ldr	r4, [r3, #0]
 8003f1c:	4b8b      	ldr	r3, [pc, #556]	; (800414c <generate_waveforms+0x65c>)
 8003f1e:	edd3 7a00 	vldr	s15, [r3]
 8003f22:	eeb0 0a67 	vmov.f32	s0, s15
 8003f26:	f002 fa93 	bl	8006450 <arm_sin_f32>
 8003f2a:	eef0 7a40 	vmov.f32	s15, s0
 8003f2e:	4a86      	ldr	r2, [pc, #536]	; (8004148 <generate_waveforms+0x658>)
 8003f30:	00a3      	lsls	r3, r4, #2
 8003f32:	4413      	add	r3, r2
 8003f34:	edc3 7a00 	vstr	s15, [r3]
	}

	// Sine LFO
	if(osc.lfo_wav == sine)
	{
		for(i = start; i < end; i++)
 8003f38:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003f3c:	f103 0308 	add.w	r3, r3, #8
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3301      	adds	r3, #1
 8003f44:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003f48:	f102 0208 	add.w	r2, r2, #8
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	f107 0310 	add.w	r3, r7, #16
 8003f52:	3b0c      	subs	r3, #12
 8003f54:	881a      	ldrh	r2, [r3, #0]
 8003f56:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003f5a:	f103 0308 	add.w	r3, r3, #8
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d8c8      	bhi.n	8003ef6 <generate_waveforms+0x406>
 8003f64:	e1bc      	b.n	80042e0 <generate_waveforms+0x7f0>
			buffer_lfo_float[i] = arm_sin_f32(theta_lfo);
		}
	}

	// Square LFO
	else if(osc.lfo_wav == square)
 8003f66:	4b76      	ldr	r3, [pc, #472]	; (8004140 <generate_waveforms+0x650>)
 8003f68:	8a5b      	ldrh	r3, [r3, #18]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	f040 808d 	bne.w	800408a <generate_waveforms+0x59a>
	{
		// If osc modulation contains am
		if(osc.am_mod == ON)
 8003f70:	4b73      	ldr	r3, [pc, #460]	; (8004140 <generate_waveforms+0x650>)
 8003f72:	8a9b      	ldrh	r3, [r3, #20]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d141      	bne.n	8003ffc <generate_waveforms+0x50c>
		{
			// AM
			for(i = start; i < end; i++)
 8003f78:	f107 0310 	add.w	r3, r7, #16
 8003f7c:	3b0a      	subs	r3, #10
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003f84:	f102 0208 	add.w	r2, r2, #8
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	e02b      	b.n	8003fe4 <generate_waveforms+0x4f4>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 8003f8c:	4b6f      	ldr	r3, [pc, #444]	; (800414c <generate_waveforms+0x65c>)
 8003f8e:	ed93 7a00 	vldr	s14, [r3]
 8003f92:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8003f96:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8003f9a:	edd3 7a00 	vldr	s15, [r3]
 8003f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fa2:	4b6a      	ldr	r3, [pc, #424]	; (800414c <generate_waveforms+0x65c>)
 8003fa4:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = gen_square_angle(theta_lfo);	// TODO: offset??
 8003fa8:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003fac:	f103 0308 	add.w	r3, r3, #8
 8003fb0:	681c      	ldr	r4, [r3, #0]
 8003fb2:	4b66      	ldr	r3, [pc, #408]	; (800414c <generate_waveforms+0x65c>)
 8003fb4:	edd3 7a00 	vldr	s15, [r3]
 8003fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fbc:	f001 fd06 	bl	80059cc <gen_square_angle>
 8003fc0:	eef0 7a40 	vmov.f32	s15, s0
 8003fc4:	4a60      	ldr	r2, [pc, #384]	; (8004148 <generate_waveforms+0x658>)
 8003fc6:	00a3      	lsls	r3, r4, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	edc3 7a00 	vstr	s15, [r3]
	{
		// If osc modulation contains am
		if(osc.am_mod == ON)
		{
			// AM
			for(i = start; i < end; i++)
 8003fce:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003fd2:	f103 0308 	add.w	r3, r3, #8
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8003fde:	f102 0208 	add.w	r2, r2, #8
 8003fe2:	6013      	str	r3, [r2, #0]
 8003fe4:	f107 0310 	add.w	r3, r7, #16
 8003fe8:	3b0c      	subs	r3, #12
 8003fea:	881a      	ldrh	r2, [r3, #0]
 8003fec:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8003ff0:	f103 0308 	add.w	r3, r3, #8
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d8c8      	bhi.n	8003f8c <generate_waveforms+0x49c>
 8003ffa:	e171      	b.n	80042e0 <generate_waveforms+0x7f0>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
				buffer_lfo_float[i] = gen_square_angle(theta_lfo);	// TODO: offset??
			}
		}
		else if(osc.fm_mod == ON)
 8003ffc:	4b50      	ldr	r3, [pc, #320]	; (8004140 <generate_waveforms+0x650>)
 8003ffe:	8adb      	ldrh	r3, [r3, #22]
 8004000:	2b01      	cmp	r3, #1
 8004002:	f040 816d 	bne.w	80042e0 <generate_waveforms+0x7f0>
		{
			// FM
			for(i = start; i < end; i++)
 8004006:	f107 0310 	add.w	r3, r7, #16
 800400a:	3b0a      	subs	r3, #10
 800400c:	881b      	ldrh	r3, [r3, #0]
 800400e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004012:	f102 0208 	add.w	r2, r2, #8
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	e02b      	b.n	8004072 <generate_waveforms+0x582>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 800401a:	4b4c      	ldr	r3, [pc, #304]	; (800414c <generate_waveforms+0x65c>)
 800401c:	ed93 7a00 	vldr	s14, [r3]
 8004020:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8004024:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8004028:	edd3 7a00 	vldr	s15, [r3]
 800402c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004030:	4b46      	ldr	r3, [pc, #280]	; (800414c <generate_waveforms+0x65c>)
 8004032:	edc3 7a00 	vstr	s15, [r3]
				// Sawtooth is integral of triangle
				buffer_lfo_float[i] = gen_triangle_angle(theta_lfo);
 8004036:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800403a:	f103 0308 	add.w	r3, r3, #8
 800403e:	681c      	ldr	r4, [r3, #0]
 8004040:	4b42      	ldr	r3, [pc, #264]	; (800414c <generate_waveforms+0x65c>)
 8004042:	edd3 7a00 	vldr	s15, [r3]
 8004046:	eeb0 0a67 	vmov.f32	s0, s15
 800404a:	f001 fdcf 	bl	8005bec <gen_triangle_angle>
 800404e:	eef0 7a40 	vmov.f32	s15, s0
 8004052:	4a3d      	ldr	r2, [pc, #244]	; (8004148 <generate_waveforms+0x658>)
 8004054:	00a3      	lsls	r3, r4, #2
 8004056:	4413      	add	r3, r2
 8004058:	edc3 7a00 	vstr	s15, [r3]
			}
		}
		else if(osc.fm_mod == ON)
		{
			// FM
			for(i = start; i < end; i++)
 800405c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004060:	f103 0308 	add.w	r3, r3, #8
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3301      	adds	r3, #1
 8004068:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 800406c:	f102 0208 	add.w	r2, r2, #8
 8004070:	6013      	str	r3, [r2, #0]
 8004072:	f107 0310 	add.w	r3, r7, #16
 8004076:	3b0c      	subs	r3, #12
 8004078:	881a      	ldrh	r2, [r3, #0]
 800407a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800407e:	f103 0308 	add.w	r3, r3, #8
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	429a      	cmp	r2, r3
 8004086:	d8c8      	bhi.n	800401a <generate_waveforms+0x52a>
 8004088:	e12a      	b.n	80042e0 <generate_waveforms+0x7f0>
			}
		}
	}

	// Sawtooth LFO
	else if(osc.lfo_wav == sawtooth)
 800408a:	4b2d      	ldr	r3, [pc, #180]	; (8004140 <generate_waveforms+0x650>)
 800408c:	8a5b      	ldrh	r3, [r3, #18]
 800408e:	2b03      	cmp	r3, #3
 8004090:	f040 8096 	bne.w	80041c0 <generate_waveforms+0x6d0>
	{

		if(osc.am_mod == ON)
 8004094:	4b2a      	ldr	r3, [pc, #168]	; (8004140 <generate_waveforms+0x650>)
 8004096:	8a9b      	ldrh	r3, [r3, #20]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d141      	bne.n	8004120 <generate_waveforms+0x630>
		{
			for(i = start; i < end; i++)
 800409c:	f107 0310 	add.w	r3, r7, #16
 80040a0:	3b0a      	subs	r3, #10
 80040a2:	881b      	ldrh	r3, [r3, #0]
 80040a4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80040a8:	f102 0208 	add.w	r2, r2, #8
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	e02b      	b.n	8004108 <generate_waveforms+0x618>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 80040b0:	4b26      	ldr	r3, [pc, #152]	; (800414c <generate_waveforms+0x65c>)
 80040b2:	ed93 7a00 	vldr	s14, [r3]
 80040b6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80040ba:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80040be:	edd3 7a00 	vldr	s15, [r3]
 80040c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040c6:	4b21      	ldr	r3, [pc, #132]	; (800414c <generate_waveforms+0x65c>)
 80040c8:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = gen_sawtooth_angle(theta_lfo);
 80040cc:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80040d0:	f103 0308 	add.w	r3, r3, #8
 80040d4:	681c      	ldr	r4, [r3, #0]
 80040d6:	4b1d      	ldr	r3, [pc, #116]	; (800414c <generate_waveforms+0x65c>)
 80040d8:	edd3 7a00 	vldr	s15, [r3]
 80040dc:	eeb0 0a67 	vmov.f32	s0, s15
 80040e0:	f001 fc9c 	bl	8005a1c <gen_sawtooth_angle>
 80040e4:	eef0 7a40 	vmov.f32	s15, s0
 80040e8:	4a17      	ldr	r2, [pc, #92]	; (8004148 <generate_waveforms+0x658>)
 80040ea:	00a3      	lsls	r3, r4, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	edc3 7a00 	vstr	s15, [r3]
	else if(osc.lfo_wav == sawtooth)
	{

		if(osc.am_mod == ON)
		{
			for(i = start; i < end; i++)
 80040f2:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80040f6:	f103 0308 	add.w	r3, r3, #8
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	3301      	adds	r3, #1
 80040fe:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004102:	f102 0208 	add.w	r2, r2, #8
 8004106:	6013      	str	r3, [r2, #0]
 8004108:	f107 0310 	add.w	r3, r7, #16
 800410c:	3b0c      	subs	r3, #12
 800410e:	881a      	ldrh	r2, [r3, #0]
 8004110:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004114:	f103 0308 	add.w	r3, r3, #8
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d8c8      	bhi.n	80040b0 <generate_waveforms+0x5c0>
 800411e:	e0df      	b.n	80042e0 <generate_waveforms+0x7f0>
				buffer_lfo_float[i] = gen_sawtooth_angle(theta_lfo);
			}
		}

		// If FM mod, need integral of modulating signal.  Integral of ramp is right side of parabola.
		else if(osc.fm_mod == ON)
 8004120:	4b07      	ldr	r3, [pc, #28]	; (8004140 <generate_waveforms+0x650>)
 8004122:	8adb      	ldrh	r3, [r3, #22]
 8004124:	2b01      	cmp	r3, #1
 8004126:	f040 80db 	bne.w	80042e0 <generate_waveforms+0x7f0>
		{
			for(i = start; i < end; i++)
 800412a:	f107 0310 	add.w	r3, r7, #16
 800412e:	3b0a      	subs	r3, #10
 8004130:	881b      	ldrh	r3, [r3, #0]
 8004132:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004136:	f102 0208 	add.w	r2, r2, #8
 800413a:	6013      	str	r3, [r2, #0]
 800413c:	e034      	b.n	80041a8 <generate_waveforms+0x6b8>
 800413e:	bf00      	nop
 8004140:	20000054 	.word	0x20000054
 8004144:	47bb8000 	.word	0x47bb8000
 8004148:	200011b8 	.word	0x200011b8
 800414c:	20004564 	.word	0x20004564
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 8004150:	4b81      	ldr	r3, [pc, #516]	; (8004358 <generate_waveforms+0x868>)
 8004152:	ed93 7a00 	vldr	s14, [r3]
 8004156:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800415a:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800415e:	edd3 7a00 	vldr	s15, [r3]
 8004162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004166:	4b7c      	ldr	r3, [pc, #496]	; (8004358 <generate_waveforms+0x868>)
 8004168:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = gen_sawtooth_integral_angle(theta_lfo);
 800416c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004170:	f103 0308 	add.w	r3, r3, #8
 8004174:	681c      	ldr	r4, [r3, #0]
 8004176:	4b78      	ldr	r3, [pc, #480]	; (8004358 <generate_waveforms+0x868>)
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	eeb0 0a67 	vmov.f32	s0, s15
 8004180:	f001 fc7a 	bl	8005a78 <gen_sawtooth_integral_angle>
 8004184:	eef0 7a40 	vmov.f32	s15, s0
 8004188:	4a74      	ldr	r2, [pc, #464]	; (800435c <generate_waveforms+0x86c>)
 800418a:	00a3      	lsls	r3, r4, #2
 800418c:	4413      	add	r3, r2
 800418e:	edc3 7a00 	vstr	s15, [r3]
		}

		// If FM mod, need integral of modulating signal.  Integral of ramp is right side of parabola.
		else if(osc.fm_mod == ON)
		{
			for(i = start; i < end; i++)
 8004192:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004196:	f103 0308 	add.w	r3, r3, #8
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3301      	adds	r3, #1
 800419e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80041a2:	f102 0208 	add.w	r2, r2, #8
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	f107 0310 	add.w	r3, r7, #16
 80041ac:	3b0c      	subs	r3, #12
 80041ae:	881a      	ldrh	r2, [r3, #0]
 80041b0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80041b4:	f103 0308 	add.w	r3, r3, #8
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d8c8      	bhi.n	8004150 <generate_waveforms+0x660>
 80041be:	e08f      	b.n	80042e0 <generate_waveforms+0x7f0>
			}
		}
	}

	// Triangle LFO
	else if(osc.lfo_wav == triangle)
 80041c0:	4b67      	ldr	r3, [pc, #412]	; (8004360 <generate_waveforms+0x870>)
 80041c2:	8a5b      	ldrh	r3, [r3, #18]
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	f040 808b 	bne.w	80042e0 <generate_waveforms+0x7f0>
	{
		if(osc.am_mod == ON)
 80041ca:	4b65      	ldr	r3, [pc, #404]	; (8004360 <generate_waveforms+0x870>)
 80041cc:	8a9b      	ldrh	r3, [r3, #20]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d141      	bne.n	8004256 <generate_waveforms+0x766>
		{
			for(i = start; i < end; i++)
 80041d2:	f107 0310 	add.w	r3, r7, #16
 80041d6:	3b0a      	subs	r3, #10
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80041de:	f102 0208 	add.w	r2, r2, #8
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	e02b      	b.n	800423e <generate_waveforms+0x74e>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 80041e6:	4b5c      	ldr	r3, [pc, #368]	; (8004358 <generate_waveforms+0x868>)
 80041e8:	ed93 7a00 	vldr	s14, [r3]
 80041ec:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80041f0:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80041f4:	edd3 7a00 	vldr	s15, [r3]
 80041f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041fc:	4b56      	ldr	r3, [pc, #344]	; (8004358 <generate_waveforms+0x868>)
 80041fe:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = gen_triangle_angle(theta_lfo);
 8004202:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004206:	f103 0308 	add.w	r3, r3, #8
 800420a:	681c      	ldr	r4, [r3, #0]
 800420c:	4b52      	ldr	r3, [pc, #328]	; (8004358 <generate_waveforms+0x868>)
 800420e:	edd3 7a00 	vldr	s15, [r3]
 8004212:	eeb0 0a67 	vmov.f32	s0, s15
 8004216:	f001 fce9 	bl	8005bec <gen_triangle_angle>
 800421a:	eef0 7a40 	vmov.f32	s15, s0
 800421e:	4a4f      	ldr	r2, [pc, #316]	; (800435c <generate_waveforms+0x86c>)
 8004220:	00a3      	lsls	r3, r4, #2
 8004222:	4413      	add	r3, r2
 8004224:	edc3 7a00 	vstr	s15, [r3]
	// Triangle LFO
	else if(osc.lfo_wav == triangle)
	{
		if(osc.am_mod == ON)
		{
			for(i = start; i < end; i++)
 8004228:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800422c:	f103 0308 	add.w	r3, r3, #8
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	3301      	adds	r3, #1
 8004234:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004238:	f102 0208 	add.w	r2, r2, #8
 800423c:	6013      	str	r3, [r2, #0]
 800423e:	f107 0310 	add.w	r3, r7, #16
 8004242:	3b0c      	subs	r3, #12
 8004244:	881a      	ldrh	r2, [r3, #0]
 8004246:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800424a:	f103 0308 	add.w	r3, r3, #8
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d8c8      	bhi.n	80041e6 <generate_waveforms+0x6f6>
 8004254:	e044      	b.n	80042e0 <generate_waveforms+0x7f0>
				buffer_lfo_float[i] = gen_triangle_angle(theta_lfo);
			}
		}

		// If FM mod, need integral of modulating signal.
		else if(osc.fm_mod == ON)
 8004256:	4b42      	ldr	r3, [pc, #264]	; (8004360 <generate_waveforms+0x870>)
 8004258:	8adb      	ldrh	r3, [r3, #22]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d140      	bne.n	80042e0 <generate_waveforms+0x7f0>
		{
			for(i = start; i < end; i++)
 800425e:	f107 0310 	add.w	r3, r7, #16
 8004262:	3b0a      	subs	r3, #10
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 800426a:	f102 0208 	add.w	r2, r2, #8
 800426e:	6013      	str	r3, [r2, #0]
 8004270:	e02b      	b.n	80042ca <generate_waveforms+0x7da>
			{
				theta_lfo = theta_lfo + rads_per_sample_lfo;
 8004272:	4b39      	ldr	r3, [pc, #228]	; (8004358 <generate_waveforms+0x868>)
 8004274:	ed93 7a00 	vldr	s14, [r3]
 8004278:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800427c:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8004280:	edd3 7a00 	vldr	s15, [r3]
 8004284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004288:	4b33      	ldr	r3, [pc, #204]	; (8004358 <generate_waveforms+0x868>)
 800428a:	edc3 7a00 	vstr	s15, [r3]
				buffer_lfo_float[i] = gen_triangle_integral_angle(theta_lfo);
 800428e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004292:	f103 0308 	add.w	r3, r3, #8
 8004296:	681c      	ldr	r4, [r3, #0]
 8004298:	4b2f      	ldr	r3, [pc, #188]	; (8004358 <generate_waveforms+0x868>)
 800429a:	edd3 7a00 	vldr	s15, [r3]
 800429e:	eeb0 0a67 	vmov.f32	s0, s15
 80042a2:	f001 fce9 	bl	8005c78 <gen_triangle_integral_angle>
 80042a6:	eef0 7a40 	vmov.f32	s15, s0
 80042aa:	4a2c      	ldr	r2, [pc, #176]	; (800435c <generate_waveforms+0x86c>)
 80042ac:	00a3      	lsls	r3, r4, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	edc3 7a00 	vstr	s15, [r3]
		}

		// If FM mod, need integral of modulating signal.
		else if(osc.fm_mod == ON)
		{
			for(i = start; i < end; i++)
 80042b4:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80042b8:	f103 0308 	add.w	r3, r3, #8
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	3301      	adds	r3, #1
 80042c0:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80042c4:	f102 0208 	add.w	r2, r2, #8
 80042c8:	6013      	str	r3, [r2, #0]
 80042ca:	f107 0310 	add.w	r3, r7, #16
 80042ce:	3b0c      	subs	r3, #12
 80042d0:	881a      	ldrh	r2, [r3, #0]
 80042d2:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80042d6:	f103 0308 	add.w	r3, r3, #8
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d8c8      	bhi.n	8004272 <generate_waveforms+0x782>
		}

	}

	// No VCO
	if(osc.vco_wav == nowave)
 80042e0:	4b1f      	ldr	r3, [pc, #124]	; (8004360 <generate_waveforms+0x870>)
 80042e2:	8a1b      	ldrh	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d128      	bne.n	800433a <generate_waveforms+0x84a>
	{
		for(i = start; i < end; i++)
 80042e8:	f107 0310 	add.w	r3, r7, #16
 80042ec:	3b0a      	subs	r3, #10
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80042f4:	f102 0208 	add.w	r2, r2, #8
 80042f8:	6013      	str	r3, [r2, #0]
 80042fa:	e013      	b.n	8004324 <generate_waveforms+0x834>
		{
			buffer_output[i] = 0;
 80042fc:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004300:	f103 0308 	add.w	r3, r3, #8
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a17      	ldr	r2, [pc, #92]	; (8004364 <generate_waveforms+0x874>)
 8004308:	2100      	movs	r1, #0
 800430a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// No VCO
	if(osc.vco_wav == nowave)
	{
		for(i = start; i < end; i++)
 800430e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004312:	f103 0308 	add.w	r3, r3, #8
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	3301      	adds	r3, #1
 800431a:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 800431e:	f102 0208 	add.w	r2, r2, #8
 8004322:	6013      	str	r3, [r2, #0]
 8004324:	f107 0310 	add.w	r3, r7, #16
 8004328:	3b0c      	subs	r3, #12
 800432a:	881a      	ldrh	r2, [r3, #0]
 800432c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004330:	f103 0308 	add.w	r3, r3, #8
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d8e0      	bhi.n	80042fc <generate_waveforms+0x80c>
			buffer_output[i] = 0;
		}
	}

	// Sine VCO
	if(osc.vco_wav == sine)
 800433a:	4b09      	ldr	r3, [pc, #36]	; (8004360 <generate_waveforms+0x870>)
 800433c:	8a1b      	ldrh	r3, [r3, #16]
 800433e:	2b01      	cmp	r3, #1
 8004340:	f040 8169 	bne.w	8004616 <generate_waveforms+0xb26>
	{
		for(i = start; i < end; i++)
 8004344:	f107 0310 	add.w	r3, r7, #16
 8004348:	3b0a      	subs	r3, #10
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004350:	f102 0208 	add.w	r2, r2, #8
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e150      	b.n	80045fa <generate_waveforms+0xb0a>
 8004358:	20004564 	.word	0x20004564
 800435c:	200011b8 	.word	0x200011b8
 8004360:	20000054 	.word	0x20000054
 8004364:	200001b8 	.word	0x200001b8
		{
			theta_vco = theta_vco + rads_per_sample_vco;
 8004368:	4bb2      	ldr	r3, [pc, #712]	; (8004634 <generate_waveforms+0xb44>)
 800436a:	ed93 7a00 	vldr	s14, [r3]
 800436e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004372:	f103 0304 	add.w	r3, r3, #4
 8004376:	edd3 7a00 	vldr	s15, [r3]
 800437a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800437e:	4bad      	ldr	r3, [pc, #692]	; (8004634 <generate_waveforms+0xb44>)
 8004380:	edc3 7a00 	vstr	s15, [r3]
			theta_vco2 = theta_vco2 + rads_per_sample_vco2;
 8004384:	4bac      	ldr	r3, [pc, #688]	; (8004638 <generate_waveforms+0xb48>)
 8004386:	ed93 7a00 	vldr	s14, [r3]
 800438a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800438e:	edd3 7a00 	vldr	s15, [r3]
 8004392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004396:	4ba8      	ldr	r3, [pc, #672]	; (8004638 <generate_waveforms+0xb48>)
 8004398:	edc3 7a00 	vstr	s15, [r3]
			if(osc.fm_mod == ON)
 800439c:	4ba7      	ldr	r3, [pc, #668]	; (800463c <generate_waveforms+0xb4c>)
 800439e:	8adb      	ldrh	r3, [r3, #22]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	f040 80a1 	bne.w	80044e8 <generate_waveforms+0x9f8>
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*arm_sin_f32(theta_vco + osc.lfo_amp_fm * buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 80043a6:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80043aa:	f103 0308 	add.w	r3, r3, #8
 80043ae:	681c      	ldr	r4, [r3, #0]
 80043b0:	4ba2      	ldr	r3, [pc, #648]	; (800463c <generate_waveforms+0xb4c>)
 80043b2:	ed93 8a06 	vldr	s16, [r3, #24]
 80043b6:	4ba1      	ldr	r3, [pc, #644]	; (800463c <generate_waveforms+0xb4c>)
 80043b8:	edd3 8a06 	vldr	s17, [r3, #24]
 80043bc:	4b9f      	ldr	r3, [pc, #636]	; (800463c <generate_waveforms+0xb4c>)
 80043be:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80043c2:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80043c6:	f103 0308 	add.w	r3, r3, #8
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a9c      	ldr	r2, [pc, #624]	; (8004640 <generate_waveforms+0xb50>)
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	edd3 7a00 	vldr	s15, [r3]
 80043d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043da:	4b96      	ldr	r3, [pc, #600]	; (8004634 <generate_waveforms+0xb44>)
 80043dc:	edd3 7a00 	vldr	s15, [r3]
 80043e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043e4:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80043e8:	f103 0308 	add.w	r3, r3, #8
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a95      	ldr	r2, [pc, #596]	; (8004644 <generate_waveforms+0xb54>)
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4413      	add	r3, r2
 80043f4:	edd3 7a00 	vldr	s15, [r3]
 80043f8:	eddf 6a93 	vldr	s13, [pc, #588]	; 8004648 <generate_waveforms+0xb58>
 80043fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004404:	eeb0 0a67 	vmov.f32	s0, s15
 8004408:	f002 f822 	bl	8006450 <arm_sin_f32>
 800440c:	eef0 7a40 	vmov.f32	s15, s0
 8004410:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004414:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800441c:	edc7 7a00 	vstr	s15, [r7]
 8004420:	883b      	ldrh	r3, [r7, #0]
 8004422:	b29a      	uxth	r2, r3
 8004424:	4b89      	ldr	r3, [pc, #548]	; (800464c <generate_waveforms+0xb5c>)
 8004426:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*arm_sin_f32(theta_vco2 + osc.lfo_amp_fm * buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 800442a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800442e:	f103 0308 	add.w	r3, r3, #8
 8004432:	681c      	ldr	r4, [r3, #0]
 8004434:	4b81      	ldr	r3, [pc, #516]	; (800463c <generate_waveforms+0xb4c>)
 8004436:	ed93 8a07 	vldr	s16, [r3, #28]
 800443a:	4b80      	ldr	r3, [pc, #512]	; (800463c <generate_waveforms+0xb4c>)
 800443c:	edd3 8a07 	vldr	s17, [r3, #28]
 8004440:	4b7e      	ldr	r3, [pc, #504]	; (800463c <generate_waveforms+0xb4c>)
 8004442:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004446:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800444a:	f103 0308 	add.w	r3, r3, #8
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a7b      	ldr	r2, [pc, #492]	; (8004640 <generate_waveforms+0xb50>)
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	edd3 7a00 	vldr	s15, [r3]
 800445a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800445e:	4b76      	ldr	r3, [pc, #472]	; (8004638 <generate_waveforms+0xb48>)
 8004460:	edd3 7a00 	vldr	s15, [r3]
 8004464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004468:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800446c:	f103 0308 	add.w	r3, r3, #8
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a74      	ldr	r2, [pc, #464]	; (8004644 <generate_waveforms+0xb54>)
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	4413      	add	r3, r2
 8004478:	edd3 7a00 	vldr	s15, [r3]
 800447c:	eddf 6a72 	vldr	s13, [pc, #456]	; 8004648 <generate_waveforms+0xb58>
 8004480:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004484:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004488:	eeb0 0a67 	vmov.f32	s0, s15
 800448c:	f001 ffe0 	bl	8006450 <arm_sin_f32>
 8004490:	eef0 7a40 	vmov.f32	s15, s0
 8004494:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004498:	ee78 7a27 	vadd.f32	s15, s16, s15
 800449c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044a0:	edc7 7a00 	vstr	s15, [r7]
 80044a4:	883b      	ldrh	r3, [r7, #0]
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	4b69      	ldr	r3, [pc, #420]	; (8004650 <generate_waveforms+0xb60>)
 80044aa:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 80044ae:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80044b2:	f103 0308 	add.w	r3, r3, #8
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80044bc:	f102 0208 	add.w	r2, r2, #8
 80044c0:	6812      	ldr	r2, [r2, #0]
 80044c2:	4962      	ldr	r1, [pc, #392]	; (800464c <generate_waveforms+0xb5c>)
 80044c4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80044c8:	b291      	uxth	r1, r2
 80044ca:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80044ce:	f102 0208 	add.w	r2, r2, #8
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	485e      	ldr	r0, [pc, #376]	; (8004650 <generate_waveforms+0xb60>)
 80044d6:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80044da:	b292      	uxth	r2, r2
 80044dc:	440a      	add	r2, r1
 80044de:	b291      	uxth	r1, r2
 80044e0:	4a5a      	ldr	r2, [pc, #360]	; (800464c <generate_waveforms+0xb5c>)
 80044e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80044e6:	e07d      	b.n	80045e4 <generate_waveforms+0xaf4>
			}
			else
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*arm_sin_f32(theta_vco + 0.3f * buffer_adsr_fm[i]);
 80044e8:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80044ec:	f103 0308 	add.w	r3, r3, #8
 80044f0:	681c      	ldr	r4, [r3, #0]
 80044f2:	4b52      	ldr	r3, [pc, #328]	; (800463c <generate_waveforms+0xb4c>)
 80044f4:	ed93 8a06 	vldr	s16, [r3, #24]
 80044f8:	4b50      	ldr	r3, [pc, #320]	; (800463c <generate_waveforms+0xb4c>)
 80044fa:	edd3 8a06 	vldr	s17, [r3, #24]
 80044fe:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004502:	f103 0308 	add.w	r3, r3, #8
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a4e      	ldr	r2, [pc, #312]	; (8004644 <generate_waveforms+0xb54>)
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	4413      	add	r3, r2
 800450e:	edd3 7a00 	vldr	s15, [r3]
 8004512:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8004648 <generate_waveforms+0xb58>
 8004516:	ee27 7a87 	vmul.f32	s14, s15, s14
 800451a:	4b46      	ldr	r3, [pc, #280]	; (8004634 <generate_waveforms+0xb44>)
 800451c:	edd3 7a00 	vldr	s15, [r3]
 8004520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004524:	eeb0 0a67 	vmov.f32	s0, s15
 8004528:	f001 ff92 	bl	8006450 <arm_sin_f32>
 800452c:	eef0 7a40 	vmov.f32	s15, s0
 8004530:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004534:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004538:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800453c:	edc7 7a00 	vstr	s15, [r7]
 8004540:	883b      	ldrh	r3, [r7, #0]
 8004542:	b29a      	uxth	r2, r3
 8004544:	4b41      	ldr	r3, [pc, #260]	; (800464c <generate_waveforms+0xb5c>)
 8004546:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*arm_sin_f32(theta_vco2 + 0.3f * buffer_adsr_fm[i]);
 800454a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800454e:	f103 0308 	add.w	r3, r3, #8
 8004552:	681c      	ldr	r4, [r3, #0]
 8004554:	4b39      	ldr	r3, [pc, #228]	; (800463c <generate_waveforms+0xb4c>)
 8004556:	ed93 8a07 	vldr	s16, [r3, #28]
 800455a:	4b38      	ldr	r3, [pc, #224]	; (800463c <generate_waveforms+0xb4c>)
 800455c:	edd3 8a07 	vldr	s17, [r3, #28]
 8004560:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004564:	f103 0308 	add.w	r3, r3, #8
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a36      	ldr	r2, [pc, #216]	; (8004644 <generate_waveforms+0xb54>)
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	edd3 7a00 	vldr	s15, [r3]
 8004574:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004648 <generate_waveforms+0xb58>
 8004578:	ee27 7a87 	vmul.f32	s14, s15, s14
 800457c:	4b2e      	ldr	r3, [pc, #184]	; (8004638 <generate_waveforms+0xb48>)
 800457e:	edd3 7a00 	vldr	s15, [r3]
 8004582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004586:	eeb0 0a67 	vmov.f32	s0, s15
 800458a:	f001 ff61 	bl	8006450 <arm_sin_f32>
 800458e:	eef0 7a40 	vmov.f32	s15, s0
 8004592:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004596:	ee78 7a27 	vadd.f32	s15, s16, s15
 800459a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800459e:	edc7 7a00 	vstr	s15, [r7]
 80045a2:	883b      	ldrh	r3, [r7, #0]
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	4b2a      	ldr	r3, [pc, #168]	; (8004650 <generate_waveforms+0xb60>)
 80045a8:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 80045ac:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80045b0:	f103 0308 	add.w	r3, r3, #8
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80045ba:	f102 0208 	add.w	r2, r2, #8
 80045be:	6812      	ldr	r2, [r2, #0]
 80045c0:	4922      	ldr	r1, [pc, #136]	; (800464c <generate_waveforms+0xb5c>)
 80045c2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80045c6:	b291      	uxth	r1, r2
 80045c8:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80045cc:	f102 0208 	add.w	r2, r2, #8
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	481f      	ldr	r0, [pc, #124]	; (8004650 <generate_waveforms+0xb60>)
 80045d4:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80045d8:	b292      	uxth	r2, r2
 80045da:	440a      	add	r2, r1
 80045dc:	b291      	uxth	r1, r2
 80045de:	4a1b      	ldr	r2, [pc, #108]	; (800464c <generate_waveforms+0xb5c>)
 80045e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// Sine VCO
	if(osc.vco_wav == sine)
	{
		for(i = start; i < end; i++)
 80045e4:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80045e8:	f103 0308 	add.w	r3, r3, #8
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3301      	adds	r3, #1
 80045f0:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80045f4:	f102 0208 	add.w	r2, r2, #8
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	f107 0310 	add.w	r3, r7, #16
 80045fe:	3b0c      	subs	r3, #12
 8004600:	881a      	ldrh	r2, [r3, #0]
 8004602:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004606:	f103 0308 	add.w	r3, r3, #8
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	f63f aeab 	bhi.w	8004368 <generate_waveforms+0x878>
 8004612:	f000 bc60 	b.w	8004ed6 <generate_waveforms+0x13e6>
			}
		}
	}

	// Square VCO
	else if(osc.vco_wav == square)
 8004616:	4b09      	ldr	r3, [pc, #36]	; (800463c <generate_waveforms+0xb4c>)
 8004618:	8a1b      	ldrh	r3, [r3, #16]
 800461a:	2b02      	cmp	r3, #2
 800461c:	f040 8170 	bne.w	8004900 <generate_waveforms+0xe10>
	{
		for(i = start; i < end; i++)
 8004620:	f107 0310 	add.w	r3, r7, #16
 8004624:	3b0a      	subs	r3, #10
 8004626:	881b      	ldrh	r3, [r3, #0]
 8004628:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 800462c:	f102 0208 	add.w	r2, r2, #8
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	e158      	b.n	80048e6 <generate_waveforms+0xdf6>
 8004634:	2000455c 	.word	0x2000455c
 8004638:	20004560 	.word	0x20004560
 800463c:	20000054 	.word	0x20000054
 8004640:	200011b8 	.word	0x200011b8
 8004644:	200031b8 	.word	0x200031b8
 8004648:	3e99999a 	.word	0x3e99999a
 800464c:	200001b8 	.word	0x200001b8
 8004650:	200009b8 	.word	0x200009b8
		{
			theta_vco = theta_vco + rads_per_sample_vco;
 8004654:	4bb2      	ldr	r3, [pc, #712]	; (8004920 <generate_waveforms+0xe30>)
 8004656:	ed93 7a00 	vldr	s14, [r3]
 800465a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800465e:	f103 0304 	add.w	r3, r3, #4
 8004662:	edd3 7a00 	vldr	s15, [r3]
 8004666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800466a:	4bad      	ldr	r3, [pc, #692]	; (8004920 <generate_waveforms+0xe30>)
 800466c:	edc3 7a00 	vstr	s15, [r3]
			theta_vco2 = theta_vco2 + rads_per_sample_vco2;
 8004670:	4bac      	ldr	r3, [pc, #688]	; (8004924 <generate_waveforms+0xe34>)
 8004672:	ed93 7a00 	vldr	s14, [r3]
 8004676:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800467a:	edd3 7a00 	vldr	s15, [r3]
 800467e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004682:	4ba8      	ldr	r3, [pc, #672]	; (8004924 <generate_waveforms+0xe34>)
 8004684:	edc3 7a00 	vstr	s15, [r3]
			if(osc.fm_mod == ON)
 8004688:	4ba7      	ldr	r3, [pc, #668]	; (8004928 <generate_waveforms+0xe38>)
 800468a:	8adb      	ldrh	r3, [r3, #22]
 800468c:	2b01      	cmp	r3, #1
 800468e:	f040 80a1 	bne.w	80047d4 <generate_waveforms+0xce4>
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_square_angle(theta_vco + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 8004692:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004696:	f103 0308 	add.w	r3, r3, #8
 800469a:	681c      	ldr	r4, [r3, #0]
 800469c:	4ba2      	ldr	r3, [pc, #648]	; (8004928 <generate_waveforms+0xe38>)
 800469e:	ed93 8a06 	vldr	s16, [r3, #24]
 80046a2:	4ba1      	ldr	r3, [pc, #644]	; (8004928 <generate_waveforms+0xe38>)
 80046a4:	edd3 8a06 	vldr	s17, [r3, #24]
 80046a8:	4b9f      	ldr	r3, [pc, #636]	; (8004928 <generate_waveforms+0xe38>)
 80046aa:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80046ae:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80046b2:	f103 0308 	add.w	r3, r3, #8
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a9c      	ldr	r2, [pc, #624]	; (800492c <generate_waveforms+0xe3c>)
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	4413      	add	r3, r2
 80046be:	edd3 7a00 	vldr	s15, [r3]
 80046c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046c6:	4b96      	ldr	r3, [pc, #600]	; (8004920 <generate_waveforms+0xe30>)
 80046c8:	edd3 7a00 	vldr	s15, [r3]
 80046cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80046d0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80046d4:	f103 0308 	add.w	r3, r3, #8
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a95      	ldr	r2, [pc, #596]	; (8004930 <generate_waveforms+0xe40>)
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	4413      	add	r3, r2
 80046e0:	edd3 7a00 	vldr	s15, [r3]
 80046e4:	eddf 6a93 	vldr	s13, [pc, #588]	; 8004934 <generate_waveforms+0xe44>
 80046e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046f0:	eeb0 0a67 	vmov.f32	s0, s15
 80046f4:	f001 f96a 	bl	80059cc <gen_square_angle>
 80046f8:	eef0 7a40 	vmov.f32	s15, s0
 80046fc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004700:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004708:	edc7 7a00 	vstr	s15, [r7]
 800470c:	883b      	ldrh	r3, [r7, #0]
 800470e:	b29a      	uxth	r2, r3
 8004710:	4b89      	ldr	r3, [pc, #548]	; (8004938 <generate_waveforms+0xe48>)
 8004712:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_square_angle(theta_vco2 + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 8004716:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800471a:	f103 0308 	add.w	r3, r3, #8
 800471e:	681c      	ldr	r4, [r3, #0]
 8004720:	4b81      	ldr	r3, [pc, #516]	; (8004928 <generate_waveforms+0xe38>)
 8004722:	ed93 8a07 	vldr	s16, [r3, #28]
 8004726:	4b80      	ldr	r3, [pc, #512]	; (8004928 <generate_waveforms+0xe38>)
 8004728:	edd3 8a07 	vldr	s17, [r3, #28]
 800472c:	4b7e      	ldr	r3, [pc, #504]	; (8004928 <generate_waveforms+0xe38>)
 800472e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004732:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004736:	f103 0308 	add.w	r3, r3, #8
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a7b      	ldr	r2, [pc, #492]	; (800492c <generate_waveforms+0xe3c>)
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	edd3 7a00 	vldr	s15, [r3]
 8004746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800474a:	4b76      	ldr	r3, [pc, #472]	; (8004924 <generate_waveforms+0xe34>)
 800474c:	edd3 7a00 	vldr	s15, [r3]
 8004750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004754:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004758:	f103 0308 	add.w	r3, r3, #8
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a74      	ldr	r2, [pc, #464]	; (8004930 <generate_waveforms+0xe40>)
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	edd3 7a00 	vldr	s15, [r3]
 8004768:	eddf 6a72 	vldr	s13, [pc, #456]	; 8004934 <generate_waveforms+0xe44>
 800476c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004770:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004774:	eeb0 0a67 	vmov.f32	s0, s15
 8004778:	f001 f928 	bl	80059cc <gen_square_angle>
 800477c:	eef0 7a40 	vmov.f32	s15, s0
 8004780:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004784:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800478c:	edc7 7a00 	vstr	s15, [r7]
 8004790:	883b      	ldrh	r3, [r7, #0]
 8004792:	b29a      	uxth	r2, r3
 8004794:	4b69      	ldr	r3, [pc, #420]	; (800493c <generate_waveforms+0xe4c>)
 8004796:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 800479a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800479e:	f103 0308 	add.w	r3, r3, #8
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80047a8:	f102 0208 	add.w	r2, r2, #8
 80047ac:	6812      	ldr	r2, [r2, #0]
 80047ae:	4962      	ldr	r1, [pc, #392]	; (8004938 <generate_waveforms+0xe48>)
 80047b0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80047b4:	b291      	uxth	r1, r2
 80047b6:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80047ba:	f102 0208 	add.w	r2, r2, #8
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	485e      	ldr	r0, [pc, #376]	; (800493c <generate_waveforms+0xe4c>)
 80047c2:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80047c6:	b292      	uxth	r2, r2
 80047c8:	440a      	add	r2, r1
 80047ca:	b291      	uxth	r1, r2
 80047cc:	4a5a      	ldr	r2, [pc, #360]	; (8004938 <generate_waveforms+0xe48>)
 80047ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80047d2:	e07d      	b.n	80048d0 <generate_waveforms+0xde0>
			}
			else
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_square_angle(theta_vco + 0.3f * buffer_adsr_fm[i]);
 80047d4:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80047d8:	f103 0308 	add.w	r3, r3, #8
 80047dc:	681c      	ldr	r4, [r3, #0]
 80047de:	4b52      	ldr	r3, [pc, #328]	; (8004928 <generate_waveforms+0xe38>)
 80047e0:	ed93 8a06 	vldr	s16, [r3, #24]
 80047e4:	4b50      	ldr	r3, [pc, #320]	; (8004928 <generate_waveforms+0xe38>)
 80047e6:	edd3 8a06 	vldr	s17, [r3, #24]
 80047ea:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80047ee:	f103 0308 	add.w	r3, r3, #8
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a4e      	ldr	r2, [pc, #312]	; (8004930 <generate_waveforms+0xe40>)
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4413      	add	r3, r2
 80047fa:	edd3 7a00 	vldr	s15, [r3]
 80047fe:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8004934 <generate_waveforms+0xe44>
 8004802:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004806:	4b46      	ldr	r3, [pc, #280]	; (8004920 <generate_waveforms+0xe30>)
 8004808:	edd3 7a00 	vldr	s15, [r3]
 800480c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004810:	eeb0 0a67 	vmov.f32	s0, s15
 8004814:	f001 f8da 	bl	80059cc <gen_square_angle>
 8004818:	eef0 7a40 	vmov.f32	s15, s0
 800481c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004820:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004828:	edc7 7a00 	vstr	s15, [r7]
 800482c:	883b      	ldrh	r3, [r7, #0]
 800482e:	b29a      	uxth	r2, r3
 8004830:	4b41      	ldr	r3, [pc, #260]	; (8004938 <generate_waveforms+0xe48>)
 8004832:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_square_angle(theta_vco2 + 0.3f * buffer_adsr_fm[i]);
 8004836:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800483a:	f103 0308 	add.w	r3, r3, #8
 800483e:	681c      	ldr	r4, [r3, #0]
 8004840:	4b39      	ldr	r3, [pc, #228]	; (8004928 <generate_waveforms+0xe38>)
 8004842:	ed93 8a07 	vldr	s16, [r3, #28]
 8004846:	4b38      	ldr	r3, [pc, #224]	; (8004928 <generate_waveforms+0xe38>)
 8004848:	edd3 8a07 	vldr	s17, [r3, #28]
 800484c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004850:	f103 0308 	add.w	r3, r3, #8
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a36      	ldr	r2, [pc, #216]	; (8004930 <generate_waveforms+0xe40>)
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4413      	add	r3, r2
 800485c:	edd3 7a00 	vldr	s15, [r3]
 8004860:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004934 <generate_waveforms+0xe44>
 8004864:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004868:	4b2e      	ldr	r3, [pc, #184]	; (8004924 <generate_waveforms+0xe34>)
 800486a:	edd3 7a00 	vldr	s15, [r3]
 800486e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004872:	eeb0 0a67 	vmov.f32	s0, s15
 8004876:	f001 f8a9 	bl	80059cc <gen_square_angle>
 800487a:	eef0 7a40 	vmov.f32	s15, s0
 800487e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004882:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800488a:	edc7 7a00 	vstr	s15, [r7]
 800488e:	883b      	ldrh	r3, [r7, #0]
 8004890:	b29a      	uxth	r2, r3
 8004892:	4b2a      	ldr	r3, [pc, #168]	; (800493c <generate_waveforms+0xe4c>)
 8004894:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 8004898:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800489c:	f103 0308 	add.w	r3, r3, #8
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80048a6:	f102 0208 	add.w	r2, r2, #8
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	4922      	ldr	r1, [pc, #136]	; (8004938 <generate_waveforms+0xe48>)
 80048ae:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80048b2:	b291      	uxth	r1, r2
 80048b4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80048b8:	f102 0208 	add.w	r2, r2, #8
 80048bc:	6812      	ldr	r2, [r2, #0]
 80048be:	481f      	ldr	r0, [pc, #124]	; (800493c <generate_waveforms+0xe4c>)
 80048c0:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80048c4:	b292      	uxth	r2, r2
 80048c6:	440a      	add	r2, r1
 80048c8:	b291      	uxth	r1, r2
 80048ca:	4a1b      	ldr	r2, [pc, #108]	; (8004938 <generate_waveforms+0xe48>)
 80048cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// Square VCO
	else if(osc.vco_wav == square)
	{
		for(i = start; i < end; i++)
 80048d0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80048d4:	f103 0308 	add.w	r3, r3, #8
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	3301      	adds	r3, #1
 80048dc:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80048e0:	f102 0208 	add.w	r2, r2, #8
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	f107 0310 	add.w	r3, r7, #16
 80048ea:	3b0c      	subs	r3, #12
 80048ec:	881a      	ldrh	r2, [r3, #0]
 80048ee:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80048f2:	f103 0308 	add.w	r3, r3, #8
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	f63f aeab 	bhi.w	8004654 <generate_waveforms+0xb64>
 80048fe:	e2ea      	b.n	8004ed6 <generate_waveforms+0x13e6>
			}
		}
	}

	// Sawtooth VCO
	else if(osc.vco_wav == sawtooth)
 8004900:	4b09      	ldr	r3, [pc, #36]	; (8004928 <generate_waveforms+0xe38>)
 8004902:	8a1b      	ldrh	r3, [r3, #16]
 8004904:	2b03      	cmp	r3, #3
 8004906:	f040 8171 	bne.w	8004bec <generate_waveforms+0x10fc>
	{
		for(i = start; i < end; i++)
 800490a:	f107 0310 	add.w	r3, r7, #16
 800490e:	3b0a      	subs	r3, #10
 8004910:	881b      	ldrh	r3, [r3, #0]
 8004912:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004916:	f102 0208 	add.w	r2, r2, #8
 800491a:	6013      	str	r3, [r2, #0]
 800491c:	e159      	b.n	8004bd2 <generate_waveforms+0x10e2>
 800491e:	bf00      	nop
 8004920:	2000455c 	.word	0x2000455c
 8004924:	20004560 	.word	0x20004560
 8004928:	20000054 	.word	0x20000054
 800492c:	200011b8 	.word	0x200011b8
 8004930:	200031b8 	.word	0x200031b8
 8004934:	3e99999a 	.word	0x3e99999a
 8004938:	200001b8 	.word	0x200001b8
 800493c:	200009b8 	.word	0x200009b8
		{
			theta_vco = theta_vco + rads_per_sample_vco;
 8004940:	4bb2      	ldr	r3, [pc, #712]	; (8004c0c <generate_waveforms+0x111c>)
 8004942:	ed93 7a00 	vldr	s14, [r3]
 8004946:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800494a:	f103 0304 	add.w	r3, r3, #4
 800494e:	edd3 7a00 	vldr	s15, [r3]
 8004952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004956:	4bad      	ldr	r3, [pc, #692]	; (8004c0c <generate_waveforms+0x111c>)
 8004958:	edc3 7a00 	vstr	s15, [r3]
			theta_vco2 = theta_vco2 + rads_per_sample_vco2;
 800495c:	4bac      	ldr	r3, [pc, #688]	; (8004c10 <generate_waveforms+0x1120>)
 800495e:	ed93 7a00 	vldr	s14, [r3]
 8004962:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004966:	edd3 7a00 	vldr	s15, [r3]
 800496a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800496e:	4ba8      	ldr	r3, [pc, #672]	; (8004c10 <generate_waveforms+0x1120>)
 8004970:	edc3 7a00 	vstr	s15, [r3]
			if(osc.fm_mod == ON)
 8004974:	4ba7      	ldr	r3, [pc, #668]	; (8004c14 <generate_waveforms+0x1124>)
 8004976:	8adb      	ldrh	r3, [r3, #22]
 8004978:	2b01      	cmp	r3, #1
 800497a:	f040 80a1 	bne.w	8004ac0 <generate_waveforms+0xfd0>
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_sawtooth_angle(theta_vco + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 800497e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004982:	f103 0308 	add.w	r3, r3, #8
 8004986:	681c      	ldr	r4, [r3, #0]
 8004988:	4ba2      	ldr	r3, [pc, #648]	; (8004c14 <generate_waveforms+0x1124>)
 800498a:	ed93 8a06 	vldr	s16, [r3, #24]
 800498e:	4ba1      	ldr	r3, [pc, #644]	; (8004c14 <generate_waveforms+0x1124>)
 8004990:	edd3 8a06 	vldr	s17, [r3, #24]
 8004994:	4b9f      	ldr	r3, [pc, #636]	; (8004c14 <generate_waveforms+0x1124>)
 8004996:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800499a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800499e:	f103 0308 	add.w	r3, r3, #8
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a9c      	ldr	r2, [pc, #624]	; (8004c18 <generate_waveforms+0x1128>)
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	edd3 7a00 	vldr	s15, [r3]
 80049ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049b2:	4b96      	ldr	r3, [pc, #600]	; (8004c0c <generate_waveforms+0x111c>)
 80049b4:	edd3 7a00 	vldr	s15, [r3]
 80049b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049bc:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80049c0:	f103 0308 	add.w	r3, r3, #8
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a95      	ldr	r2, [pc, #596]	; (8004c1c <generate_waveforms+0x112c>)
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	edd3 7a00 	vldr	s15, [r3]
 80049d0:	eddf 6a93 	vldr	s13, [pc, #588]	; 8004c20 <generate_waveforms+0x1130>
 80049d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049dc:	eeb0 0a67 	vmov.f32	s0, s15
 80049e0:	f001 f81c 	bl	8005a1c <gen_sawtooth_angle>
 80049e4:	eef0 7a40 	vmov.f32	s15, s0
 80049e8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80049ec:	ee78 7a27 	vadd.f32	s15, s16, s15
 80049f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f4:	edc7 7a00 	vstr	s15, [r7]
 80049f8:	883b      	ldrh	r3, [r7, #0]
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	4b89      	ldr	r3, [pc, #548]	; (8004c24 <generate_waveforms+0x1134>)
 80049fe:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_sawtooth_angle(theta_vco2 + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 8004a02:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004a06:	f103 0308 	add.w	r3, r3, #8
 8004a0a:	681c      	ldr	r4, [r3, #0]
 8004a0c:	4b81      	ldr	r3, [pc, #516]	; (8004c14 <generate_waveforms+0x1124>)
 8004a0e:	ed93 8a07 	vldr	s16, [r3, #28]
 8004a12:	4b80      	ldr	r3, [pc, #512]	; (8004c14 <generate_waveforms+0x1124>)
 8004a14:	edd3 8a07 	vldr	s17, [r3, #28]
 8004a18:	4b7e      	ldr	r3, [pc, #504]	; (8004c14 <generate_waveforms+0x1124>)
 8004a1a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004a1e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004a22:	f103 0308 	add.w	r3, r3, #8
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a7b      	ldr	r2, [pc, #492]	; (8004c18 <generate_waveforms+0x1128>)
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4413      	add	r3, r2
 8004a2e:	edd3 7a00 	vldr	s15, [r3]
 8004a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a36:	4b76      	ldr	r3, [pc, #472]	; (8004c10 <generate_waveforms+0x1120>)
 8004a38:	edd3 7a00 	vldr	s15, [r3]
 8004a3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a40:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004a44:	f103 0308 	add.w	r3, r3, #8
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a74      	ldr	r2, [pc, #464]	; (8004c1c <generate_waveforms+0x112c>)
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	edd3 7a00 	vldr	s15, [r3]
 8004a54:	eddf 6a72 	vldr	s13, [pc, #456]	; 8004c20 <generate_waveforms+0x1130>
 8004a58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a60:	eeb0 0a67 	vmov.f32	s0, s15
 8004a64:	f000 ffda 	bl	8005a1c <gen_sawtooth_angle>
 8004a68:	eef0 7a40 	vmov.f32	s15, s0
 8004a6c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004a70:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a78:	edc7 7a00 	vstr	s15, [r7]
 8004a7c:	883b      	ldrh	r3, [r7, #0]
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	4b69      	ldr	r3, [pc, #420]	; (8004c28 <generate_waveforms+0x1138>)
 8004a82:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 8004a86:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004a8a:	f103 0308 	add.w	r3, r3, #8
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004a94:	f102 0208 	add.w	r2, r2, #8
 8004a98:	6812      	ldr	r2, [r2, #0]
 8004a9a:	4962      	ldr	r1, [pc, #392]	; (8004c24 <generate_waveforms+0x1134>)
 8004a9c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004aa0:	b291      	uxth	r1, r2
 8004aa2:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004aa6:	f102 0208 	add.w	r2, r2, #8
 8004aaa:	6812      	ldr	r2, [r2, #0]
 8004aac:	485e      	ldr	r0, [pc, #376]	; (8004c28 <generate_waveforms+0x1138>)
 8004aae:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8004ab2:	b292      	uxth	r2, r2
 8004ab4:	440a      	add	r2, r1
 8004ab6:	b291      	uxth	r1, r2
 8004ab8:	4a5a      	ldr	r2, [pc, #360]	; (8004c24 <generate_waveforms+0x1134>)
 8004aba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004abe:	e07d      	b.n	8004bbc <generate_waveforms+0x10cc>

			}
			else
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_sawtooth_angle(theta_vco + 0.3f * buffer_adsr_fm[i]);
 8004ac0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004ac4:	f103 0308 	add.w	r3, r3, #8
 8004ac8:	681c      	ldr	r4, [r3, #0]
 8004aca:	4b52      	ldr	r3, [pc, #328]	; (8004c14 <generate_waveforms+0x1124>)
 8004acc:	ed93 8a06 	vldr	s16, [r3, #24]
 8004ad0:	4b50      	ldr	r3, [pc, #320]	; (8004c14 <generate_waveforms+0x1124>)
 8004ad2:	edd3 8a06 	vldr	s17, [r3, #24]
 8004ad6:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004ada:	f103 0308 	add.w	r3, r3, #8
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a4e      	ldr	r2, [pc, #312]	; (8004c1c <generate_waveforms+0x112c>)
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	edd3 7a00 	vldr	s15, [r3]
 8004aea:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8004c20 <generate_waveforms+0x1130>
 8004aee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004af2:	4b46      	ldr	r3, [pc, #280]	; (8004c0c <generate_waveforms+0x111c>)
 8004af4:	edd3 7a00 	vldr	s15, [r3]
 8004af8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004afc:	eeb0 0a67 	vmov.f32	s0, s15
 8004b00:	f000 ff8c 	bl	8005a1c <gen_sawtooth_angle>
 8004b04:	eef0 7a40 	vmov.f32	s15, s0
 8004b08:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004b0c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004b10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b14:	edc7 7a00 	vstr	s15, [r7]
 8004b18:	883b      	ldrh	r3, [r7, #0]
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	4b41      	ldr	r3, [pc, #260]	; (8004c24 <generate_waveforms+0x1134>)
 8004b1e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_sawtooth_angle(theta_vco2 + 0.3f * buffer_adsr_fm[i]);
 8004b22:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004b26:	f103 0308 	add.w	r3, r3, #8
 8004b2a:	681c      	ldr	r4, [r3, #0]
 8004b2c:	4b39      	ldr	r3, [pc, #228]	; (8004c14 <generate_waveforms+0x1124>)
 8004b2e:	ed93 8a07 	vldr	s16, [r3, #28]
 8004b32:	4b38      	ldr	r3, [pc, #224]	; (8004c14 <generate_waveforms+0x1124>)
 8004b34:	edd3 8a07 	vldr	s17, [r3, #28]
 8004b38:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004b3c:	f103 0308 	add.w	r3, r3, #8
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a36      	ldr	r2, [pc, #216]	; (8004c1c <generate_waveforms+0x112c>)
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	4413      	add	r3, r2
 8004b48:	edd3 7a00 	vldr	s15, [r3]
 8004b4c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004c20 <generate_waveforms+0x1130>
 8004b50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b54:	4b2e      	ldr	r3, [pc, #184]	; (8004c10 <generate_waveforms+0x1120>)
 8004b56:	edd3 7a00 	vldr	s15, [r3]
 8004b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b62:	f000 ff5b 	bl	8005a1c <gen_sawtooth_angle>
 8004b66:	eef0 7a40 	vmov.f32	s15, s0
 8004b6a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004b6e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004b72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b76:	edc7 7a00 	vstr	s15, [r7]
 8004b7a:	883b      	ldrh	r3, [r7, #0]
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <generate_waveforms+0x1138>)
 8004b80:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 8004b84:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004b88:	f103 0308 	add.w	r3, r3, #8
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004b92:	f102 0208 	add.w	r2, r2, #8
 8004b96:	6812      	ldr	r2, [r2, #0]
 8004b98:	4922      	ldr	r1, [pc, #136]	; (8004c24 <generate_waveforms+0x1134>)
 8004b9a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004b9e:	b291      	uxth	r1, r2
 8004ba0:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004ba4:	f102 0208 	add.w	r2, r2, #8
 8004ba8:	6812      	ldr	r2, [r2, #0]
 8004baa:	481f      	ldr	r0, [pc, #124]	; (8004c28 <generate_waveforms+0x1138>)
 8004bac:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8004bb0:	b292      	uxth	r2, r2
 8004bb2:	440a      	add	r2, r1
 8004bb4:	b291      	uxth	r1, r2
 8004bb6:	4a1b      	ldr	r2, [pc, #108]	; (8004c24 <generate_waveforms+0x1134>)
 8004bb8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// Sawtooth VCO
	else if(osc.vco_wav == sawtooth)
	{
		for(i = start; i < end; i++)
 8004bbc:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004bc0:	f103 0308 	add.w	r3, r3, #8
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004bcc:	f102 0208 	add.w	r2, r2, #8
 8004bd0:	6013      	str	r3, [r2, #0]
 8004bd2:	f107 0310 	add.w	r3, r7, #16
 8004bd6:	3b0c      	subs	r3, #12
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004bde:	f103 0308 	add.w	r3, r3, #8
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	f63f aeab 	bhi.w	8004940 <generate_waveforms+0xe50>
 8004bea:	e174      	b.n	8004ed6 <generate_waveforms+0x13e6>
			}
		}
	}

	// Triangle VCO
	else if(osc.vco_wav == triangle)
 8004bec:	4b09      	ldr	r3, [pc, #36]	; (8004c14 <generate_waveforms+0x1124>)
 8004bee:	8a1b      	ldrh	r3, [r3, #16]
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	f040 8170 	bne.w	8004ed6 <generate_waveforms+0x13e6>
	{
		for(i = start; i < end; i++)
 8004bf6:	f107 0310 	add.w	r3, r7, #16
 8004bfa:	3b0a      	subs	r3, #10
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004c02:	f102 0208 	add.w	r2, r2, #8
 8004c06:	6013      	str	r3, [r2, #0]
 8004c08:	e159      	b.n	8004ebe <generate_waveforms+0x13ce>
 8004c0a:	bf00      	nop
 8004c0c:	2000455c 	.word	0x2000455c
 8004c10:	20004560 	.word	0x20004560
 8004c14:	20000054 	.word	0x20000054
 8004c18:	200011b8 	.word	0x200011b8
 8004c1c:	200031b8 	.word	0x200031b8
 8004c20:	3e99999a 	.word	0x3e99999a
 8004c24:	200001b8 	.word	0x200001b8
 8004c28:	200009b8 	.word	0x200009b8
		{
			theta_vco = theta_vco + rads_per_sample_vco;
 8004c2c:	4bb1      	ldr	r3, [pc, #708]	; (8004ef4 <generate_waveforms+0x1404>)
 8004c2e:	ed93 7a00 	vldr	s14, [r3]
 8004c32:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004c36:	f103 0304 	add.w	r3, r3, #4
 8004c3a:	edd3 7a00 	vldr	s15, [r3]
 8004c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c42:	4bac      	ldr	r3, [pc, #688]	; (8004ef4 <generate_waveforms+0x1404>)
 8004c44:	edc3 7a00 	vstr	s15, [r3]
			theta_vco2 = theta_vco2 + rads_per_sample_vco2;
 8004c48:	4bab      	ldr	r3, [pc, #684]	; (8004ef8 <generate_waveforms+0x1408>)
 8004c4a:	ed93 7a00 	vldr	s14, [r3]
 8004c4e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004c52:	edd3 7a00 	vldr	s15, [r3]
 8004c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c5a:	4ba7      	ldr	r3, [pc, #668]	; (8004ef8 <generate_waveforms+0x1408>)
 8004c5c:	edc3 7a00 	vstr	s15, [r3]
			if(osc.fm_mod == ON)
 8004c60:	4ba6      	ldr	r3, [pc, #664]	; (8004efc <generate_waveforms+0x140c>)
 8004c62:	8adb      	ldrh	r3, [r3, #22]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	f040 80a1 	bne.w	8004dac <generate_waveforms+0x12bc>
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_triangle_angle(theta_vco + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 8004c6a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004c6e:	f103 0308 	add.w	r3, r3, #8
 8004c72:	681c      	ldr	r4, [r3, #0]
 8004c74:	4ba1      	ldr	r3, [pc, #644]	; (8004efc <generate_waveforms+0x140c>)
 8004c76:	ed93 8a06 	vldr	s16, [r3, #24]
 8004c7a:	4ba0      	ldr	r3, [pc, #640]	; (8004efc <generate_waveforms+0x140c>)
 8004c7c:	edd3 8a06 	vldr	s17, [r3, #24]
 8004c80:	4b9e      	ldr	r3, [pc, #632]	; (8004efc <generate_waveforms+0x140c>)
 8004c82:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004c86:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004c8a:	f103 0308 	add.w	r3, r3, #8
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a9b      	ldr	r2, [pc, #620]	; (8004f00 <generate_waveforms+0x1410>)
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	edd3 7a00 	vldr	s15, [r3]
 8004c9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c9e:	4b95      	ldr	r3, [pc, #596]	; (8004ef4 <generate_waveforms+0x1404>)
 8004ca0:	edd3 7a00 	vldr	s15, [r3]
 8004ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ca8:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004cac:	f103 0308 	add.w	r3, r3, #8
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a94      	ldr	r2, [pc, #592]	; (8004f04 <generate_waveforms+0x1414>)
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	edd3 7a00 	vldr	s15, [r3]
 8004cbc:	eddf 6a92 	vldr	s13, [pc, #584]	; 8004f08 <generate_waveforms+0x1418>
 8004cc0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ccc:	f000 ff8e 	bl	8005bec <gen_triangle_angle>
 8004cd0:	eef0 7a40 	vmov.f32	s15, s0
 8004cd4:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004cd8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ce0:	edc7 7a00 	vstr	s15, [r7]
 8004ce4:	883b      	ldrh	r3, [r7, #0]
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	4b88      	ldr	r3, [pc, #544]	; (8004f0c <generate_waveforms+0x141c>)
 8004cea:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_triangle_angle(theta_vco2 + osc.lfo_amp_fm*buffer_lfo_float[i] + 0.3f * buffer_adsr_fm[i]);
 8004cee:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004cf2:	f103 0308 	add.w	r3, r3, #8
 8004cf6:	681c      	ldr	r4, [r3, #0]
 8004cf8:	4b80      	ldr	r3, [pc, #512]	; (8004efc <generate_waveforms+0x140c>)
 8004cfa:	ed93 8a07 	vldr	s16, [r3, #28]
 8004cfe:	4b7f      	ldr	r3, [pc, #508]	; (8004efc <generate_waveforms+0x140c>)
 8004d00:	edd3 8a07 	vldr	s17, [r3, #28]
 8004d04:	4b7d      	ldr	r3, [pc, #500]	; (8004efc <generate_waveforms+0x140c>)
 8004d06:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004d0a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004d0e:	f103 0308 	add.w	r3, r3, #8
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a7a      	ldr	r2, [pc, #488]	; (8004f00 <generate_waveforms+0x1410>)
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	edd3 7a00 	vldr	s15, [r3]
 8004d1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d22:	4b75      	ldr	r3, [pc, #468]	; (8004ef8 <generate_waveforms+0x1408>)
 8004d24:	edd3 7a00 	vldr	s15, [r3]
 8004d28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d2c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004d30:	f103 0308 	add.w	r3, r3, #8
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a73      	ldr	r2, [pc, #460]	; (8004f04 <generate_waveforms+0x1414>)
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4413      	add	r3, r2
 8004d3c:	edd3 7a00 	vldr	s15, [r3]
 8004d40:	eddf 6a71 	vldr	s13, [pc, #452]	; 8004f08 <generate_waveforms+0x1418>
 8004d44:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d50:	f000 ff4c 	bl	8005bec <gen_triangle_angle>
 8004d54:	eef0 7a40 	vmov.f32	s15, s0
 8004d58:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004d5c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004d60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d64:	edc7 7a00 	vstr	s15, [r7]
 8004d68:	883b      	ldrh	r3, [r7, #0]
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	4b68      	ldr	r3, [pc, #416]	; (8004f10 <generate_waveforms+0x1420>)
 8004d6e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 8004d72:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004d76:	f103 0308 	add.w	r3, r3, #8
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004d80:	f102 0208 	add.w	r2, r2, #8
 8004d84:	6812      	ldr	r2, [r2, #0]
 8004d86:	4961      	ldr	r1, [pc, #388]	; (8004f0c <generate_waveforms+0x141c>)
 8004d88:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004d8c:	b291      	uxth	r1, r2
 8004d8e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004d92:	f102 0208 	add.w	r2, r2, #8
 8004d96:	6812      	ldr	r2, [r2, #0]
 8004d98:	485d      	ldr	r0, [pc, #372]	; (8004f10 <generate_waveforms+0x1420>)
 8004d9a:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8004d9e:	b292      	uxth	r2, r2
 8004da0:	440a      	add	r2, r1
 8004da2:	b291      	uxth	r1, r2
 8004da4:	4a59      	ldr	r2, [pc, #356]	; (8004f0c <generate_waveforms+0x141c>)
 8004da6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004daa:	e07d      	b.n	8004ea8 <generate_waveforms+0x13b8>
			}
			else
			{
				buffer_output[i] = osc.vco_amp + osc.vco_amp*gen_triangle_angle(theta_vco + 0.3f * buffer_adsr_fm[i]);
 8004dac:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004db0:	f103 0308 	add.w	r3, r3, #8
 8004db4:	681c      	ldr	r4, [r3, #0]
 8004db6:	4b51      	ldr	r3, [pc, #324]	; (8004efc <generate_waveforms+0x140c>)
 8004db8:	ed93 8a06 	vldr	s16, [r3, #24]
 8004dbc:	4b4f      	ldr	r3, [pc, #316]	; (8004efc <generate_waveforms+0x140c>)
 8004dbe:	edd3 8a06 	vldr	s17, [r3, #24]
 8004dc2:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004dc6:	f103 0308 	add.w	r3, r3, #8
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a4d      	ldr	r2, [pc, #308]	; (8004f04 <generate_waveforms+0x1414>)
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4413      	add	r3, r2
 8004dd2:	edd3 7a00 	vldr	s15, [r3]
 8004dd6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004f08 <generate_waveforms+0x1418>
 8004dda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004dde:	4b45      	ldr	r3, [pc, #276]	; (8004ef4 <generate_waveforms+0x1404>)
 8004de0:	edd3 7a00 	vldr	s15, [r3]
 8004de4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004de8:	eeb0 0a67 	vmov.f32	s0, s15
 8004dec:	f000 fefe 	bl	8005bec <gen_triangle_angle>
 8004df0:	eef0 7a40 	vmov.f32	s15, s0
 8004df4:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004df8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e00:	edc7 7a00 	vstr	s15, [r7]
 8004e04:	883b      	ldrh	r3, [r7, #0]
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	4b40      	ldr	r3, [pc, #256]	; (8004f0c <generate_waveforms+0x141c>)
 8004e0a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output2[i] = osc.vco2_amp + osc.vco2_amp*gen_triangle_angle(theta_vco2 + 0.3f * buffer_adsr_fm[i]);
 8004e0e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004e12:	f103 0308 	add.w	r3, r3, #8
 8004e16:	681c      	ldr	r4, [r3, #0]
 8004e18:	4b38      	ldr	r3, [pc, #224]	; (8004efc <generate_waveforms+0x140c>)
 8004e1a:	ed93 8a07 	vldr	s16, [r3, #28]
 8004e1e:	4b37      	ldr	r3, [pc, #220]	; (8004efc <generate_waveforms+0x140c>)
 8004e20:	edd3 8a07 	vldr	s17, [r3, #28]
 8004e24:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004e28:	f103 0308 	add.w	r3, r3, #8
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a35      	ldr	r2, [pc, #212]	; (8004f04 <generate_waveforms+0x1414>)
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	edd3 7a00 	vldr	s15, [r3]
 8004e38:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8004f08 <generate_waveforms+0x1418>
 8004e3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e40:	4b2d      	ldr	r3, [pc, #180]	; (8004ef8 <generate_waveforms+0x1408>)
 8004e42:	edd3 7a00 	vldr	s15, [r3]
 8004e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8004e4e:	f000 fecd 	bl	8005bec <gen_triangle_angle>
 8004e52:	eef0 7a40 	vmov.f32	s15, s0
 8004e56:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004e5a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004e5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e62:	edc7 7a00 	vstr	s15, [r7]
 8004e66:	883b      	ldrh	r3, [r7, #0]
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	4b29      	ldr	r3, [pc, #164]	; (8004f10 <generate_waveforms+0x1420>)
 8004e6c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				buffer_output[i] = buffer_output[i] + buffer_output2[i];
 8004e70:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004e74:	f103 0308 	add.w	r3, r3, #8
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004e7e:	f102 0208 	add.w	r2, r2, #8
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	4921      	ldr	r1, [pc, #132]	; (8004f0c <generate_waveforms+0x141c>)
 8004e86:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004e8a:	b291      	uxth	r1, r2
 8004e8c:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004e90:	f102 0208 	add.w	r2, r2, #8
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	481e      	ldr	r0, [pc, #120]	; (8004f10 <generate_waveforms+0x1420>)
 8004e98:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8004e9c:	b292      	uxth	r2, r2
 8004e9e:	440a      	add	r2, r1
 8004ea0:	b291      	uxth	r1, r2
 8004ea2:	4a1a      	ldr	r2, [pc, #104]	; (8004f0c <generate_waveforms+0x141c>)
 8004ea4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// Triangle VCO
	else if(osc.vco_wav == triangle)
	{
		for(i = start; i < end; i++)
 8004ea8:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004eac:	f103 0308 	add.w	r3, r3, #8
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004eb8:	f102 0208 	add.w	r2, r2, #8
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	f107 0310 	add.w	r3, r7, #16
 8004ec2:	3b0c      	subs	r3, #12
 8004ec4:	881a      	ldrh	r2, [r3, #0]
 8004ec6:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004eca:	f103 0308 	add.w	r3, r3, #8
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	f63f aeab 	bhi.w	8004c2c <generate_waveforms+0x113c>
			}
		}
	}

	// AM Modulate VCO with LFO
	if(osc.am_mod == ON)
 8004ed6:	4b09      	ldr	r3, [pc, #36]	; (8004efc <generate_waveforms+0x140c>)
 8004ed8:	8a9b      	ldrh	r3, [r3, #20]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d161      	bne.n	8004fa2 <generate_waveforms+0x14b2>
	{
		for(i = start; i < end; i++)
 8004ede:	f107 0310 	add.w	r3, r7, #16
 8004ee2:	3b0a      	subs	r3, #10
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004eea:	f102 0208 	add.w	r2, r2, #8
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	e04c      	b.n	8004f8c <generate_waveforms+0x149c>
 8004ef2:	bf00      	nop
 8004ef4:	2000455c 	.word	0x2000455c
 8004ef8:	20004560 	.word	0x20004560
 8004efc:	20000054 	.word	0x20000054
 8004f00:	200011b8 	.word	0x200011b8
 8004f04:	200031b8 	.word	0x200031b8
 8004f08:	3e99999a 	.word	0x3e99999a
 8004f0c:	200001b8 	.word	0x200001b8
 8004f10:	200009b8 	.word	0x200009b8
		{
			buffer_output[i] = buffer_output[i]*(osc.lfo_amp_am + osc.lfo_amp_am*buffer_lfo_float[i]);
 8004f14:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004f18:	f103 0308 	add.w	r3, r3, #8
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004f22:	f102 0208 	add.w	r2, r2, #8
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	49c9      	ldr	r1, [pc, #804]	; (8005250 <generate_waveforms+0x1760>)
 8004f2a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004f2e:	b292      	uxth	r2, r2
 8004f30:	ee07 2a90 	vmov	s15, r2
 8004f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f38:	4ac6      	ldr	r2, [pc, #792]	; (8005254 <generate_waveforms+0x1764>)
 8004f3a:	edd2 6a09 	vldr	s13, [r2, #36]	; 0x24
 8004f3e:	4ac5      	ldr	r2, [pc, #788]	; (8005254 <generate_waveforms+0x1764>)
 8004f40:	ed92 6a09 	vldr	s12, [r2, #36]	; 0x24
 8004f44:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004f48:	f102 0208 	add.w	r2, r2, #8
 8004f4c:	6812      	ldr	r2, [r2, #0]
 8004f4e:	49c2      	ldr	r1, [pc, #776]	; (8005258 <generate_waveforms+0x1768>)
 8004f50:	0092      	lsls	r2, r2, #2
 8004f52:	440a      	add	r2, r1
 8004f54:	edd2 7a00 	vldr	s15, [r2]
 8004f58:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004f5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f68:	edc7 7a00 	vstr	s15, [r7]
 8004f6c:	883a      	ldrh	r2, [r7, #0]
 8004f6e:	b291      	uxth	r1, r2
 8004f70:	4ab7      	ldr	r2, [pc, #732]	; (8005250 <generate_waveforms+0x1760>)
 8004f72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// AM Modulate VCO with LFO
	if(osc.am_mod == ON)
	{
		for(i = start; i < end; i++)
 8004f76:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004f7a:	f103 0308 	add.w	r3, r3, #8
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3301      	adds	r3, #1
 8004f82:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004f86:	f102 0208 	add.w	r2, r2, #8
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	f107 0310 	add.w	r3, r7, #16
 8004f90:	3b0c      	subs	r3, #12
 8004f92:	881a      	ldrh	r2, [r3, #0]
 8004f94:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004f98:	f103 0308 	add.w	r3, r3, #8
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d8b8      	bhi.n	8004f14 <generate_waveforms+0x1424>
			buffer_output[i] = buffer_output[i]*(osc.lfo_amp_am + osc.lfo_amp_am*buffer_lfo_float[i]);
		}
	}

	// AM Modulate VCO with ADSR
	if(adsr_settings.am_mod == ON)
 8004fa2:	4bae      	ldr	r3, [pc, #696]	; (800525c <generate_waveforms+0x176c>)
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d146      	bne.n	800503a <generate_waveforms+0x154a>
	{
		for(i = start; i < end; i++)
 8004fac:	f107 0310 	add.w	r3, r7, #16
 8004fb0:	3b0a      	subs	r3, #10
 8004fb2:	881b      	ldrh	r3, [r3, #0]
 8004fb4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004fb8:	f102 0208 	add.w	r2, r2, #8
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	e031      	b.n	8005024 <generate_waveforms+0x1534>
		{
			buffer_output[i] = buffer_output[i]*buffer_adsr_am[i];
 8004fc0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8004fc4:	f103 0308 	add.w	r3, r3, #8
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004fce:	f102 0208 	add.w	r2, r2, #8
 8004fd2:	6812      	ldr	r2, [r2, #0]
 8004fd4:	499e      	ldr	r1, [pc, #632]	; (8005250 <generate_waveforms+0x1760>)
 8004fd6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004fda:	b292      	uxth	r2, r2
 8004fdc:	ee07 2a90 	vmov	s15, r2
 8004fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fe4:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8004fe8:	f102 0208 	add.w	r2, r2, #8
 8004fec:	6812      	ldr	r2, [r2, #0]
 8004fee:	499c      	ldr	r1, [pc, #624]	; (8005260 <generate_waveforms+0x1770>)
 8004ff0:	0092      	lsls	r2, r2, #2
 8004ff2:	440a      	add	r2, r1
 8004ff4:	edd2 7a00 	vldr	s15, [r2]
 8004ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005000:	edc7 7a00 	vstr	s15, [r7]
 8005004:	883a      	ldrh	r2, [r7, #0]
 8005006:	b291      	uxth	r1, r2
 8005008:	4a91      	ldr	r2, [pc, #580]	; (8005250 <generate_waveforms+0x1760>)
 800500a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// AM Modulate VCO with ADSR
	if(adsr_settings.am_mod == ON)
	{
		for(i = start; i < end; i++)
 800500e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005012:	f103 0308 	add.w	r3, r3, #8
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3301      	adds	r3, #1
 800501a:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 800501e:	f102 0208 	add.w	r2, r2, #8
 8005022:	6013      	str	r3, [r2, #0]
 8005024:	f107 0310 	add.w	r3, r7, #16
 8005028:	3b0c      	subs	r3, #12
 800502a:	881a      	ldrh	r2, [r3, #0]
 800502c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005030:	f103 0308 	add.w	r3, r3, #8
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	429a      	cmp	r2, r3
 8005038:	d8c2      	bhi.n	8004fc0 <generate_waveforms+0x14d0>
	}

	// --------------------------------------------
	// Try to filter with biquad.
	sf_biquad_state_st lowpass;
	sf_lowpass(&lowpass, 44100, 400.0f, 1.0f);
 800503a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800503e:	f103 0308 	add.w	r3, r3, #8
 8005042:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8005046:	ed9f 0a87 	vldr	s0, [pc, #540]	; 8005264 <generate_waveforms+0x1774>
 800504a:	f64a 4144 	movw	r1, #44100	; 0xac44
 800504e:	4618      	mov	r0, r3
 8005050:	f7fe f9de 	bl	8003410 <sf_lowpass>
	// Need input and output buffers of type sf_sample_st.
	sf_sample_st input[BUFF_LEN_HALF];
	sf_sample_st output[BUFF_LEN_HALF];

	// Convert buffer_output[i] into input (floats).
	for(i = start/2; i < (end/2) ; i++)
 8005054:	f107 0310 	add.w	r3, r7, #16
 8005058:	3b0a      	subs	r3, #10
 800505a:	881b      	ldrh	r3, [r3, #0]
 800505c:	085b      	lsrs	r3, r3, #1
 800505e:	b29b      	uxth	r3, r3
 8005060:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8005064:	f102 0208 	add.w	r2, r2, #8
 8005068:	6013      	str	r3, [r2, #0]
 800506a:	e044      	b.n	80050f6 <generate_waveforms+0x1606>
	{
		input[i].L = (float32_t) buffer_output[2*i];
 800506c:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005070:	f103 0308 	add.w	r3, r3, #8
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800507a:	f103 0308 	add.w	r3, r3, #8
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	4973      	ldr	r1, [pc, #460]	; (8005250 <generate_waveforms+0x1760>)
 8005084:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005088:	b29b      	uxth	r3, r3
 800508a:	ee07 3a90 	vmov	s15, r3
 800508e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005092:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8005096:	f103 0310 	add.w	r3, r3, #16
 800509a:	3b08      	subs	r3, #8
 800509c:	00d2      	lsls	r2, r2, #3
 800509e:	4413      	add	r3, r2
 80050a0:	edc3 7a00 	vstr	s15, [r3]
		input[i].R = (float32_t) buffer_output[2*i+1];
 80050a4:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80050a8:	f103 0308 	add.w	r3, r3, #8
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80050b2:	f103 0308 	add.w	r3, r3, #8
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	3301      	adds	r3, #1
 80050bc:	4964      	ldr	r1, [pc, #400]	; (8005250 <generate_waveforms+0x1760>)
 80050be:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	ee07 3a90 	vmov	s15, r3
 80050c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050cc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80050d0:	f103 0310 	add.w	r3, r3, #16
 80050d4:	3b08      	subs	r3, #8
 80050d6:	00d2      	lsls	r2, r2, #3
 80050d8:	4413      	add	r3, r2
 80050da:	3304      	adds	r3, #4
 80050dc:	edc3 7a00 	vstr	s15, [r3]
	// Need input and output buffers of type sf_sample_st.
	sf_sample_st input[BUFF_LEN_HALF];
	sf_sample_st output[BUFF_LEN_HALF];

	// Convert buffer_output[i] into input (floats).
	for(i = start/2; i < (end/2) ; i++)
 80050e0:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80050e4:	f103 0308 	add.w	r3, r3, #8
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3301      	adds	r3, #1
 80050ec:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80050f0:	f102 0208 	add.w	r2, r2, #8
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	f107 0310 	add.w	r3, r7, #16
 80050fa:	3b0c      	subs	r3, #12
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	b29b      	uxth	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005108:	f103 0308 	add.w	r3, r3, #8
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d8ac      	bhi.n	800506c <generate_waveforms+0x157c>
		input[i].L = (float32_t) buffer_output[2*i];
		input[i].R = (float32_t) buffer_output[2*i+1];
	}

	// This introduces glitches. (But it seems to be filtering.)
	sf_biquad_process(&lowpass, BUFF_LEN_HALF, input, output);
 8005112:	f107 0310 	add.w	r3, r7, #16
 8005116:	3b08      	subs	r3, #8
 8005118:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800511c:	f102 0210 	add.w	r2, r2, #16
 8005120:	3a08      	subs	r2, #8
 8005122:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 8005126:	f100 0008 	add.w	r0, r0, #8
 800512a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800512e:	f7fe f81b 	bl	8003168 <sf_biquad_process>

	// Convert output back into buffer_output[i] (ints).
	for(i = start/2; i < (end/2) ; i++)
 8005132:	f107 0310 	add.w	r3, r7, #16
 8005136:	3b0a      	subs	r3, #10
 8005138:	881b      	ldrh	r3, [r3, #0]
 800513a:	085b      	lsrs	r3, r3, #1
 800513c:	b29b      	uxth	r3, r3
 800513e:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 8005142:	f102 0208 	add.w	r2, r2, #8
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	e042      	b.n	80051d0 <generate_waveforms+0x16e0>
	{
		buffer_output[2*i] = (uint16_t) output[i].L;
 800514a:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800514e:	f103 0308 	add.w	r3, r3, #8
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	005a      	lsls	r2, r3, #1
 8005156:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 800515a:	f103 0308 	add.w	r3, r3, #8
 800515e:	6819      	ldr	r1, [r3, #0]
 8005160:	f107 0310 	add.w	r3, r7, #16
 8005164:	3b08      	subs	r3, #8
 8005166:	00c9      	lsls	r1, r1, #3
 8005168:	440b      	add	r3, r1
 800516a:	edd3 7a00 	vldr	s15, [r3]
 800516e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005172:	edc7 7a00 	vstr	s15, [r7]
 8005176:	883b      	ldrh	r3, [r7, #0]
 8005178:	b299      	uxth	r1, r3
 800517a:	4b35      	ldr	r3, [pc, #212]	; (8005250 <generate_waveforms+0x1760>)
 800517c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		buffer_output[2*i+1] = (uint16_t) output[i].R;
 8005180:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005184:	f103 0308 	add.w	r3, r3, #8
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8005192:	f103 0308 	add.w	r3, r3, #8
 8005196:	6819      	ldr	r1, [r3, #0]
 8005198:	f107 0310 	add.w	r3, r7, #16
 800519c:	3b08      	subs	r3, #8
 800519e:	00c9      	lsls	r1, r1, #3
 80051a0:	440b      	add	r3, r1
 80051a2:	3304      	adds	r3, #4
 80051a4:	edd3 7a00 	vldr	s15, [r3]
 80051a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051ac:	edc7 7a00 	vstr	s15, [r7]
 80051b0:	883b      	ldrh	r3, [r7, #0]
 80051b2:	b299      	uxth	r1, r3
 80051b4:	4b26      	ldr	r3, [pc, #152]	; (8005250 <generate_waveforms+0x1760>)
 80051b6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	// This introduces glitches. (But it seems to be filtering.)
	sf_biquad_process(&lowpass, BUFF_LEN_HALF, input, output);

	// Convert output back into buffer_output[i] (ints).
	for(i = start/2; i < (end/2) ; i++)
 80051ba:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80051be:	f103 0308 	add.w	r3, r3, #8
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3301      	adds	r3, #1
 80051c6:	f507 5201 	add.w	r2, r7, #8256	; 0x2040
 80051ca:	f102 0208 	add.w	r2, r2, #8
 80051ce:	6013      	str	r3, [r2, #0]
 80051d0:	f107 0310 	add.w	r3, r7, #16
 80051d4:	3b0c      	subs	r3, #12
 80051d6:	881b      	ldrh	r3, [r3, #0]
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	b29b      	uxth	r3, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 80051e2:	f103 0308 	add.w	r3, r3, #8
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d8ae      	bhi.n	800514a <generate_waveforms+0x165a>
		buffer_output[2*i+1] = (uint16_t) output[i].R;
	}
	// --------------------------------------------


	theta_vco = fast_fmod(theta_vco, TWO_PI);
 80051ec:	4b1e      	ldr	r3, [pc, #120]	; (8005268 <generate_waveforms+0x1778>)
 80051ee:	edd3 7a00 	vldr	s15, [r3]
 80051f2:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800526c <generate_waveforms+0x177c>
 80051f6:	eeb0 0a67 	vmov.f32	s0, s15
 80051fa:	f000 fdc1 	bl	8005d80 <fast_fmod>
 80051fe:	eef0 7a40 	vmov.f32	s15, s0
 8005202:	4b19      	ldr	r3, [pc, #100]	; (8005268 <generate_waveforms+0x1778>)
 8005204:	edc3 7a00 	vstr	s15, [r3]
	theta_vco2 = fast_fmod(theta_vco2, TWO_PI);
 8005208:	4b19      	ldr	r3, [pc, #100]	; (8005270 <generate_waveforms+0x1780>)
 800520a:	edd3 7a00 	vldr	s15, [r3]
 800520e:	eddf 0a17 	vldr	s1, [pc, #92]	; 800526c <generate_waveforms+0x177c>
 8005212:	eeb0 0a67 	vmov.f32	s0, s15
 8005216:	f000 fdb3 	bl	8005d80 <fast_fmod>
 800521a:	eef0 7a40 	vmov.f32	s15, s0
 800521e:	4b14      	ldr	r3, [pc, #80]	; (8005270 <generate_waveforms+0x1780>)
 8005220:	edc3 7a00 	vstr	s15, [r3]
	theta_lfo = fast_fmod(theta_lfo, TWO_PI);
 8005224:	4b13      	ldr	r3, [pc, #76]	; (8005274 <generate_waveforms+0x1784>)
 8005226:	edd3 7a00 	vldr	s15, [r3]
 800522a:	eddf 0a10 	vldr	s1, [pc, #64]	; 800526c <generate_waveforms+0x177c>
 800522e:	eeb0 0a67 	vmov.f32	s0, s15
 8005232:	f000 fda5 	bl	8005d80 <fast_fmod>
 8005236:	eef0 7a40 	vmov.f32	s15, s0
 800523a:	4b0e      	ldr	r3, [pc, #56]	; (8005274 <generate_waveforms+0x1784>)
 800523c:	edc3 7a00 	vstr	s15, [r3]
	// theta_adsr = fast_fmod(theta_adsr, TWO_PI);

	return;
 8005240:	bf00      	nop
}
 8005242:	f507 5701 	add.w	r7, r7, #8256	; 0x2040
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	ecbd 8b02 	vpop	{d8}
 800524e:	bd90      	pop	{r4, r7, pc}
 8005250:	200001b8 	.word	0x200001b8
 8005254:	20000054 	.word	0x20000054
 8005258:	200011b8 	.word	0x200011b8
 800525c:	2000461c 	.word	0x2000461c
 8005260:	200021b8 	.word	0x200021b8
 8005264:	43c80000 	.word	0x43c80000
 8005268:	2000455c 	.word	0x2000455c
 800526c:	40c90fdb 	.word	0x40c90fdb
 8005270:	20004560 	.word	0x20004560
 8005274:	20004564 	.word	0x20004564

08005278 <adsr>:


void adsr(uint16_t start, uint16_t end)
{
 8005278:	b590      	push	{r4, r7, lr}
 800527a:	ed2d 8b02 	vpush	{d8}
 800527e:	b08f      	sub	sp, #60	; 0x3c
 8005280:	af02      	add	r7, sp, #8
 8005282:	4603      	mov	r3, r0
 8005284:	460a      	mov	r2, r1
 8005286:	80fb      	strh	r3, [r7, #6]
 8005288:	4613      	mov	r3, r2
 800528a:	80bb      	strh	r3, [r7, #4]
	uint16_t i = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	// adsr_settings = adsr_03;
	adsr_settings.attack_len =  (ADCBuffer[4] & 0xfffc)*20;		// A5
 8005290:	4b95      	ldr	r3, [pc, #596]	; (80054e8 <adsr+0x270>)
 8005292:	891b      	ldrh	r3, [r3, #8]
 8005294:	b29b      	uxth	r3, r3
 8005296:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800529a:	401a      	ands	r2, r3
 800529c:	4613      	mov	r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4413      	add	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	461a      	mov	r2, r3
 80052a6:	4b91      	ldr	r3, [pc, #580]	; (80054ec <adsr+0x274>)
 80052a8:	609a      	str	r2, [r3, #8]
	adsr_settings.decay_len =   (ADCBuffer[9] & 0xfffc)*20;	// C1
 80052aa:	4b8f      	ldr	r3, [pc, #572]	; (80054e8 <adsr+0x270>)
 80052ac:	8a5b      	ldrh	r3, [r3, #18]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80052b4:	401a      	ands	r2, r3
 80052b6:	4613      	mov	r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4413      	add	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	461a      	mov	r2, r3
 80052c0:	4b8a      	ldr	r3, [pc, #552]	; (80054ec <adsr+0x274>)
 80052c2:	60da      	str	r2, [r3, #12]
	adsr_settings.sustain_len = (ADCBuffer[5] & 0xfffc)*20;	// A7
 80052c4:	4b88      	ldr	r3, [pc, #544]	; (80054e8 <adsr+0x270>)
 80052c6:	895b      	ldrh	r3, [r3, #10]
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80052ce:	401a      	ands	r2, r3
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	461a      	mov	r2, r3
 80052da:	4b84      	ldr	r3, [pc, #528]	; (80054ec <adsr+0x274>)
 80052dc:	611a      	str	r2, [r3, #16]
	adsr_settings.release_len = (ADCBuffer[6] & 0xfffc)*20;	// B0
 80052de:	4b82      	ldr	r3, [pc, #520]	; (80054e8 <adsr+0x270>)
 80052e0:	899b      	ldrh	r3, [r3, #12]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80052e8:	401a      	ands	r2, r3
 80052ea:	4613      	mov	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	461a      	mov	r2, r3
 80052f4:	4b7d      	ldr	r3, [pc, #500]	; (80054ec <adsr+0x274>)
 80052f6:	615a      	str	r2, [r3, #20]
	adsr_settings.blank_len =   (ADCBuffer[8] & 0xfffc)*20;		// C0
 80052f8:	4b7b      	ldr	r3, [pc, #492]	; (80054e8 <adsr+0x270>)
 80052fa:	8a1b      	ldrh	r3, [r3, #16]
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8005302:	401a      	ands	r2, r3
 8005304:	4613      	mov	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	461a      	mov	r2, r3
 800530e:	4b77      	ldr	r3, [pc, #476]	; (80054ec <adsr+0x274>)
 8005310:	619a      	str	r2, [r3, #24]
	volatile uint32_t samples_cycle_adsr = adsr_settings.attack_len + adsr_settings.decay_len + adsr_settings.sustain_len + adsr_settings.release_len + adsr_settings.blank_len;
 8005312:	4b76      	ldr	r3, [pc, #472]	; (80054ec <adsr+0x274>)
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	4b75      	ldr	r3, [pc, #468]	; (80054ec <adsr+0x274>)
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	441a      	add	r2, r3
 800531c:	4b73      	ldr	r3, [pc, #460]	; (80054ec <adsr+0x274>)
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	441a      	add	r2, r3
 8005322:	4b72      	ldr	r3, [pc, #456]	; (80054ec <adsr+0x274>)
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	441a      	add	r2, r3
 8005328:	4b70      	ldr	r3, [pc, #448]	; (80054ec <adsr+0x274>)
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	4413      	add	r3, r2
 800532e:	617b      	str	r3, [r7, #20]

	// C4
	uint16_t tempf = pseudo_log(ADCBuffer[11] & 0xfffc);
 8005330:	4b6d      	ldr	r3, [pc, #436]	; (80054e8 <adsr+0x270>)
 8005332:	8adb      	ldrh	r3, [r3, #22]
 8005334:	b29b      	uxth	r3, r3
 8005336:	f023 0303 	bic.w	r3, r3, #3
 800533a:	b29b      	uxth	r3, r3
 800533c:	4618      	mov	r0, r3
 800533e:	f000 fd67 	bl	8005e10 <pseudo_log>
 8005342:	4603      	mov	r3, r0
 8005344:	85bb      	strh	r3, [r7, #44]	; 0x2c
	adsr_settings.sustain_amp = moving_avg(mov_avg4, &mov_avg_sum4, mov_avg_index4, MOV_AVG_LENGTH_BUFFER, tempf);
 8005346:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <adsr+0x278>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	2320      	movs	r3, #32
 8005350:	4968      	ldr	r1, [pc, #416]	; (80054f4 <adsr+0x27c>)
 8005352:	4869      	ldr	r0, [pc, #420]	; (80054f8 <adsr+0x280>)
 8005354:	f000 fd38 	bl	8005dc8 <moving_avg>
 8005358:	ee07 0a90 	vmov	s15, r0
 800535c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005360:	4b62      	ldr	r3, [pc, #392]	; (80054ec <adsr+0x274>)
 8005362:	edc3 7a01 	vstr	s15, [r3, #4]
	mov_avg_index4++;
 8005366:	4b62      	ldr	r3, [pc, #392]	; (80054f0 <adsr+0x278>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	3301      	adds	r3, #1
 800536c:	4a60      	ldr	r2, [pc, #384]	; (80054f0 <adsr+0x278>)
 800536e:	6013      	str	r3, [r2, #0]
	if (mov_avg_index4 >= MOV_AVG_LENGTH_BUFFER)
 8005370:	4b5f      	ldr	r3, [pc, #380]	; (80054f0 <adsr+0x278>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b1f      	cmp	r3, #31
 8005376:	d902      	bls.n	800537e <adsr+0x106>
	{
		mov_avg_index4 = 0;
 8005378:	4b5d      	ldr	r3, [pc, #372]	; (80054f0 <adsr+0x278>)
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]
	}

	adsr_settings.sustain_amp = adsr_settings.sustain_amp/8000.0f;
 800537e:	4b5b      	ldr	r3, [pc, #364]	; (80054ec <adsr+0x274>)
 8005380:	ed93 7a01 	vldr	s14, [r3, #4]
 8005384:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80054fc <adsr+0x284>
 8005388:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800538c:	4b57      	ldr	r3, [pc, #348]	; (80054ec <adsr+0x274>)
 800538e:	edc3 7a01 	vstr	s15, [r3, #4]
	// adsr_settings.sustain_amp = pseudo_log(adsr_settings.sustain_amp, ???);

	// Calculate ADSR boundaries.
	uint32_t decay_start = adsr_settings.attack_len;
 8005392:	4b56      	ldr	r3, [pc, #344]	; (80054ec <adsr+0x274>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t sustain_start = decay_start + adsr_settings.decay_len;
 8005398:	4b54      	ldr	r3, [pc, #336]	; (80054ec <adsr+0x274>)
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539e:	4413      	add	r3, r2
 80053a0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t release_start = sustain_start + adsr_settings.sustain_len;
 80053a2:	4b52      	ldr	r3, [pc, #328]	; (80054ec <adsr+0x274>)
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	4413      	add	r3, r2
 80053aa:	623b      	str	r3, [r7, #32]
	uint32_t blank_start = release_start + adsr_settings.release_len;
 80053ac:	4b4f      	ldr	r3, [pc, #316]	; (80054ec <adsr+0x274>)
 80053ae:	695a      	ldr	r2, [r3, #20]
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	4413      	add	r3, r2
 80053b4:	61fb      	str	r3, [r7, #28]
	uint32_t blank_end = blank_start + adsr_settings.blank_len;
 80053b6:	4b4d      	ldr	r3, [pc, #308]	; (80054ec <adsr+0x274>)
 80053b8:	699a      	ldr	r2, [r3, #24]
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	4413      	add	r3, r2
 80053be:	61bb      	str	r3, [r7, #24]


	volatile float32_t angle_attack = PI/adsr_settings.attack_len;
 80053c0:	4b4a      	ldr	r3, [pc, #296]	; (80054ec <adsr+0x274>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	ee07 3a90 	vmov	s15, r3
 80053c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053cc:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8005500 <adsr+0x288>
 80053d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053d4:	edc7 7a04 	vstr	s15, [r7, #16]
	volatile float32_t angle_decay = PI/adsr_settings.decay_len;
 80053d8:	4b44      	ldr	r3, [pc, #272]	; (80054ec <adsr+0x274>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	ee07 3a90 	vmov	s15, r3
 80053e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053e4:	eddf 6a46 	vldr	s13, [pc, #280]	; 8005500 <adsr+0x288>
 80053e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053ec:	edc7 7a03 	vstr	s15, [r7, #12]
	volatile float32_t angle_release = PI/adsr_settings.release_len;
 80053f0:	4b3e      	ldr	r3, [pc, #248]	; (80054ec <adsr+0x274>)
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	ee07 3a90 	vmov	s15, r3
 80053f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053fc:	eddf 6a40 	vldr	s13, [pc, #256]	; 8005500 <adsr+0x288>
 8005400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005404:	edc7 7a02 	vstr	s15, [r7, #8]

	// Clear out adsr buffers if we're not using them.  Otherwise, they might still get used.
	if(adsr_settings.am_mod == OFF)
 8005408:	4b38      	ldr	r3, [pc, #224]	; (80054ec <adsr+0x274>)
 800540a:	881b      	ldrh	r3, [r3, #0]
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d110      	bne.n	8005434 <adsr+0x1bc>
	{
		for(i = start; i < end; i++)
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005416:	e009      	b.n	800542c <adsr+0x1b4>
		{
			buffer_adsr_am[i] = 0.0f;
 8005418:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800541a:	4a3a      	ldr	r2, [pc, #232]	; (8005504 <adsr+0x28c>)
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	601a      	str	r2, [r3, #0]
	volatile float32_t angle_release = PI/adsr_settings.release_len;

	// Clear out adsr buffers if we're not using them.  Otherwise, they might still get used.
	if(adsr_settings.am_mod == OFF)
	{
		for(i = start; i < end; i++)
 8005426:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005428:	3301      	adds	r3, #1
 800542a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800542c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800542e:	88bb      	ldrh	r3, [r7, #4]
 8005430:	429a      	cmp	r2, r3
 8005432:	d3f1      	bcc.n	8005418 <adsr+0x1a0>
		{
			buffer_adsr_am[i] = 0.0f;
		}
	}

	if(adsr_settings.fm_mod == OFF)
 8005434:	4b2d      	ldr	r3, [pc, #180]	; (80054ec <adsr+0x274>)
 8005436:	885b      	ldrh	r3, [r3, #2]
 8005438:	b29b      	uxth	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d110      	bne.n	8005460 <adsr+0x1e8>
	{
		for(i = start; i < end; i++)
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005442:	e009      	b.n	8005458 <adsr+0x1e0>
		{
			buffer_adsr_fm[i] = 0.0f;
 8005444:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005446:	4a30      	ldr	r2, [pc, #192]	; (8005508 <adsr+0x290>)
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	601a      	str	r2, [r3, #0]
		}
	}

	if(adsr_settings.fm_mod == OFF)
	{
		for(i = start; i < end; i++)
 8005452:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005454:	3301      	adds	r3, #1
 8005456:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005458:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800545a:	88bb      	ldrh	r3, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	d3f1      	bcc.n	8005444 <adsr+0x1cc>
	}

	// Generic ADSR envelope.  Always generate this envelope, even if no AM mod of ADSR.
	// The waveform contains 5 segments (asdr + a blank space)
	// if(adsr_settings.am_mod == ON || adsr_settings.fm_mod == ON)
	if(adsr_settings.am_mod == ON || adsr_settings.fm_mod == ON)
 8005460:	4b22      	ldr	r3, [pc, #136]	; (80054ec <adsr+0x274>)
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	b29b      	uxth	r3, r3
 8005466:	2b01      	cmp	r3, #1
 8005468:	d005      	beq.n	8005476 <adsr+0x1fe>
 800546a:	4b20      	ldr	r3, [pc, #128]	; (80054ec <adsr+0x274>)
 800546c:	885b      	ldrh	r3, [r3, #2]
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	f040 80f8 	bne.w	8005666 <adsr+0x3ee>
	{
		for(i = start; i < end; i++)
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800547a:	e0ef      	b.n	800565c <adsr+0x3e4>
		{
			// First part tells us sample number into the adsr cycle: (sample_count+(i-start))%sample_cycle_adsr
			if( (sample_count_adsr+(i-start))%samples_cycle_adsr < decay_start)
 800547c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800547e:	88fb      	ldrh	r3, [r7, #6]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	461a      	mov	r2, r3
 8005484:	4b21      	ldr	r3, [pc, #132]	; (800550c <adsr+0x294>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4413      	add	r3, r2
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005490:	fb02 f201 	mul.w	r2, r2, r1
 8005494:	1a9a      	subs	r2, r3, r2
 8005496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005498:	429a      	cmp	r2, r3
 800549a:	d239      	bcs.n	8005510 <adsr+0x298>
			{
				// Attack
				// Sine, FM --> Try 1.0
				// Square, FM --> Use 0.4
				// Triangle, FM ---> Try 2.0
				buffer_adsr_am[i] = 1.0f + 1.0f * gen_sawtooth_angle( (sample_count_adsr+(i-start)) % samples_cycle_adsr * angle_attack);
 800549c:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 800549e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80054a0:	88fb      	ldrh	r3, [r7, #6]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	461a      	mov	r2, r3
 80054a6:	4b19      	ldr	r3, [pc, #100]	; (800550c <adsr+0x294>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4413      	add	r3, r2
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80054b2:	fb02 f201 	mul.w	r2, r2, r1
 80054b6:	1a9b      	subs	r3, r3, r2
 80054b8:	ee07 3a90 	vmov	s15, r3
 80054bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80054c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80054c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c8:	eeb0 0a67 	vmov.f32	s0, s15
 80054cc:	f000 faa6 	bl	8005a1c <gen_sawtooth_angle>
 80054d0:	eeb0 7a40 	vmov.f32	s14, s0
 80054d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80054d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054dc:	4a09      	ldr	r2, [pc, #36]	; (8005504 <adsr+0x28c>)
 80054de:	00a3      	lsls	r3, r4, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	edc3 7a00 	vstr	s15, [r3]
 80054e6:	e0b6      	b.n	8005656 <adsr+0x3de>
 80054e8:	200045ec 	.word	0x200045ec
 80054ec:	2000461c 	.word	0x2000461c
 80054f0:	200043c8 	.word	0x200043c8
 80054f4:	20004614 	.word	0x20004614
 80054f8:	20004348 	.word	0x20004348
 80054fc:	45fa0000 	.word	0x45fa0000
 8005500:	40490fdb 	.word	0x40490fdb
 8005504:	200021b8 	.word	0x200021b8
 8005508:	200031b8 	.word	0x200031b8
 800550c:	200041b8 	.word	0x200041b8
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < sustain_start)
 8005510:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	461a      	mov	r2, r3
 8005518:	4b9e      	ldr	r3, [pc, #632]	; (8005794 <adsr+0x51c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4413      	add	r3, r2
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	fbb3 f1f2 	udiv	r1, r3, r2
 8005524:	fb02 f201 	mul.w	r2, r2, r1
 8005528:	1a9a      	subs	r2, r3, r2
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	429a      	cmp	r2, r3
 800552e:	d22a      	bcs.n	8005586 <adsr+0x30e>
			{
				// Decay
				buffer_adsr_am[i] = 1.0f * gen_rampdown_angle2( (sample_count_adsr+(i-start-decay_start)) % samples_cycle_adsr * angle_decay, adsr_settings.sustain_amp, 1.0);
 8005530:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8005532:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005534:	88fb      	ldrh	r3, [r7, #6]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	461a      	mov	r2, r3
 800553a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553c:	1ad2      	subs	r2, r2, r3
 800553e:	4b95      	ldr	r3, [pc, #596]	; (8005794 <adsr+0x51c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4413      	add	r3, r2
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	fbb3 f1f2 	udiv	r1, r3, r2
 800554a:	fb02 f201 	mul.w	r2, r2, r1
 800554e:	1a9b      	subs	r3, r3, r2
 8005550:	ee07 3a90 	vmov	s15, r3
 8005554:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005558:	edd7 7a03 	vldr	s15, [r7, #12]
 800555c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005560:	4b8d      	ldr	r3, [pc, #564]	; (8005798 <adsr+0x520>)
 8005562:	ed93 7a01 	vldr	s14, [r3, #4]
 8005566:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800556a:	eef0 0a47 	vmov.f32	s1, s14
 800556e:	eeb0 0a67 	vmov.f32	s0, s15
 8005572:	f000 faf1 	bl	8005b58 <gen_rampdown_angle2>
 8005576:	eef0 7a40 	vmov.f32	s15, s0
 800557a:	4a88      	ldr	r2, [pc, #544]	; (800579c <adsr+0x524>)
 800557c:	00a3      	lsls	r3, r4, #2
 800557e:	4413      	add	r3, r2
 8005580:	edc3 7a00 	vstr	s15, [r3]
 8005584:	e067      	b.n	8005656 <adsr+0x3de>
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < release_start)
 8005586:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	461a      	mov	r2, r3
 800558e:	4b81      	ldr	r3, [pc, #516]	; (8005794 <adsr+0x51c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4413      	add	r3, r2
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	fbb3 f1f2 	udiv	r1, r3, r2
 800559a:	fb02 f201 	mul.w	r2, r2, r1
 800559e:	1a9a      	subs	r2, r3, r2
 80055a0:	6a3b      	ldr	r3, [r7, #32]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d207      	bcs.n	80055b6 <adsr+0x33e>
			{
				// Sustain
				buffer_adsr_am[i] = adsr_settings.sustain_amp;
 80055a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80055a8:	4a7b      	ldr	r2, [pc, #492]	; (8005798 <adsr+0x520>)
 80055aa:	6852      	ldr	r2, [r2, #4]
 80055ac:	497b      	ldr	r1, [pc, #492]	; (800579c <adsr+0x524>)
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	e04f      	b.n	8005656 <adsr+0x3de>
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < blank_start)
 80055b6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80055b8:	88fb      	ldrh	r3, [r7, #6]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	461a      	mov	r2, r3
 80055be:	4b75      	ldr	r3, [pc, #468]	; (8005794 <adsr+0x51c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4413      	add	r3, r2
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80055ca:	fb02 f201 	mul.w	r2, r2, r1
 80055ce:	1a9a      	subs	r2, r3, r2
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d228      	bcs.n	8005628 <adsr+0x3b0>
			{
				// Release
				buffer_adsr_am[i] = adsr_settings.sustain_amp * gen_rampdown_angle( (sample_count_adsr+(i-start-release_start)) % samples_cycle_adsr * angle_release);
 80055d6:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 80055d8:	4b6f      	ldr	r3, [pc, #444]	; (8005798 <adsr+0x520>)
 80055da:	ed93 8a01 	vldr	s16, [r3, #4]
 80055de:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80055e0:	88fb      	ldrh	r3, [r7, #6]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	461a      	mov	r2, r3
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	1ad2      	subs	r2, r2, r3
 80055ea:	4b6a      	ldr	r3, [pc, #424]	; (8005794 <adsr+0x51c>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4413      	add	r3, r2
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80055f6:	fb02 f201 	mul.w	r2, r2, r1
 80055fa:	1a9b      	subs	r3, r3, r2
 80055fc:	ee07 3a90 	vmov	s15, r3
 8005600:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005604:	edd7 7a02 	vldr	s15, [r7, #8]
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	eeb0 0a67 	vmov.f32	s0, s15
 8005610:	f000 fa72 	bl	8005af8 <gen_rampdown_angle>
 8005614:	eef0 7a40 	vmov.f32	s15, s0
 8005618:	ee68 7a27 	vmul.f32	s15, s16, s15
 800561c:	4a5f      	ldr	r2, [pc, #380]	; (800579c <adsr+0x524>)
 800561e:	00a3      	lsls	r3, r4, #2
 8005620:	4413      	add	r3, r2
 8005622:	edc3 7a00 	vstr	s15, [r3]
 8005626:	e016      	b.n	8005656 <adsr+0x3de>

			}
			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < blank_end)
 8005628:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800562a:	88fb      	ldrh	r3, [r7, #6]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	461a      	mov	r2, r3
 8005630:	4b58      	ldr	r3, [pc, #352]	; (8005794 <adsr+0x51c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4413      	add	r3, r2
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	fbb3 f1f2 	udiv	r1, r3, r2
 800563c:	fb02 f201 	mul.w	r2, r2, r1
 8005640:	1a9a      	subs	r2, r3, r2
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	429a      	cmp	r2, r3
 8005646:	d206      	bcs.n	8005656 <adsr+0x3de>
			{
				// Blank
				buffer_adsr_am[i] = 0;
 8005648:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800564a:	4a54      	ldr	r2, [pc, #336]	; (800579c <adsr+0x524>)
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	4413      	add	r3, r2
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
	// Generic ADSR envelope.  Always generate this envelope, even if no AM mod of ADSR.
	// The waveform contains 5 segments (asdr + a blank space)
	// if(adsr_settings.am_mod == ON || adsr_settings.fm_mod == ON)
	if(adsr_settings.am_mod == ON || adsr_settings.fm_mod == ON)
	{
		for(i = start; i < end; i++)
 8005656:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005658:	3301      	adds	r3, #1
 800565a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800565c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800565e:	88bb      	ldrh	r3, [r7, #4]
 8005660:	429a      	cmp	r2, r3
 8005662:	f4ff af0b 	bcc.w	800547c <adsr+0x204>

	/*
	 * ADSR frequency envelope.
	 * Uses the ADSR amplitude envelope and integrates each of the shapes.
	 */
	if(adsr_settings.fm_mod == ON)
 8005666:	4b4c      	ldr	r3, [pc, #304]	; (8005798 <adsr+0x520>)
 8005668:	885b      	ldrh	r3, [r3, #2]
 800566a:	b29b      	uxth	r3, r3
 800566c:	2b01      	cmp	r3, #1
 800566e:	f040 818c 	bne.w	800598a <adsr+0x712>
	{
		for(i = start; i < end; i++)
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005676:	e183      	b.n	8005980 <adsr+0x708>
		{
			// First part tells us sample number into the adsr cycle: (sample_count+(i-start))%sample_cycle_adsr
			if( (sample_count_adsr+(i-start))%samples_cycle_adsr < decay_start)
 8005678:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800567a:	88fb      	ldrh	r3, [r7, #6]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	461a      	mov	r2, r3
 8005680:	4b44      	ldr	r3, [pc, #272]	; (8005794 <adsr+0x51c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4413      	add	r3, r2
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	fbb3 f1f2 	udiv	r1, r3, r2
 800568c:	fb02 f201 	mul.w	r2, r2, r1
 8005690:	1a9a      	subs	r2, r3, r2
 8005692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005694:	429a      	cmp	r2, r3
 8005696:	d236      	bcs.n	8005706 <adsr+0x48e>
			{
				// Attack
				buffer_adsr_fm[i] = buffer_adsr_am[i];
 8005698:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800569a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800569c:	493f      	ldr	r1, [pc, #252]	; (800579c <adsr+0x524>)
 800569e:	0092      	lsls	r2, r2, #2
 80056a0:	440a      	add	r2, r1
 80056a2:	6812      	ldr	r2, [r2, #0]
 80056a4:	493e      	ldr	r1, [pc, #248]	; (80057a0 <adsr+0x528>)
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	601a      	str	r2, [r3, #0]
				if(i > 0)
 80056ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d015      	beq.n	80056de <adsr+0x466>
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[i-1];
 80056b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80056b6:	493a      	ldr	r1, [pc, #232]	; (80057a0 <adsr+0x528>)
 80056b8:	0092      	lsls	r2, r2, #2
 80056ba:	440a      	add	r2, r1
 80056bc:	ed92 7a00 	vldr	s14, [r2]
 80056c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80056c2:	3a01      	subs	r2, #1
 80056c4:	4936      	ldr	r1, [pc, #216]	; (80057a0 <adsr+0x528>)
 80056c6:	0092      	lsls	r2, r2, #2
 80056c8:	440a      	add	r2, r1
 80056ca:	edd2 7a00 	vldr	s15, [r2]
 80056ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056d2:	4a33      	ldr	r2, [pc, #204]	; (80057a0 <adsr+0x528>)
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	edc3 7a00 	vstr	s15, [r3]
 80056dc:	e14d      	b.n	800597a <adsr+0x702>
				}
				else
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[LENGTH_BUFFER-1];
 80056de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80056e2:	492f      	ldr	r1, [pc, #188]	; (80057a0 <adsr+0x528>)
 80056e4:	0092      	lsls	r2, r2, #2
 80056e6:	440a      	add	r2, r1
 80056e8:	ed92 7a00 	vldr	s14, [r2]
 80056ec:	4a2c      	ldr	r2, [pc, #176]	; (80057a0 <adsr+0x528>)
 80056ee:	f602 72fc 	addw	r2, r2, #4092	; 0xffc
 80056f2:	edd2 7a00 	vldr	s15, [r2]
 80056f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056fa:	4a29      	ldr	r2, [pc, #164]	; (80057a0 <adsr+0x528>)
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	4413      	add	r3, r2
 8005700:	edc3 7a00 	vstr	s15, [r3]
 8005704:	e139      	b.n	800597a <adsr+0x702>
				}
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < sustain_start)
 8005706:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005708:	88fb      	ldrh	r3, [r7, #6]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	461a      	mov	r2, r3
 800570e:	4b21      	ldr	r3, [pc, #132]	; (8005794 <adsr+0x51c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4413      	add	r3, r2
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	fbb3 f1f2 	udiv	r1, r3, r2
 800571a:	fb02 f201 	mul.w	r2, r2, r1
 800571e:	1a9a      	subs	r2, r3, r2
 8005720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005722:	429a      	cmp	r2, r3
 8005724:	d23e      	bcs.n	80057a4 <adsr+0x52c>
			{
				// Decay
				buffer_adsr_fm[i] = buffer_adsr_am[i];
 8005726:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005728:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800572a:	491c      	ldr	r1, [pc, #112]	; (800579c <adsr+0x524>)
 800572c:	0092      	lsls	r2, r2, #2
 800572e:	440a      	add	r2, r1
 8005730:	6812      	ldr	r2, [r2, #0]
 8005732:	491b      	ldr	r1, [pc, #108]	; (80057a0 <adsr+0x528>)
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	440b      	add	r3, r1
 8005738:	601a      	str	r2, [r3, #0]
				if(i > 0)
 800573a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800573c:	2b00      	cmp	r3, #0
 800573e:	d015      	beq.n	800576c <adsr+0x4f4>
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[i-1];
 8005740:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005742:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005744:	4916      	ldr	r1, [pc, #88]	; (80057a0 <adsr+0x528>)
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	440a      	add	r2, r1
 800574a:	ed92 7a00 	vldr	s14, [r2]
 800574e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005750:	3a01      	subs	r2, #1
 8005752:	4913      	ldr	r1, [pc, #76]	; (80057a0 <adsr+0x528>)
 8005754:	0092      	lsls	r2, r2, #2
 8005756:	440a      	add	r2, r1
 8005758:	edd2 7a00 	vldr	s15, [r2]
 800575c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005760:	4a0f      	ldr	r2, [pc, #60]	; (80057a0 <adsr+0x528>)
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	4413      	add	r3, r2
 8005766:	edc3 7a00 	vstr	s15, [r3]
 800576a:	e106      	b.n	800597a <adsr+0x702>
				}
				else
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[LENGTH_BUFFER-1];
 800576c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800576e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005770:	490b      	ldr	r1, [pc, #44]	; (80057a0 <adsr+0x528>)
 8005772:	0092      	lsls	r2, r2, #2
 8005774:	440a      	add	r2, r1
 8005776:	ed92 7a00 	vldr	s14, [r2]
 800577a:	4a09      	ldr	r2, [pc, #36]	; (80057a0 <adsr+0x528>)
 800577c:	f602 72fc 	addw	r2, r2, #4092	; 0xffc
 8005780:	edd2 7a00 	vldr	s15, [r2]
 8005784:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005788:	4a05      	ldr	r2, [pc, #20]	; (80057a0 <adsr+0x528>)
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	edc3 7a00 	vstr	s15, [r3]
 8005792:	e0f2      	b.n	800597a <adsr+0x702>
 8005794:	200041b8 	.word	0x200041b8
 8005798:	2000461c 	.word	0x2000461c
 800579c:	200021b8 	.word	0x200021b8
 80057a0:	200031b8 	.word	0x200031b8
				}
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < release_start)
 80057a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80057a6:	88fb      	ldrh	r3, [r7, #6]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	461a      	mov	r2, r3
 80057ac:	4b83      	ldr	r3, [pc, #524]	; (80059bc <adsr+0x744>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4413      	add	r3, r2
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80057b8:	fb02 f201 	mul.w	r2, r2, r1
 80057bc:	1a9a      	subs	r2, r3, r2
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d27c      	bcs.n	80058be <adsr+0x646>
			{
				// Sustain
				// DO this only once--get last delta from previous section.
				if( (sample_count_adsr+(i-start))%samples_cycle_adsr == sustain_start)
 80057c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80057c6:	88fb      	ldrh	r3, [r7, #6]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	4b7b      	ldr	r3, [pc, #492]	; (80059bc <adsr+0x744>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4413      	add	r3, r2
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80057d8:	fb02 f201 	mul.w	r2, r2, r1
 80057dc:	1a9a      	subs	r2, r3, r2
 80057de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d145      	bne.n	8005870 <adsr+0x5f8>
				{
					if(i > 1)
 80057e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d913      	bls.n	8005812 <adsr+0x59a>
					{
						delta = buffer_adsr_fm[i-1] - buffer_adsr_fm[i-2];
 80057ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80057ec:	3b01      	subs	r3, #1
 80057ee:	4a74      	ldr	r2, [pc, #464]	; (80059c0 <adsr+0x748>)
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	ed93 7a00 	vldr	s14, [r3]
 80057f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80057fa:	3b02      	subs	r3, #2
 80057fc:	4a70      	ldr	r2, [pc, #448]	; (80059c0 <adsr+0x748>)
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	edd3 7a00 	vldr	s15, [r3]
 8005806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800580a:	4b6e      	ldr	r3, [pc, #440]	; (80059c4 <adsr+0x74c>)
 800580c:	edc3 7a00 	vstr	s15, [r3]
 8005810:	e026      	b.n	8005860 <adsr+0x5e8>
					}
					else if(i == 0)
 8005812:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10f      	bne.n	8005838 <adsr+0x5c0>
					{
						delta = buffer_adsr_fm[LENGTH_BUFFER-1] - buffer_adsr_fm[LENGTH_BUFFER-2];
 8005818:	4b69      	ldr	r3, [pc, #420]	; (80059c0 <adsr+0x748>)
 800581a:	f603 73fc 	addw	r3, r3, #4092	; 0xffc
 800581e:	ed93 7a00 	vldr	s14, [r3]
 8005822:	4b67      	ldr	r3, [pc, #412]	; (80059c0 <adsr+0x748>)
 8005824:	f603 73f8 	addw	r3, r3, #4088	; 0xff8
 8005828:	edd3 7a00 	vldr	s15, [r3]
 800582c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005830:	4b64      	ldr	r3, [pc, #400]	; (80059c4 <adsr+0x74c>)
 8005832:	edc3 7a00 	vstr	s15, [r3]
 8005836:	e013      	b.n	8005860 <adsr+0x5e8>
					}
					else if(i == 1)
 8005838:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800583a:	2b01      	cmp	r3, #1
 800583c:	d110      	bne.n	8005860 <adsr+0x5e8>
					{
						delta = buffer_adsr_fm[i-1] - buffer_adsr_fm[LENGTH_BUFFER-1];
 800583e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005840:	3b01      	subs	r3, #1
 8005842:	4a5f      	ldr	r2, [pc, #380]	; (80059c0 <adsr+0x748>)
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	ed93 7a00 	vldr	s14, [r3]
 800584c:	4b5c      	ldr	r3, [pc, #368]	; (80059c0 <adsr+0x748>)
 800584e:	f603 73fc 	addw	r3, r3, #4092	; 0xffc
 8005852:	edd3 7a00 	vldr	s15, [r3]
 8005856:	ee77 7a67 	vsub.f32	s15, s14, s15
 800585a:	4b5a      	ldr	r3, [pc, #360]	; (80059c4 <adsr+0x74c>)
 800585c:	edc3 7a00 	vstr	s15, [r3]
					}
					buffer_adsr_fm[i] = 0.0f;
 8005860:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005862:	4a57      	ldr	r2, [pc, #348]	; (80059c0 <adsr+0x748>)
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	4413      	add	r3, r2
 8005868:	f04f 0200 	mov.w	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	e084      	b.n	800597a <adsr+0x702>
				}
				else
				{
					if(i > 0)
 8005870:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005872:	2b00      	cmp	r3, #0
 8005874:	d012      	beq.n	800589c <adsr+0x624>
					{
						buffer_adsr_fm[i] = buffer_adsr_fm[i-1] + delta;
 8005876:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005878:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800587a:	3a01      	subs	r2, #1
 800587c:	4950      	ldr	r1, [pc, #320]	; (80059c0 <adsr+0x748>)
 800587e:	0092      	lsls	r2, r2, #2
 8005880:	440a      	add	r2, r1
 8005882:	ed92 7a00 	vldr	s14, [r2]
 8005886:	4a4f      	ldr	r2, [pc, #316]	; (80059c4 <adsr+0x74c>)
 8005888:	edd2 7a00 	vldr	s15, [r2]
 800588c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005890:	4a4b      	ldr	r2, [pc, #300]	; (80059c0 <adsr+0x748>)
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	edc3 7a00 	vstr	s15, [r3]
 800589a:	e06e      	b.n	800597a <adsr+0x702>
					}
					else
					{
						buffer_adsr_fm[i] = buffer_adsr_fm[LENGTH_BUFFER-1] + delta;
 800589c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800589e:	4a48      	ldr	r2, [pc, #288]	; (80059c0 <adsr+0x748>)
 80058a0:	f602 72fc 	addw	r2, r2, #4092	; 0xffc
 80058a4:	ed92 7a00 	vldr	s14, [r2]
 80058a8:	4a46      	ldr	r2, [pc, #280]	; (80059c4 <adsr+0x74c>)
 80058aa:	edd2 7a00 	vldr	s15, [r2]
 80058ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058b2:	4a43      	ldr	r2, [pc, #268]	; (80059c0 <adsr+0x748>)
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	4413      	add	r3, r2
 80058b8:	edc3 7a00 	vstr	s15, [r3]
 80058bc:	e05d      	b.n	800597a <adsr+0x702>
					}
				}
			}

			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < blank_start)
 80058be:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80058c0:	88fb      	ldrh	r3, [r7, #6]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	461a      	mov	r2, r3
 80058c6:	4b3d      	ldr	r3, [pc, #244]	; (80059bc <adsr+0x744>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4413      	add	r3, r2
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80058d2:	fb02 f201 	mul.w	r2, r2, r1
 80058d6:	1a9a      	subs	r2, r3, r2
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d236      	bcs.n	800594c <adsr+0x6d4>
			{
				// Release
				buffer_adsr_fm[i] = buffer_adsr_am[i];
 80058de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80058e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80058e2:	4939      	ldr	r1, [pc, #228]	; (80059c8 <adsr+0x750>)
 80058e4:	0092      	lsls	r2, r2, #2
 80058e6:	440a      	add	r2, r1
 80058e8:	6812      	ldr	r2, [r2, #0]
 80058ea:	4935      	ldr	r1, [pc, #212]	; (80059c0 <adsr+0x748>)
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	440b      	add	r3, r1
 80058f0:	601a      	str	r2, [r3, #0]
				if(i > 0)
 80058f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d015      	beq.n	8005924 <adsr+0x6ac>
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[i-1];
 80058f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80058fa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80058fc:	4930      	ldr	r1, [pc, #192]	; (80059c0 <adsr+0x748>)
 80058fe:	0092      	lsls	r2, r2, #2
 8005900:	440a      	add	r2, r1
 8005902:	ed92 7a00 	vldr	s14, [r2]
 8005906:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005908:	3a01      	subs	r2, #1
 800590a:	492d      	ldr	r1, [pc, #180]	; (80059c0 <adsr+0x748>)
 800590c:	0092      	lsls	r2, r2, #2
 800590e:	440a      	add	r2, r1
 8005910:	edd2 7a00 	vldr	s15, [r2]
 8005914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005918:	4a29      	ldr	r2, [pc, #164]	; (80059c0 <adsr+0x748>)
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	4413      	add	r3, r2
 800591e:	edc3 7a00 	vstr	s15, [r3]
 8005922:	e02a      	b.n	800597a <adsr+0x702>
				}
				else
				{
					buffer_adsr_fm[i] = buffer_adsr_fm[i] + buffer_adsr_fm[LENGTH_BUFFER-1];
 8005924:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005926:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005928:	4925      	ldr	r1, [pc, #148]	; (80059c0 <adsr+0x748>)
 800592a:	0092      	lsls	r2, r2, #2
 800592c:	440a      	add	r2, r1
 800592e:	ed92 7a00 	vldr	s14, [r2]
 8005932:	4a23      	ldr	r2, [pc, #140]	; (80059c0 <adsr+0x748>)
 8005934:	f602 72fc 	addw	r2, r2, #4092	; 0xffc
 8005938:	edd2 7a00 	vldr	s15, [r2]
 800593c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005940:	4a1f      	ldr	r2, [pc, #124]	; (80059c0 <adsr+0x748>)
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	edc3 7a00 	vstr	s15, [r3]
 800594a:	e016      	b.n	800597a <adsr+0x702>
				}
			}
			else if( (sample_count_adsr+(i-start))%samples_cycle_adsr < blank_end)
 800594c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800594e:	88fb      	ldrh	r3, [r7, #6]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	461a      	mov	r2, r3
 8005954:	4b19      	ldr	r3, [pc, #100]	; (80059bc <adsr+0x744>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4413      	add	r3, r2
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005960:	fb02 f201 	mul.w	r2, r2, r1
 8005964:	1a9a      	subs	r2, r3, r2
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	429a      	cmp	r2, r3
 800596a:	d206      	bcs.n	800597a <adsr+0x702>
			{
				// Blank
				buffer_adsr_fm[i] = 0.0f;
 800596c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800596e:	4a14      	ldr	r2, [pc, #80]	; (80059c0 <adsr+0x748>)
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	f04f 0200 	mov.w	r2, #0
 8005978:	601a      	str	r2, [r3, #0]
	 * ADSR frequency envelope.
	 * Uses the ADSR amplitude envelope and integrates each of the shapes.
	 */
	if(adsr_settings.fm_mod == ON)
	{
		for(i = start; i < end; i++)
 800597a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800597c:	3301      	adds	r3, #1
 800597e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005980:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005982:	88bb      	ldrh	r3, [r7, #4]
 8005984:	429a      	cmp	r2, r3
 8005986:	f4ff ae77 	bcc.w	8005678 <adsr+0x400>
				// Blank
				buffer_adsr_fm[i] = 0.0f;
			}
		}
	}
	sample_count_adsr = sample_count_adsr + (i - start);
 800598a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800598c:	88fb      	ldrh	r3, [r7, #6]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	461a      	mov	r2, r3
 8005992:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <adsr+0x744>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4413      	add	r3, r2
 8005998:	4a08      	ldr	r2, [pc, #32]	; (80059bc <adsr+0x744>)
 800599a:	6013      	str	r3, [r2, #0]
	sample_count_adsr = sample_count_adsr % samples_cycle_adsr;
 800599c:	4b07      	ldr	r3, [pc, #28]	; (80059bc <adsr+0x744>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80059a6:	fb02 f201 	mul.w	r2, r2, r1
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	4a03      	ldr	r2, [pc, #12]	; (80059bc <adsr+0x744>)
 80059ae:	6013      	str	r3, [r2, #0]
}
 80059b0:	bf00      	nop
 80059b2:	3734      	adds	r7, #52	; 0x34
 80059b4:	46bd      	mov	sp, r7
 80059b6:	ecbd 8b02 	vpop	{d8}
 80059ba:	bd90      	pop	{r4, r7, pc}
 80059bc:	200041b8 	.word	0x200041b8
 80059c0:	200031b8 	.word	0x200031b8
 80059c4:	20004558 	.word	0x20004558
 80059c8:	200021b8 	.word	0x200021b8

080059cc <gen_square_angle>:

/* Parameters:
 * 	angle: normalized angle between 0 and 2*PI.  Similar to sine function.
 */
float32_t gen_square_angle(float32_t angle)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	ed87 0a01 	vstr	s0, [r7, #4]
	angle = fast_fmod(angle, 2*PI);
 80059d6:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8005a10 <gen_square_angle+0x44>
 80059da:	ed97 0a01 	vldr	s0, [r7, #4]
 80059de:	f000 f9cf 	bl	8005d80 <fast_fmod>
 80059e2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle < PI)
 80059e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80059ea:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005a14 <gen_square_angle+0x48>
 80059ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f6:	d501      	bpl.n	80059fc <gen_square_angle+0x30>
	{
		return -1.0f;
 80059f8:	4b07      	ldr	r3, [pc, #28]	; (8005a18 <gen_square_angle+0x4c>)
 80059fa:	e001      	b.n	8005a00 <gen_square_angle+0x34>
	}
	return 1.0f;
 80059fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005a00:	ee07 3a90 	vmov	s15, r3
}
 8005a04:	eeb0 0a67 	vmov.f32	s0, s15
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	40c90fdb 	.word	0x40c90fdb
 8005a14:	40490fdb 	.word	0x40490fdb
 8005a18:	bf800000 	.word	0xbf800000

08005a1c <gen_sawtooth_angle>:


float32_t gen_sawtooth_angle(float32_t angle)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t m = 0.0f;
 8005a26:	f04f 0300 	mov.w	r3, #0
 8005a2a:	60fb      	str	r3, [r7, #12]
	float32_t val = 0.0f;
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	60bb      	str	r3, [r7, #8]

	angle = fast_fmod(angle, TWO_PI);
 8005a32:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8005a70 <gen_sawtooth_angle+0x54>
 8005a36:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a3a:	f000 f9a1 	bl	8005d80 <fast_fmod>
 8005a3e:	ed87 0a01 	vstr	s0, [r7, #4]

	// y = mx + b
	m = ONE_DIV_PI;
 8005a42:	4b0c      	ldr	r3, [pc, #48]	; (8005a74 <gen_sawtooth_angle+0x58>)
 8005a44:	60fb      	str	r3, [r7, #12]
	val = -1.0f + angle * m;
 8005a46:	ed97 7a01 	vldr	s14, [r7, #4]
 8005a4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a5a:	edc7 7a02 	vstr	s15, [r7, #8]
	return val;
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	ee07 3a90 	vmov	s15, r3
}
 8005a64:	eeb0 0a67 	vmov.f32	s0, s15
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40c90fdb 	.word	0x40c90fdb
 8005a74:	3ea2f983 	.word	0x3ea2f983

08005a78 <gen_sawtooth_integral_angle>:


float32_t gen_sawtooth_integral_angle(float32_t angle)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t val = 0.0f;
 8005a82:	f04f 0300 	mov.w	r3, #0
 8005a86:	60fb      	str	r3, [r7, #12]
	float32_t m = 0.0f;
 8005a88:	f04f 0300 	mov.w	r3, #0
 8005a8c:	60bb      	str	r3, [r7, #8]

	angle = fast_fmod(angle, TWO_PI);
 8005a8e:	eddf 0a18 	vldr	s1, [pc, #96]	; 8005af0 <gen_sawtooth_integral_angle+0x78>
 8005a92:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a96:	f000 f973 	bl	8005d80 <fast_fmod>
 8005a9a:	ed87 0a01 	vstr	s0, [r7, #4]
	m = ONE_DIV_2_PI;
 8005a9e:	4b15      	ldr	r3, [pc, #84]	; (8005af4 <gen_sawtooth_integral_angle+0x7c>)
 8005aa0:	60bb      	str	r3, [r7, #8]
	val = m*angle;			// Generate linear value between 0 and 1
 8005aa2:	ed97 7a02 	vldr	s14, [r7, #8]
 8005aa6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aae:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val*val;			// Square it.  Produces parabola y: 0 to 1
 8005ab2:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ab6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005abe:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val*2.0f;			// Double it.
 8005ac2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ac6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005aca:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val - 1.0f;			// Shift it down
 8005ace:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ad2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ad6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ada:	edc7 7a03 	vstr	s15, [r7, #12]
	return val;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	ee07 3a90 	vmov	s15, r3
}
 8005ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40c90fdb 	.word	0x40c90fdb
 8005af4:	3e22f983 	.word	0x3e22f983

08005af8 <gen_rampdown_angle>:
/*
 * Generate ramp value from +1 down to 0 based on angle.
 * Parameter angle is a radian.
 */
float32_t gen_rampdown_angle(float32_t angle)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t m = 0.0f;
 8005b02:	f04f 0300 	mov.w	r3, #0
 8005b06:	60fb      	str	r3, [r7, #12]
	float32_t val = 0.0f;
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	60bb      	str	r3, [r7, #8]

	angle = fast_fmod(angle, TWO_PI);
 8005b0e:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8005b4c <gen_rampdown_angle+0x54>
 8005b12:	ed97 0a01 	vldr	s0, [r7, #4]
 8005b16:	f000 f933 	bl	8005d80 <fast_fmod>
 8005b1a:	ed87 0a01 	vstr	s0, [r7, #4]

	// y = mx + b
	m = -ONE_DIV_PI;
 8005b1e:	4b0c      	ldr	r3, [pc, #48]	; (8005b50 <gen_rampdown_angle+0x58>)
 8005b20:	60fb      	str	r3, [r7, #12]
	val = 1.0f + angle*m;
 8005b22:	ed97 7a01 	vldr	s14, [r7, #4]
 8005b26:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b36:	edc7 7a02 	vstr	s15, [r7, #8]
	return val;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	ee07 3a90 	vmov	s15, r3
}
 8005b40:	eeb0 0a67 	vmov.f32	s0, s15
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40c90fdb 	.word	0x40c90fdb
 8005b50:	bea2f983 	.word	0xbea2f983
 8005b54:	00000000 	.word	0x00000000

08005b58 <gen_rampdown_angle2>:


float32_t gen_rampdown_angle2( float32_t angle, float32_t min, float32_t max)
{
 8005b58:	b590      	push	{r4, r7, lr}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005b62:	edc7 0a02 	vstr	s1, [r7, #8]
 8005b66:	ed87 1a01 	vstr	s2, [r7, #4]
	float32_t m = 0.0f;
 8005b6a:	f04f 0300 	mov.w	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
	float32_t val = 0.0f;
 8005b70:	f04f 0300 	mov.w	r3, #0
 8005b74:	613b      	str	r3, [r7, #16]

	angle = fast_fmod(angle, TWO_PI);
 8005b76:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8005be8 <gen_rampdown_angle2+0x90>
 8005b7a:	ed97 0a03 	vldr	s0, [r7, #12]
 8005b7e:	f000 f8ff 	bl	8005d80 <fast_fmod>
 8005b82:	ed87 0a03 	vstr	s0, [r7, #12]

	// y = mx + b
	m = (min - max) * ONE_DIV_PI;
 8005b86:	ed97 7a02 	vldr	s14, [r7, #8]
 8005b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b92:	ee17 0a90 	vmov	r0, s15
 8005b96:	f7fa fc7b 	bl	8000490 <__aeabi_f2d>
 8005b9a:	a311      	add	r3, pc, #68	; (adr r3, 8005be0 <gen_rampdown_angle2+0x88>)
 8005b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba0:	f7fa fcca 	bl	8000538 <__aeabi_dmul>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	460c      	mov	r4, r1
 8005ba8:	4618      	mov	r0, r3
 8005baa:	4621      	mov	r1, r4
 8005bac:	f7fa ff5e 	bl	8000a6c <__aeabi_d2f>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	617b      	str	r3, [r7, #20]
	val = 1.0f + angle*m;
 8005bb4:	ed97 7a03 	vldr	s14, [r7, #12]
 8005bb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8005bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005bc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005bc8:	edc7 7a04 	vstr	s15, [r7, #16]


	return val;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	ee07 3a90 	vmov	s15, r3
}
 8005bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd90      	pop	{r4, r7, pc}
 8005bdc:	f3af 8000 	nop.w
 8005be0:	6dc8bdc4 	.word	0x6dc8bdc4
 8005be4:	3fd45f30 	.word	0x3fd45f30
 8005be8:	40c90fdb 	.word	0x40c90fdb

08005bec <gen_triangle_angle>:


float32_t gen_triangle_angle(float32_t angle)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t val = 0.0f;
 8005bf6:	f04f 0300 	mov.w	r3, #0
 8005bfa:	60fb      	str	r3, [r7, #12]
	float32_t m = 0.0f;
 8005bfc:	f04f 0300 	mov.w	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]

	// Increase from a negative value to its opposite value. Eg. -1 to 1 over 1/2 the wave's period
	// Then decrease from 1 to -1 over 1/2 the wave's period

	angle = fast_fmod(angle, 2*PI);
 8005c02:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8005c6c <gen_triangle_angle+0x80>
 8005c06:	ed97 0a01 	vldr	s0, [r7, #4]
 8005c0a:	f000 f8b9 	bl	8005d80 <fast_fmod>
 8005c0e:	ed87 0a01 	vstr	s0, [r7, #4]
	m = TWO_DIV_PI;
 8005c12:	4b17      	ldr	r3, [pc, #92]	; (8005c70 <gen_triangle_angle+0x84>)
 8005c14:	60bb      	str	r3, [r7, #8]
	if (angle < PI)
 8005c16:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c1a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005c74 <gen_triangle_angle+0x88>
 8005c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c26:	d50d      	bpl.n	8005c44 <gen_triangle_angle+0x58>
	{
		val = -1.0f + m*angle;
 8005c28:	ed97 7a02 	vldr	s14, [r7, #8]
 8005c2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005c38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c3c:	edc7 7a03 	vstr	s15, [r7, #12]
		return val;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	e00c      	b.n	8005c5e <gen_triangle_angle+0x72>
	}
	// Make sure difference can be negative.
	// return amp + (m * (int32_t)(samples_half_cycle - current_sample));
	val =  3.0f - m*angle;
 8005c44:	ed97 7a02 	vldr	s14, [r7, #8]
 8005c48:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c50:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005c54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c58:	edc7 7a03 	vstr	s15, [r7, #12]
	return val;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	ee07 3a90 	vmov	s15, r3
}
 8005c62:	eeb0 0a67 	vmov.f32	s0, s15
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40c90fdb 	.word	0x40c90fdb
 8005c70:	3f22f983 	.word	0x3f22f983
 8005c74:	40490fdb 	.word	0x40490fdb

08005c78 <gen_triangle_integral_angle>:

// Integral of triangle wave is convex parabola going up and then concave parabola going down.
float32_t gen_triangle_integral_angle(float32_t angle)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t val = 0.0f;
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	60fb      	str	r3, [r7, #12]
	float32_t m = 0.0f;
 8005c88:	f04f 0300 	mov.w	r3, #0
 8005c8c:	60bb      	str	r3, [r7, #8]

	angle = fast_fmod(angle, 2*PI);		// TODO: pull this out into generate_waveforms().
 8005c8e:	eddf 0a39 	vldr	s1, [pc, #228]	; 8005d74 <gen_triangle_integral_angle+0xfc>
 8005c92:	ed97 0a01 	vldr	s0, [r7, #4]
 8005c96:	f000 f873 	bl	8005d80 <fast_fmod>
 8005c9a:	ed87 0a01 	vstr	s0, [r7, #4]
	m = ONE_DIV_PI;
 8005c9e:	4b36      	ldr	r3, [pc, #216]	; (8005d78 <gen_triangle_integral_angle+0x100>)
 8005ca0:	60bb      	str	r3, [r7, #8]
	if (angle < PI)
 8005ca2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ca6:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005d7c <gen_triangle_integral_angle+0x104>
 8005caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cb2:	d528      	bpl.n	8005d06 <gen_triangle_integral_angle+0x8e>

	if(angle < PI)
 8005cb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005cb8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005d7c <gen_triangle_integral_angle+0x104>
 8005cbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cc4:	d51f      	bpl.n	8005d06 <gen_triangle_integral_angle+0x8e>
	{
		val = m*angle;			// Generate linear value between 0 and 1
 8005cc6:	ed97 7a02 	vldr	s14, [r7, #8]
 8005cca:	edd7 7a01 	vldr	s15, [r7, #4]
 8005cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd2:	edc7 7a03 	vstr	s15, [r7, #12]
		val = val*val;			// Square it.  Produces parabola y: 0 to 1
 8005cd6:	ed97 7a03 	vldr	s14, [r7, #12]
 8005cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ce2:	edc7 7a03 	vstr	s15, [r7, #12]
		val = val*2.0f;			// Double it.
 8005ce6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005cee:	edc7 7a03 	vstr	s15, [r7, #12]
		val = val - 1.0f;			// Shift it down
 8005cf2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cfe:	edc7 7a03 	vstr	s15, [r7, #12]
		return val;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	e02e      	b.n	8005d64 <gen_triangle_integral_angle+0xec>
	}

	angle = angle - PI;
 8005d06:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d0a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005d7c <gen_triangle_integral_angle+0x104>
 8005d0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d12:	edc7 7a01 	vstr	s15, [r7, #4]
	val = m*angle;			// Generate linear value between 0 and 1
 8005d16:	ed97 7a02 	vldr	s14, [r7, #8]
 8005d1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d22:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val*val;			// Square it.  Produces parabola y: 0 to 1
 8005d26:	ed97 7a03 	vldr	s14, [r7, #12]
 8005d2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d32:	edc7 7a03 	vstr	s15, [r7, #12]
	val = 1.0f - val;			// Turn it upside down
 8005d36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d42:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val*2.0f;			// Double it
 8005d46:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d4a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005d4e:	edc7 7a03 	vstr	s15, [r7, #12]
	val = val - 1.0f;			// Shift it down
 8005d52:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d5e:	edc7 7a03 	vstr	s15, [r7, #12]
	return val;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	ee07 3a90 	vmov	s15, r3
}
 8005d68:	eeb0 0a67 	vmov.f32	s0, s15
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	40c90fdb 	.word	0x40c90fdb
 8005d78:	3ea2f983 	.word	0x3ea2f983
 8005d7c:	40490fdb 	.word	0x40490fdb

08005d80 <fast_fmod>:
 * Modified it to work with float32_t.
 * NOTE: Possible alternative found here: https://stackoverflow.com/questions/26342823/implementation-of-fmod-function
 * 	return (a - b * floor(a / b));
 */
float32_t fast_fmod(float32_t x,float32_t y)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	ed87 0a01 	vstr	s0, [r7, #4]
 8005d8a:	edc7 0a00 	vstr	s1, [r7]
	float32_t a;
	return ( (a = x/y ) - (uint32_t)a ) * y;
 8005d8e:	edd7 6a01 	vldr	s13, [r7, #4]
 8005d92:	ed97 7a00 	vldr	s14, [r7]
 8005d96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d9a:	edc7 7a03 	vstr	s15, [r7, #12]
 8005d9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005da2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005daa:	ed97 7a03 	vldr	s14, [r7, #12]
 8005dae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005db2:	edd7 7a00 	vldr	s15, [r7]
 8005db6:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005dba:	eeb0 0a67 	vmov.f32	s0, s15
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <moving_avg>:

/*
 * Found here: https://gist.github.com/bmccormack/d12f4bf0c96423d03f82
 */
uint32_t moving_avg(uint32_t *ptrArrNumbers, uint32_t *ptrSum, uint32_t pos, uint32_t len, uint16_t nextNum)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
 8005dd4:	603b      	str	r3, [r7, #0]
  //Subtract the oldest number from the prev sum, add the new number
  *ptrSum = *ptrSum - ptrArrNumbers[pos] + nextNum;
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	68f9      	ldr	r1, [r7, #12]
 8005de0:	440b      	add	r3, r1
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	1ad2      	subs	r2, r2, r3
 8005de6:	8b3b      	ldrh	r3, [r7, #24]
 8005de8:	441a      	add	r2, r3
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	601a      	str	r2, [r3, #0]
  //Assign the nextNum to the position in the array
  ptrArrNumbers[pos] = nextNum;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4413      	add	r3, r2
 8005df6:	8b3a      	ldrh	r2, [r7, #24]
 8005df8:	601a      	str	r2, [r3, #0]
  //return the average
  return (uint32_t) *ptrSum / len;
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <pseudo_log>:
/*
 * Make adc values seems as though they came from a log-taper potentiometer.
 */
// TODO: Try three line segments instead of two.  With two, the sudden increase is obvious.
uint16_t pseudo_log(uint16_t x)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b089      	sub	sp, #36	; 0x24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	80fb      	strh	r3, [r7, #6]
	float32_t y1 = 0.0f;
 8005e1a:	f04f 0300 	mov.w	r3, #0
 8005e1e:	61fb      	str	r3, [r7, #28]
	float32_t y2 = 0.0f;
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	61bb      	str	r3, [r7, #24]
	const uint16_t max = 4095;
 8005e26:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005e2a:	82fb      	strh	r3, [r7, #22]
	const uint16_t xe = 3500;
 8005e2c:	f640 53ac 	movw	r3, #3500	; 0xdac
 8005e30:	82bb      	strh	r3, [r7, #20]
	const float32_t m1 = 0.1f;
 8005e32:	4b3a      	ldr	r3, [pc, #232]	; (8005f1c <pseudo_log+0x10c>)
 8005e34:	613b      	str	r3, [r7, #16]
	uint16_t ye = m1*xe;
 8005e36:	8abb      	ldrh	r3, [r7, #20]
 8005e38:	ee07 3a90 	vmov	s15, r3
 8005e3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e40:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e4c:	edc7 7a00 	vstr	s15, [r7]
 8005e50:	883b      	ldrh	r3, [r7, #0]
 8005e52:	81fb      	strh	r3, [r7, #14]
	uint16_t m2 = (float32_t) (max - ye)/(max - xe);
 8005e54:	8afa      	ldrh	r2, [r7, #22]
 8005e56:	89fb      	ldrh	r3, [r7, #14]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	ee07 3a90 	vmov	s15, r3
 8005e5e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005e62:	8afa      	ldrh	r2, [r7, #22]
 8005e64:	8abb      	ldrh	r3, [r7, #20]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	ee07 3a90 	vmov	s15, r3
 8005e6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e78:	edc7 7a00 	vstr	s15, [r7]
 8005e7c:	883b      	ldrh	r3, [r7, #0]
 8005e7e:	81bb      	strh	r3, [r7, #12]

	float32_t b = 0.0f;
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	60bb      	str	r3, [r7, #8]

	y1 = (uint16_t) ((float32_t) m1 * x);
 8005e86:	88fb      	ldrh	r3, [r7, #6]
 8005e88:	ee07 3a90 	vmov	s15, r3
 8005e8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e90:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e9c:	edc7 7a00 	vstr	s15, [r7]
 8005ea0:	883b      	ldrh	r3, [r7, #0]
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	ee07 3a90 	vmov	s15, r3
 8005ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eac:	edc7 7a07 	vstr	s15, [r7, #28]

	// Gradual taper.
	if(x < xe)
 8005eb0:	88fa      	ldrh	r2, [r7, #6]
 8005eb2:	8abb      	ldrh	r3, [r7, #20]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d208      	bcs.n	8005eca <pseudo_log+0xba>
	{
		return (uint16_t) y1;
 8005eb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ebc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ec0:	edc7 7a00 	vstr	s15, [r7]
 8005ec4:	883b      	ldrh	r3, [r7, #0]
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	e021      	b.n	8005f0e <pseudo_log+0xfe>
	}

	// Fast taper.
	b = ye - m2*xe;
 8005eca:	89fa      	ldrh	r2, [r7, #14]
 8005ecc:	89bb      	ldrh	r3, [r7, #12]
 8005ece:	8ab9      	ldrh	r1, [r7, #20]
 8005ed0:	fb01 f303 	mul.w	r3, r1, r3
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	ee07 3a90 	vmov	s15, r3
 8005eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ede:	edc7 7a02 	vstr	s15, [r7, #8]
	y2 = m2*x + b;		// y = mx+b
 8005ee2:	89bb      	ldrh	r3, [r7, #12]
 8005ee4:	88fa      	ldrh	r2, [r7, #6]
 8005ee6:	fb02 f303 	mul.w	r3, r2, r3
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ef2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005efa:	edc7 7a06 	vstr	s15, [r7, #24]

	return (uint16_t) y2;
 8005efe:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f06:	edc7 7a00 	vstr	s15, [r7]
 8005f0a:	883b      	ldrh	r3, [r7, #0]
 8005f0c:	b29b      	uxth	r3, r3
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3724      	adds	r7, #36	; 0x24
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	3dcccccd 	.word	0x3dcccccd

08005f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005f58 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005f24:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005f26:	e003      	b.n	8005f30 <LoopCopyDataInit>

08005f28 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005f28:	4b0c      	ldr	r3, [pc, #48]	; (8005f5c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005f2a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005f2c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005f2e:	3104      	adds	r1, #4

08005f30 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005f30:	480b      	ldr	r0, [pc, #44]	; (8005f60 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005f32:	4b0c      	ldr	r3, [pc, #48]	; (8005f64 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005f34:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005f36:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005f38:	d3f6      	bcc.n	8005f28 <CopyDataInit>
  ldr  r2, =_sbss
 8005f3a:	4a0b      	ldr	r2, [pc, #44]	; (8005f68 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005f3c:	e002      	b.n	8005f44 <LoopFillZerobss>

08005f3e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005f3e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005f40:	f842 3b04 	str.w	r3, [r2], #4

08005f44 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005f44:	4b09      	ldr	r3, [pc, #36]	; (8005f6c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005f46:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005f48:	d3f9      	bcc.n	8005f3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005f4a:	f000 f929 	bl	80061a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f4e:	f000 fabb 	bl	80064c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f52:	f7fd fd77 	bl	8003a44 <main>
  bx  lr    
 8005f56:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005f58:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8005f5c:	08008678 	.word	0x08008678
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005f60:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005f64:	20000194 	.word	0x20000194
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8005f68:	20000194 	.word	0x20000194
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005f6c:	20004660 	.word	0x20004660

08005f70 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f70:	e7fe      	b.n	8005f70 <CAN1_RX0_IRQHandler>
	...

08005f74 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0
}
 8005f78:	bf00      	nop
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop

08005f84 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8005f88:	e7fe      	b.n	8005f88 <HardFault_Handler+0x4>
 8005f8a:	bf00      	nop

08005f8c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8005f90:	e7fe      	b.n	8005f90 <MemManage_Handler+0x4>
 8005f92:	bf00      	nop

08005f94 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8005f94:	b480      	push	{r7}
 8005f96:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8005f98:	e7fe      	b.n	8005f98 <BusFault_Handler+0x4>
 8005f9a:	bf00      	nop

08005f9c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8005fa0:	e7fe      	b.n	8005fa0 <UsageFault_Handler+0x4>
 8005fa2:	bf00      	nop

08005fa4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	af00      	add	r7, sp, #0
}
 8005fa8:	bf00      	nop
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop

08005fb4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	af00      	add	r7, sp, #0
}
 8005fb8:	bf00      	nop
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop

08005fc4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0
}
 8005fc8:	bf00      	nop
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop

08005fd4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8005fd8:	bf00      	nop
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop

08005fe4 <EXTI0_IRQHandler>:


/*
 * interrupt handler for vco waveform button
 */
void EXTI0_IRQHandler(void){
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line0);
 8005fe8:	2001      	movs	r0, #1
 8005fea:	f7fb faf3 	bl	80015d4 <EXTI_ClearITPendingBit>

	if(the_button.button_state == NOT_ACTIVE){
 8005fee:	4b08      	ldr	r3, [pc, #32]	; (8006010 <EXTI0_IRQHandler+0x2c>)
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d109      	bne.n	800600a <EXTI0_IRQHandler+0x26>
		the_button.button = vco_wave_button;
 8005ff6:	4b06      	ldr	r3, [pc, #24]	; (8006010 <EXTI0_IRQHandler+0x2c>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	701a      	strb	r2, [r3, #0]
		the_button.button_state = ACTIVE;
 8005ffc:	4b04      	ldr	r3, [pc, #16]	; (8006010 <EXTI0_IRQHandler+0x2c>)
 8005ffe:	2201      	movs	r2, #1
 8006000:	605a      	str	r2, [r3, #4]
		TIM_Cmd(TIM3, ENABLE);
 8006002:	2101      	movs	r1, #1
 8006004:	4803      	ldr	r0, [pc, #12]	; (8006014 <EXTI0_IRQHandler+0x30>)
 8006006:	f7fc fa2f 	bl	8002468 <TIM_Cmd>
	}
}
 800600a:	bf00      	nop
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	20004608 	.word	0x20004608
 8006014:	40000400 	.word	0x40000400

08006018 <EXTI1_IRQHandler>:


/*
 * interrupt handler for lfo waveform button
 */
void EXTI1_IRQHandler(void){
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line1);
 800601c:	2002      	movs	r0, #2
 800601e:	f7fb fad9 	bl	80015d4 <EXTI_ClearITPendingBit>

	if(the_button.button_state == NOT_ACTIVE){
 8006022:	4b08      	ldr	r3, [pc, #32]	; (8006044 <EXTI1_IRQHandler+0x2c>)
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <EXTI1_IRQHandler+0x26>
		the_button.button = lfo_wave_button;
 800602a:	4b06      	ldr	r3, [pc, #24]	; (8006044 <EXTI1_IRQHandler+0x2c>)
 800602c:	2201      	movs	r2, #1
 800602e:	701a      	strb	r2, [r3, #0]
		the_button.button_state = ACTIVE;
 8006030:	4b04      	ldr	r3, [pc, #16]	; (8006044 <EXTI1_IRQHandler+0x2c>)
 8006032:	2201      	movs	r2, #1
 8006034:	605a      	str	r2, [r3, #4]
		TIM_Cmd(TIM3, ENABLE);
 8006036:	2101      	movs	r1, #1
 8006038:	4803      	ldr	r0, [pc, #12]	; (8006048 <EXTI1_IRQHandler+0x30>)
 800603a:	f7fc fa15 	bl	8002468 <TIM_Cmd>
	}
}
 800603e:	bf00      	nop
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20004608 	.word	0x20004608
 8006048:	40000400 	.word	0x40000400

0800604c <EXTI2_IRQHandler>:


/*
 * interrupt handler for lfo modulation type button
 */
void EXTI2_IRQHandler(void){
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line2);
 8006050:	2004      	movs	r0, #4
 8006052:	f7fb fabf 	bl	80015d4 <EXTI_ClearITPendingBit>

	if(the_button.button_state == NOT_ACTIVE){
 8006056:	4b08      	ldr	r3, [pc, #32]	; (8006078 <EXTI2_IRQHandler+0x2c>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d109      	bne.n	8006072 <EXTI2_IRQHandler+0x26>
		the_button.button = lfo_mod_button;
 800605e:	4b06      	ldr	r3, [pc, #24]	; (8006078 <EXTI2_IRQHandler+0x2c>)
 8006060:	2202      	movs	r2, #2
 8006062:	701a      	strb	r2, [r3, #0]
		the_button.button_state = ACTIVE;
 8006064:	4b04      	ldr	r3, [pc, #16]	; (8006078 <EXTI2_IRQHandler+0x2c>)
 8006066:	2201      	movs	r2, #1
 8006068:	605a      	str	r2, [r3, #4]
		TIM_Cmd(TIM3, ENABLE);
 800606a:	2101      	movs	r1, #1
 800606c:	4803      	ldr	r0, [pc, #12]	; (800607c <EXTI2_IRQHandler+0x30>)
 800606e:	f7fc f9fb 	bl	8002468 <TIM_Cmd>
	}

}
 8006072:	bf00      	nop
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	20004608 	.word	0x20004608
 800607c:	40000400 	.word	0x40000400

08006080 <EXTI3_IRQHandler>:


/*
 * interrupt handler for adsr modulation type button
 */
void EXTI3_IRQHandler(void){
 8006080:	b580      	push	{r7, lr}
 8006082:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line3);
 8006084:	2008      	movs	r0, #8
 8006086:	f7fb faa5 	bl	80015d4 <EXTI_ClearITPendingBit>

	if(the_button.button_state == NOT_ACTIVE){
 800608a:	4b08      	ldr	r3, [pc, #32]	; (80060ac <EXTI3_IRQHandler+0x2c>)
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d109      	bne.n	80060a6 <EXTI3_IRQHandler+0x26>
		the_button.button = adsr_mod_button;
 8006092:	4b06      	ldr	r3, [pc, #24]	; (80060ac <EXTI3_IRQHandler+0x2c>)
 8006094:	2203      	movs	r2, #3
 8006096:	701a      	strb	r2, [r3, #0]
		the_button.button_state = ACTIVE;
 8006098:	4b04      	ldr	r3, [pc, #16]	; (80060ac <EXTI3_IRQHandler+0x2c>)
 800609a:	2201      	movs	r2, #1
 800609c:	605a      	str	r2, [r3, #4]
		TIM_Cmd(TIM3, ENABLE);
 800609e:	2101      	movs	r1, #1
 80060a0:	4803      	ldr	r0, [pc, #12]	; (80060b0 <EXTI3_IRQHandler+0x30>)
 80060a2:	f7fc f9e1 	bl	8002468 <TIM_Cmd>
	}
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20004608 	.word	0x20004608
 80060b0:	40000400 	.word	0x40000400

080060b4 <EXTI9_5_IRQHandler>:

//EXTI9_5_IRQn used for selector
void EXTI9_5_IRQHandler(void){
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
	// TODO: Is this a mistake?  Looks like EXTI_Line6 is twice.  Maybe should be EXTI_Line5.
	// EXTI_ClearITPendingBit(EXTI_Line6 | EXTI_Line6 | EXTI_Line7 | EXTI_Line8 | EXTI_Line9);
	EXTI_ClearITPendingBit(EXTI_Line5 | EXTI_Line6 | EXTI_Line7 | EXTI_Line8 | EXTI_Line9);
 80060b8:	f44f 7078 	mov.w	r0, #992	; 0x3e0
 80060bc:	f7fb fa8a 	bl	80015d4 <EXTI_ClearITPendingBit>
	if(!((TIM4->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)){			//is debounce timer off
 80060c0:	4b06      	ldr	r3, [pc, #24]	; (80060dc <EXTI9_5_IRQHandler+0x28>)
 80060c2:	881b      	ldrh	r3, [r3, #0]
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d103      	bne.n	80060d6 <EXTI9_5_IRQHandler+0x22>
			TIM_Cmd(TIM4, ENABLE);								//turn on debounce timer
 80060ce:	2101      	movs	r1, #1
 80060d0:	4802      	ldr	r0, [pc, #8]	; (80060dc <EXTI9_5_IRQHandler+0x28>)
 80060d2:	f7fc f9c9 	bl	8002468 <TIM_Cmd>
	}
	// update_state();
}
 80060d6:	bf00      	nop
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	40000800 	.word	0x40000800

080060e0 <EXTI15_10_IRQHandler>:

//EXTI15_10_IRQn used for selector
void EXTI15_10_IRQHandler(void){
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line10 | EXTI_Line11 | EXTI_Line12 | EXTI_Line13 | EXTI_Line14 | EXTI_Line15);
 80060e4:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 80060e8:	f7fb fa74 	bl	80015d4 <EXTI_ClearITPendingBit>

	if(!((TIM4->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)){		//is debounce timer off
 80060ec:	4b06      	ldr	r3, [pc, #24]	; (8006108 <EXTI15_10_IRQHandler+0x28>)
 80060ee:	881b      	ldrh	r3, [r3, #0]
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d103      	bne.n	8006102 <EXTI15_10_IRQHandler+0x22>
			TIM_Cmd(TIM4, ENABLE);							//turn on debounce timer
 80060fa:	2101      	movs	r1, #1
 80060fc:	4802      	ldr	r0, [pc, #8]	; (8006108 <EXTI15_10_IRQHandler+0x28>)
 80060fe:	f7fc f9b3 	bl	8002468 <TIM_Cmd>
	}
}
 8006102:	bf00      	nop
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40000800 	.word	0x40000800

0800610c <TIM3_IRQHandler>:

// Timer for limiting button pushes 100ms
void TIM3_IRQHandler()
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
	// Note: the_button.button is set to vco_wave or whatever by
	// EXTI0_IRQHandler() or whatever.
	// That routine is called first and then this one.
	// It enables the TIM3 timer.  Then this function disables it.

	TIM_Cmd(TIM3, DISABLE);				//stop timer
 8006112:	2100      	movs	r1, #0
 8006114:	4813      	ldr	r0, [pc, #76]	; (8006164 <TIM3_IRQHandler+0x58>)
 8006116:	f7fc f9a7 	bl	8002468 <TIM_Cmd>
	int temp = the_button.button;
 800611a:	4b13      	ldr	r3, [pc, #76]	; (8006168 <TIM3_IRQHandler+0x5c>)
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	607b      	str	r3, [r7, #4]

	TIM_ClearITPendingBit(TIM3, TIM_IT_Update);			//clear interrupt
 8006120:	2101      	movs	r1, #1
 8006122:	4810      	ldr	r0, [pc, #64]	; (8006164 <TIM3_IRQHandler+0x58>)
 8006124:	f7fc f9e4 	bl	80024f0 <TIM_ClearITPendingBit>
	the_button.button_state = NOT_ACTIVE;
 8006128:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <TIM3_IRQHandler+0x5c>)
 800612a:	2200      	movs	r2, #0
 800612c:	605a      	str	r2, [r3, #4]
	if(temp == vco_wave_button)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d102      	bne.n	800613a <TIM3_IRQHandler+0x2e>
	{
		// handle_enter();			// TODO
		update_vco_wave();
 8006134:	f000 f8fe 	bl	8006334 <update_vco_wave>
	else if(temp == adsr_mod_button)
	{
		// handle_down();			// TODO
		update_adsr_mod();
	}
}
 8006138:	e010      	b.n	800615c <TIM3_IRQHandler+0x50>
	{
		// handle_enter();			// TODO
		update_vco_wave();

	}
	else if(temp == lfo_wave_button)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d102      	bne.n	8006146 <TIM3_IRQHandler+0x3a>
	{
		// handle_back();			// TODO
		update_lfo_wave();
 8006140:	f000 f90e 	bl	8006360 <update_lfo_wave>
	else if(temp == adsr_mod_button)
	{
		// handle_down();			// TODO
		update_adsr_mod();
	}
}
 8006144:	e00a      	b.n	800615c <TIM3_IRQHandler+0x50>
	else if(temp == lfo_wave_button)
	{
		// handle_back();			// TODO
		update_lfo_wave();
	}
	else if(temp == lfo_mod_button)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d102      	bne.n	8006152 <TIM3_IRQHandler+0x46>
	{
		// handle_up();			// TODO
		update_lfo_mod();
 800614c:	f000 f91e 	bl	800638c <update_lfo_mod>
	else if(temp == adsr_mod_button)
	{
		// handle_down();			// TODO
		update_adsr_mod();
	}
}
 8006150:	e004      	b.n	800615c <TIM3_IRQHandler+0x50>
	else if(temp == lfo_mod_button)
	{
		// handle_up();			// TODO
		update_lfo_mod();
	}
	else if(temp == adsr_mod_button)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b03      	cmp	r3, #3
 8006156:	d101      	bne.n	800615c <TIM3_IRQHandler+0x50>
	{
		// handle_down();			// TODO
		update_adsr_mod();
 8006158:	f000 f938 	bl	80063cc <update_adsr_mod>
	}
}
 800615c:	bf00      	nop
 800615e:	3708      	adds	r7, #8
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	40000400 	.word	0x40000400
 8006168:	20004608 	.word	0x20004608

0800616c <TIM4_IRQHandler>:

// Timer for debouncing selectors 50ms
void TIM4_IRQHandler()
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM4, DISABLE);								//stop timer
 8006170:	2100      	movs	r1, #0
 8006172:	4804      	ldr	r0, [pc, #16]	; (8006184 <TIM4_IRQHandler+0x18>)
 8006174:	f7fc f978 	bl	8002468 <TIM_Cmd>
	TIM_ClearITPendingBit(TIM4, TIM_IT_Update);			//clear interrupt
 8006178:	2101      	movs	r1, #1
 800617a:	4802      	ldr	r0, [pc, #8]	; (8006184 <TIM4_IRQHandler+0x18>)
 800617c:	f7fc f9b8 	bl	80024f0 <TIM_ClearITPendingBit>

	// update_selector_state();							//update state
	// update_state();
}
 8006180:	bf00      	nop
 8006182:	bd80      	pop	{r7, pc}
 8006184:	40000800 	.word	0x40000800

08006188 <ADC_IRQHandler>:

// not set up yet but might to see if the adc is working
void ADC_IRQHandler() {
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
	/* acknowledge interrupt */
	ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 800618c:	f240 2105 	movw	r1, #517	; 0x205
 8006190:	4802      	ldr	r0, [pc, #8]	; (800619c <ADC_IRQHandler+0x14>)
 8006192:	f7fa fefd 	bl	8000f90 <ADC_ClearITPendingBit>
}
 8006196:	bf00      	nop
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	40012000 	.word	0x40012000

080061a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  // Mike Beard
  // #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061a4:	4a16      	ldr	r2, [pc, #88]	; (8006200 <SystemInit+0x60>)
 80061a6:	4b16      	ldr	r3, [pc, #88]	; (8006200 <SystemInit+0x60>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  // #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80061b4:	4a13      	ldr	r2, [pc, #76]	; (8006204 <SystemInit+0x64>)
 80061b6:	4b13      	ldr	r3, [pc, #76]	; (8006204 <SystemInit+0x64>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f043 0301 	orr.w	r3, r3, #1
 80061be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80061c0:	4b10      	ldr	r3, [pc, #64]	; (8006204 <SystemInit+0x64>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80061c6:	4a0f      	ldr	r2, [pc, #60]	; (8006204 <SystemInit+0x64>)
 80061c8:	4b0e      	ldr	r3, [pc, #56]	; (8006204 <SystemInit+0x64>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80061d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061d4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80061d6:	4b0b      	ldr	r3, [pc, #44]	; (8006204 <SystemInit+0x64>)
 80061d8:	4a0b      	ldr	r2, [pc, #44]	; (8006208 <SystemInit+0x68>)
 80061da:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80061dc:	4a09      	ldr	r2, [pc, #36]	; (8006204 <SystemInit+0x64>)
 80061de:	4b09      	ldr	r3, [pc, #36]	; (8006204 <SystemInit+0x64>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <SystemInit+0x64>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80061ee:	f000 f80d 	bl	800620c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80061f2:	4b03      	ldr	r3, [pc, #12]	; (8006200 <SystemInit+0x60>)
 80061f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80061f8:	609a      	str	r2, [r3, #8]
#endif
}
 80061fa:	bf00      	nop
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	e000ed00 	.word	0xe000ed00
 8006204:	40023800 	.word	0x40023800
 8006208:	24003010 	.word	0x24003010

0800620c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006212:	2300      	movs	r3, #0
 8006214:	607b      	str	r3, [r7, #4]
 8006216:	2300      	movs	r3, #0
 8006218:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800621a:	4a41      	ldr	r2, [pc, #260]	; (8006320 <SetSysClock+0x114>)
 800621c:	4b40      	ldr	r3, [pc, #256]	; (8006320 <SetSysClock+0x114>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006224:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8006226:	4b3e      	ldr	r3, [pc, #248]	; (8006320 <SetSysClock+0x114>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800622e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	3301      	adds	r3, #1
 8006234:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d103      	bne.n	8006244 <SetSysClock+0x38>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006242:	d1f0      	bne.n	8006226 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006244:	4b36      	ldr	r3, [pc, #216]	; (8006320 <SetSysClock+0x114>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006250:	2301      	movs	r3, #1
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	e001      	b.n	800625a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8006256:	2300      	movs	r3, #0
 8006258:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d142      	bne.n	80062e6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006260:	4a2f      	ldr	r2, [pc, #188]	; (8006320 <SetSysClock+0x114>)
 8006262:	4b2f      	ldr	r3, [pc, #188]	; (8006320 <SetSysClock+0x114>)
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800626a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800626c:	4a2d      	ldr	r2, [pc, #180]	; (8006324 <SetSysClock+0x118>)
 800626e:	4b2d      	ldr	r3, [pc, #180]	; (8006324 <SetSysClock+0x118>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006276:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006278:	4a29      	ldr	r2, [pc, #164]	; (8006320 <SetSysClock+0x114>)
 800627a:	4b29      	ldr	r3, [pc, #164]	; (8006320 <SetSysClock+0x114>)
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006280:	4a27      	ldr	r2, [pc, #156]	; (8006320 <SetSysClock+0x114>)
 8006282:	4b27      	ldr	r3, [pc, #156]	; (8006320 <SetSysClock+0x114>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800628a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800628c:	4a24      	ldr	r2, [pc, #144]	; (8006320 <SetSysClock+0x114>)
 800628e:	4b24      	ldr	r3, [pc, #144]	; (8006320 <SetSysClock+0x114>)
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8006296:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006298:	4b21      	ldr	r3, [pc, #132]	; (8006320 <SetSysClock+0x114>)
 800629a:	4a23      	ldr	r2, [pc, #140]	; (8006328 <SetSysClock+0x11c>)
 800629c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800629e:	4a20      	ldr	r2, [pc, #128]	; (8006320 <SetSysClock+0x114>)
 80062a0:	4b1f      	ldr	r3, [pc, #124]	; (8006320 <SetSysClock+0x114>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062a8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80062aa:	bf00      	nop
 80062ac:	4b1c      	ldr	r3, [pc, #112]	; (8006320 <SetSysClock+0x114>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d0f9      	beq.n	80062ac <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80062b8:	4b1c      	ldr	r3, [pc, #112]	; (800632c <SetSysClock+0x120>)
 80062ba:	f240 6205 	movw	r2, #1541	; 0x605
 80062be:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80062c0:	4a17      	ldr	r2, [pc, #92]	; (8006320 <SetSysClock+0x114>)
 80062c2:	4b17      	ldr	r3, [pc, #92]	; (8006320 <SetSysClock+0x114>)
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f023 0303 	bic.w	r3, r3, #3
 80062ca:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80062cc:	4a14      	ldr	r2, [pc, #80]	; (8006320 <SetSysClock+0x114>)
 80062ce:	4b14      	ldr	r3, [pc, #80]	; (8006320 <SetSysClock+0x114>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f043 0302 	orr.w	r3, r3, #2
 80062d6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80062d8:	bf00      	nop
 80062da:	4b11      	ldr	r3, [pc, #68]	; (8006320 <SetSysClock+0x114>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 030c 	and.w	r3, r3, #12
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d1f9      	bne.n	80062da <SetSysClock+0xce>
// Re-added by Mike Beard
/******************************************************************************/
/*                          I2S clock configuration                           */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 80062e6:	4a0e      	ldr	r2, [pc, #56]	; (8006320 <SetSysClock+0x114>)
 80062e8:	4b0d      	ldr	r3, [pc, #52]	; (8006320 <SetSysClock+0x114>)
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80062f0:	6093      	str	r3, [r2, #8]

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 80062f2:	4b0b      	ldr	r3, [pc, #44]	; (8006320 <SetSysClock+0x114>)
 80062f4:	4a0e      	ldr	r2, [pc, #56]	; (8006330 <SetSysClock+0x124>)
 80062f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 80062fa:	4a09      	ldr	r2, [pc, #36]	; (8006320 <SetSysClock+0x114>)
 80062fc:	4b08      	ldr	r3, [pc, #32]	; (8006320 <SetSysClock+0x114>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006304:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8006306:	bf00      	nop
 8006308:	4b05      	ldr	r3, [pc, #20]	; (8006320 <SetSysClock+0x114>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006310:	2b00      	cmp	r3, #0
 8006312:	d0f9      	beq.n	8006308 <SetSysClock+0xfc>
  {
  }
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	40023800 	.word	0x40023800
 8006324:	40007000 	.word	0x40007000
 8006328:	07405408 	.word	0x07405408
 800632c:	40023c00 	.word	0x40023c00
 8006330:	30004080 	.word	0x30004080

08006334 <update_vco_wave>:
// #include "lcd.h"
#include "main.h"


void update_vco_wave()
{
 8006334:	b480      	push	{r7}
 8006336:	af00      	add	r7, sp, #0
	vco_wave++;
 8006338:	4b08      	ldr	r3, [pc, #32]	; (800635c <update_vco_wave+0x28>)
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	3301      	adds	r3, #1
 800633e:	b2da      	uxtb	r2, r3
 8006340:	4b06      	ldr	r3, [pc, #24]	; (800635c <update_vco_wave+0x28>)
 8006342:	701a      	strb	r2, [r3, #0]
	if(vco_wave >= lastwave)
 8006344:	4b05      	ldr	r3, [pc, #20]	; (800635c <update_vco_wave+0x28>)
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	2b04      	cmp	r3, #4
 800634a:	d902      	bls.n	8006352 <update_vco_wave+0x1e>
	{
		vco_wave = 0;
 800634c:	4b03      	ldr	r3, [pc, #12]	; (800635c <update_vco_wave+0x28>)
 800634e:	2200      	movs	r2, #0
 8006350:	701a      	strb	r2, [r3, #0]
	}
}
 8006352:	bf00      	nop
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	200045e5 	.word	0x200045e5

08006360 <update_lfo_wave>:

void update_lfo_wave()
{
 8006360:	b480      	push	{r7}
 8006362:	af00      	add	r7, sp, #0
	lfo_wave++;
 8006364:	4b08      	ldr	r3, [pc, #32]	; (8006388 <update_lfo_wave+0x28>)
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	3301      	adds	r3, #1
 800636a:	b2da      	uxtb	r2, r3
 800636c:	4b06      	ldr	r3, [pc, #24]	; (8006388 <update_lfo_wave+0x28>)
 800636e:	701a      	strb	r2, [r3, #0]
	if(lfo_wave >= lastwave)
 8006370:	4b05      	ldr	r3, [pc, #20]	; (8006388 <update_lfo_wave+0x28>)
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	2b04      	cmp	r3, #4
 8006376:	d902      	bls.n	800637e <update_lfo_wave+0x1e>
	{
		lfo_wave = 0;
 8006378:	4b03      	ldr	r3, [pc, #12]	; (8006388 <update_lfo_wave+0x28>)
 800637a:	2200      	movs	r2, #0
 800637c:	701a      	strb	r2, [r3, #0]
	}
}
 800637e:	bf00      	nop
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr
 8006388:	200045e4 	.word	0x200045e4

0800638c <update_lfo_mod>:

void update_lfo_mod()
{
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
	if(lfo_mod.fm_mod == OFF)
 8006390:	4b0d      	ldr	r3, [pc, #52]	; (80063c8 <update_lfo_mod+0x3c>)
 8006392:	885b      	ldrh	r3, [r3, #2]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d103      	bne.n	80063a0 <update_lfo_mod+0x14>
	{
		lfo_mod.fm_mod = ON;
 8006398:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <update_lfo_mod+0x3c>)
 800639a:	2201      	movs	r2, #1
 800639c:	805a      	strh	r2, [r3, #2]
		else
		{
			lfo_mod.am_mod = OFF;
		}
	}
}
 800639e:	e00d      	b.n	80063bc <update_lfo_mod+0x30>

		// Note: leave adsr_mod.am_mod as-is.
	}
	else
	{
		lfo_mod.fm_mod = OFF;
 80063a0:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <update_lfo_mod+0x3c>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	805a      	strh	r2, [r3, #2]

		// Toggle adsr_mod.am_mod.
		if(lfo_mod.am_mod == OFF)
 80063a6:	4b08      	ldr	r3, [pc, #32]	; (80063c8 <update_lfo_mod+0x3c>)
 80063a8:	881b      	ldrh	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d103      	bne.n	80063b6 <update_lfo_mod+0x2a>
		{
			lfo_mod.am_mod = ON;
 80063ae:	4b06      	ldr	r3, [pc, #24]	; (80063c8 <update_lfo_mod+0x3c>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	801a      	strh	r2, [r3, #0]
		else
		{
			lfo_mod.am_mod = OFF;
		}
	}
}
 80063b4:	e002      	b.n	80063bc <update_lfo_mod+0x30>
		{
			lfo_mod.am_mod = ON;
		}
		else
		{
			lfo_mod.am_mod = OFF;
 80063b6:	4b04      	ldr	r3, [pc, #16]	; (80063c8 <update_lfo_mod+0x3c>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80063bc:	bf00      	nop
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	20004610 	.word	0x20004610

080063cc <update_adsr_mod>:

void update_adsr_mod()
{
 80063cc:	b480      	push	{r7}
 80063ce:	af00      	add	r7, sp, #0
	if(adsr_mod.fm_mod == OFF)
 80063d0:	4b0d      	ldr	r3, [pc, #52]	; (8006408 <update_adsr_mod+0x3c>)
 80063d2:	885b      	ldrh	r3, [r3, #2]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d103      	bne.n	80063e0 <update_adsr_mod+0x14>
	{
		adsr_mod.fm_mod = ON;
 80063d8:	4b0b      	ldr	r3, [pc, #44]	; (8006408 <update_adsr_mod+0x3c>)
 80063da:	2201      	movs	r2, #1
 80063dc:	805a      	strh	r2, [r3, #2]
		else
		{
			adsr_mod.am_mod = OFF;
		}
	}
}
 80063de:	e00d      	b.n	80063fc <update_adsr_mod+0x30>

		// Note: leave adsr_mod.am_mod as-is.
	}
	else
	{
		adsr_mod.fm_mod = OFF;
 80063e0:	4b09      	ldr	r3, [pc, #36]	; (8006408 <update_adsr_mod+0x3c>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	805a      	strh	r2, [r3, #2]

		// Toggle adsr_mod.am_mod.
		if(adsr_mod.am_mod == OFF)
 80063e6:	4b08      	ldr	r3, [pc, #32]	; (8006408 <update_adsr_mod+0x3c>)
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d103      	bne.n	80063f6 <update_adsr_mod+0x2a>
		{
			adsr_mod.am_mod = ON;
 80063ee:	4b06      	ldr	r3, [pc, #24]	; (8006408 <update_adsr_mod+0x3c>)
 80063f0:	2201      	movs	r2, #1
 80063f2:	801a      	strh	r2, [r3, #0]
		else
		{
			adsr_mod.am_mod = OFF;
		}
	}
}
 80063f4:	e002      	b.n	80063fc <update_adsr_mod+0x30>
		{
			adsr_mod.am_mod = ON;
		}
		else
		{
			adsr_mod.am_mod = OFF;
 80063f6:	4b04      	ldr	r3, [pc, #16]	; (8006408 <update_adsr_mod+0x3c>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80063fc:	bf00      	nop
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	200045e8 	.word	0x200045e8

0800640c <init_state>:
//	}else if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_6) == 1){
//		lfo_state = other2;
//	}
//}

void init_state(){
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
//	current_menu_state.lfo_mod = NO_MOD;
//	current_menu_state.filterst8 = no_filter;
//	current_menu_state.secondary_vco = 0;
//	display_new_menu();

	vco_wave = sine;
 8006410:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <init_state+0x34>)
 8006412:	2201      	movs	r2, #1
 8006414:	701a      	strb	r2, [r3, #0]
	lfo_wave = sine;
 8006416:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <init_state+0x38>)
 8006418:	2201      	movs	r2, #1
 800641a:	701a      	strb	r2, [r3, #0]

	lfo_mod.am_mod = OFF;
 800641c:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <init_state+0x3c>)
 800641e:	2200      	movs	r2, #0
 8006420:	801a      	strh	r2, [r3, #0]
	lfo_mod.fm_mod = OFF;
 8006422:	4b09      	ldr	r3, [pc, #36]	; (8006448 <init_state+0x3c>)
 8006424:	2200      	movs	r2, #0
 8006426:	805a      	strh	r2, [r3, #2]

	adsr_mod.am_mod = OFF;
 8006428:	4b08      	ldr	r3, [pc, #32]	; (800644c <init_state+0x40>)
 800642a:	2200      	movs	r2, #0
 800642c:	801a      	strh	r2, [r3, #0]
	adsr_mod.fm_mod = OFF;
 800642e:	4b07      	ldr	r3, [pc, #28]	; (800644c <init_state+0x40>)
 8006430:	2200      	movs	r2, #0
 8006432:	805a      	strh	r2, [r3, #2]

}
 8006434:	bf00      	nop
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	200045e5 	.word	0x200045e5
 8006444:	200045e4 	.word	0x200045e4
 8006448:	20004610 	.word	0x20004610
 800644c:	200045e8 	.word	0x200045e8

08006450 <arm_sin_f32>:
 8006450:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80064bc <arm_sin_f32+0x6c>
 8006454:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006458:	ee20 7a07 	vmul.f32	s14, s0, s14
 800645c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006460:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8006464:	d504      	bpl.n	8006470 <arm_sin_f32+0x20>
 8006466:	ee17 3a90 	vmov	r3, s15
 800646a:	3b01      	subs	r3, #1
 800646c:	ee07 3a90 	vmov	s15, r3
 8006470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006474:	eddf 6a12 	vldr	s13, [pc, #72]	; 80064c0 <arm_sin_f32+0x70>
 8006478:	4a12      	ldr	r2, [pc, #72]	; (80064c4 <arm_sin_f32+0x74>)
 800647a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800647e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006482:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006486:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 800648a:	ee16 3a90 	vmov	r3, s13
 800648e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006492:	ee06 3a90 	vmov	s13, r3
 8006496:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 800649a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800649e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064a2:	edd1 6a00 	vldr	s13, [r1]
 80064a6:	ed91 7a01 	vldr	s14, [r1, #4]
 80064aa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80064ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064b2:	ee20 0a26 	vmul.f32	s0, s0, s13
 80064b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80064ba:	4770      	bx	lr
 80064bc:	3e22f983 	.word	0x3e22f983
 80064c0:	44000000 	.word	0x44000000
 80064c4:	08007a68 	.word	0x08007a68

080064c8 <__libc_init_array>:
 80064c8:	b570      	push	{r4, r5, r6, lr}
 80064ca:	4b0e      	ldr	r3, [pc, #56]	; (8006504 <__libc_init_array+0x3c>)
 80064cc:	4c0e      	ldr	r4, [pc, #56]	; (8006508 <__libc_init_array+0x40>)
 80064ce:	1ae4      	subs	r4, r4, r3
 80064d0:	10a4      	asrs	r4, r4, #2
 80064d2:	2500      	movs	r5, #0
 80064d4:	461e      	mov	r6, r3
 80064d6:	42a5      	cmp	r5, r4
 80064d8:	d004      	beq.n	80064e4 <__libc_init_array+0x1c>
 80064da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064de:	4798      	blx	r3
 80064e0:	3501      	adds	r5, #1
 80064e2:	e7f8      	b.n	80064d6 <__libc_init_array+0xe>
 80064e4:	f001 faae 	bl	8007a44 <_init>
 80064e8:	4c08      	ldr	r4, [pc, #32]	; (800650c <__libc_init_array+0x44>)
 80064ea:	4b09      	ldr	r3, [pc, #36]	; (8006510 <__libc_init_array+0x48>)
 80064ec:	1ae4      	subs	r4, r4, r3
 80064ee:	10a4      	asrs	r4, r4, #2
 80064f0:	2500      	movs	r5, #0
 80064f2:	461e      	mov	r6, r3
 80064f4:	42a5      	cmp	r5, r4
 80064f6:	d004      	beq.n	8006502 <__libc_init_array+0x3a>
 80064f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064fc:	4798      	blx	r3
 80064fe:	3501      	adds	r5, #1
 8006500:	e7f8      	b.n	80064f4 <__libc_init_array+0x2c>
 8006502:	bd70      	pop	{r4, r5, r6, pc}
 8006504:	08008670 	.word	0x08008670
 8006508:	08008670 	.word	0x08008670
 800650c:	08008674 	.word	0x08008674
 8006510:	08008670 	.word	0x08008670

08006514 <cosf>:
 8006514:	ee10 3a10 	vmov	r3, s0
 8006518:	b507      	push	{r0, r1, r2, lr}
 800651a:	4a1c      	ldr	r2, [pc, #112]	; (800658c <cosf+0x78>)
 800651c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006520:	4293      	cmp	r3, r2
 8006522:	dc02      	bgt.n	800652a <cosf+0x16>
 8006524:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8006590 <cosf+0x7c>
 8006528:	e013      	b.n	8006552 <cosf+0x3e>
 800652a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800652e:	db02      	blt.n	8006536 <cosf+0x22>
 8006530:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006534:	e027      	b.n	8006586 <cosf+0x72>
 8006536:	4668      	mov	r0, sp
 8006538:	f000 fcb0 	bl	8006e9c <__ieee754_rem_pio2f>
 800653c:	f000 0003 	and.w	r0, r0, #3
 8006540:	2801      	cmp	r0, #1
 8006542:	d009      	beq.n	8006558 <cosf+0x44>
 8006544:	2802      	cmp	r0, #2
 8006546:	d00e      	beq.n	8006566 <cosf+0x52>
 8006548:	b9b0      	cbnz	r0, 8006578 <cosf+0x64>
 800654a:	eddd 0a01 	vldr	s1, [sp, #4]
 800654e:	ed9d 0a00 	vldr	s0, [sp]
 8006552:	f000 fe15 	bl	8007180 <__kernel_cosf>
 8006556:	e016      	b.n	8006586 <cosf+0x72>
 8006558:	eddd 0a01 	vldr	s1, [sp, #4]
 800655c:	ed9d 0a00 	vldr	s0, [sp]
 8006560:	f001 f8d2 	bl	8007708 <__kernel_sinf>
 8006564:	e005      	b.n	8006572 <cosf+0x5e>
 8006566:	eddd 0a01 	vldr	s1, [sp, #4]
 800656a:	ed9d 0a00 	vldr	s0, [sp]
 800656e:	f000 fe07 	bl	8007180 <__kernel_cosf>
 8006572:	eeb1 0a40 	vneg.f32	s0, s0
 8006576:	e006      	b.n	8006586 <cosf+0x72>
 8006578:	2001      	movs	r0, #1
 800657a:	eddd 0a01 	vldr	s1, [sp, #4]
 800657e:	ed9d 0a00 	vldr	s0, [sp]
 8006582:	f001 f8c1 	bl	8007708 <__kernel_sinf>
 8006586:	b003      	add	sp, #12
 8006588:	f85d fb04 	ldr.w	pc, [sp], #4
 800658c:	3f490fd8 	.word	0x3f490fd8
 8006590:	00000000 	.word	0x00000000

08006594 <sinf>:
 8006594:	ee10 3a10 	vmov	r3, s0
 8006598:	b507      	push	{r0, r1, r2, lr}
 800659a:	4a1d      	ldr	r2, [pc, #116]	; (8006610 <sinf+0x7c>)
 800659c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065a0:	4293      	cmp	r3, r2
 80065a2:	dc03      	bgt.n	80065ac <sinf+0x18>
 80065a4:	2000      	movs	r0, #0
 80065a6:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8006614 <sinf+0x80>
 80065aa:	e014      	b.n	80065d6 <sinf+0x42>
 80065ac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80065b0:	db02      	blt.n	80065b8 <sinf+0x24>
 80065b2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80065b6:	e028      	b.n	800660a <sinf+0x76>
 80065b8:	4668      	mov	r0, sp
 80065ba:	f000 fc6f 	bl	8006e9c <__ieee754_rem_pio2f>
 80065be:	f000 0003 	and.w	r0, r0, #3
 80065c2:	2801      	cmp	r0, #1
 80065c4:	d00a      	beq.n	80065dc <sinf+0x48>
 80065c6:	2802      	cmp	r0, #2
 80065c8:	d00f      	beq.n	80065ea <sinf+0x56>
 80065ca:	b9b0      	cbnz	r0, 80065fa <sinf+0x66>
 80065cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80065d0:	ed9d 0a00 	vldr	s0, [sp]
 80065d4:	2001      	movs	r0, #1
 80065d6:	f001 f897 	bl	8007708 <__kernel_sinf>
 80065da:	e016      	b.n	800660a <sinf+0x76>
 80065dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80065e0:	ed9d 0a00 	vldr	s0, [sp]
 80065e4:	f000 fdcc 	bl	8007180 <__kernel_cosf>
 80065e8:	e00f      	b.n	800660a <sinf+0x76>
 80065ea:	2001      	movs	r0, #1
 80065ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80065f0:	ed9d 0a00 	vldr	s0, [sp]
 80065f4:	f001 f888 	bl	8007708 <__kernel_sinf>
 80065f8:	e005      	b.n	8006606 <sinf+0x72>
 80065fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80065fe:	ed9d 0a00 	vldr	s0, [sp]
 8006602:	f000 fdbd 	bl	8007180 <__kernel_cosf>
 8006606:	eeb1 0a40 	vneg.f32	s0, s0
 800660a:	b003      	add	sp, #12
 800660c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006610:	3f490fd8 	.word	0x3f490fd8
 8006614:	00000000 	.word	0x00000000

08006618 <powf>:
 8006618:	b570      	push	{r4, r5, r6, lr}
 800661a:	ed2d 8b04 	vpush	{d8-d9}
 800661e:	4cb5      	ldr	r4, [pc, #724]	; (80068f4 <powf+0x2dc>)
 8006620:	b08a      	sub	sp, #40	; 0x28
 8006622:	eeb0 9a40 	vmov.f32	s18, s0
 8006626:	eef0 8a60 	vmov.f32	s17, s1
 800662a:	f000 f971 	bl	8006910 <__ieee754_powf>
 800662e:	f994 5000 	ldrsb.w	r5, [r4]
 8006632:	1c6b      	adds	r3, r5, #1
 8006634:	eeb0 8a40 	vmov.f32	s16, s0
 8006638:	4626      	mov	r6, r4
 800663a:	f000 8153 	beq.w	80068e4 <powf+0x2cc>
 800663e:	eef4 8a68 	vcmp.f32	s17, s17
 8006642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006646:	f180 814d 	bvs.w	80068e4 <powf+0x2cc>
 800664a:	eeb4 9a49 	vcmp.f32	s18, s18
 800664e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006652:	d71f      	bvc.n	8006694 <powf+0x7c>
 8006654:	eef5 8a40 	vcmp.f32	s17, #0.0
 8006658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665c:	f040 8142 	bne.w	80068e4 <powf+0x2cc>
 8006660:	2301      	movs	r3, #1
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	4ba4      	ldr	r3, [pc, #656]	; (80068f8 <powf+0x2e0>)
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	ee19 0a10 	vmov	r0, s18
 800666c:	2300      	movs	r3, #0
 800666e:	9308      	str	r3, [sp, #32]
 8006670:	f7f9 ff0e 	bl	8000490 <__aeabi_f2d>
 8006674:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006678:	ee18 0a90 	vmov	r0, s17
 800667c:	f7f9 ff08 	bl	8000490 <__aeabi_f2d>
 8006680:	4b9e      	ldr	r3, [pc, #632]	; (80068fc <powf+0x2e4>)
 8006682:	2200      	movs	r2, #0
 8006684:	2d02      	cmp	r5, #2
 8006686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800668a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800668e:	f040 808d 	bne.w	80067ac <powf+0x194>
 8006692:	e122      	b.n	80068da <powf+0x2c2>
 8006694:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800669c:	d14c      	bne.n	8006738 <powf+0x120>
 800669e:	eef5 8a40 	vcmp.f32	s17, #0.0
 80066a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066a6:	d11c      	bne.n	80066e2 <powf+0xca>
 80066a8:	2301      	movs	r3, #1
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	4b92      	ldr	r3, [pc, #584]	; (80068f8 <powf+0x2e0>)
 80066ae:	9301      	str	r3, [sp, #4]
 80066b0:	ee19 0a10 	vmov	r0, s18
 80066b4:	2300      	movs	r3, #0
 80066b6:	9308      	str	r3, [sp, #32]
 80066b8:	f7f9 feea 	bl	8000490 <__aeabi_f2d>
 80066bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066c0:	ee18 0a90 	vmov	r0, s17
 80066c4:	f7f9 fee4 	bl	8000490 <__aeabi_f2d>
 80066c8:	2200      	movs	r2, #0
 80066ca:	2300      	movs	r3, #0
 80066cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80066d4:	2d00      	cmp	r5, #0
 80066d6:	d069      	beq.n	80067ac <powf+0x194>
 80066d8:	4b88      	ldr	r3, [pc, #544]	; (80068fc <powf+0x2e4>)
 80066da:	2200      	movs	r2, #0
 80066dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80066e0:	e0f5      	b.n	80068ce <powf+0x2b6>
 80066e2:	eeb0 0a68 	vmov.f32	s0, s17
 80066e6:	f001 f8ea 	bl	80078be <finitef>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	f000 80fa 	beq.w	80068e4 <powf+0x2cc>
 80066f0:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80066f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066f8:	f140 80f4 	bpl.w	80068e4 <powf+0x2cc>
 80066fc:	2301      	movs	r3, #1
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	4b7d      	ldr	r3, [pc, #500]	; (80068f8 <powf+0x2e0>)
 8006702:	9301      	str	r3, [sp, #4]
 8006704:	ee19 0a10 	vmov	r0, s18
 8006708:	2300      	movs	r3, #0
 800670a:	9308      	str	r3, [sp, #32]
 800670c:	f7f9 fec0 	bl	8000490 <__aeabi_f2d>
 8006710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006714:	ee18 0a90 	vmov	r0, s17
 8006718:	f7f9 feba 	bl	8000490 <__aeabi_f2d>
 800671c:	f994 3000 	ldrsb.w	r3, [r4]
 8006720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006724:	b913      	cbnz	r3, 800672c <powf+0x114>
 8006726:	2200      	movs	r2, #0
 8006728:	2300      	movs	r3, #0
 800672a:	e034      	b.n	8006796 <powf+0x17e>
 800672c:	4974      	ldr	r1, [pc, #464]	; (8006900 <powf+0x2e8>)
 800672e:	2000      	movs	r0, #0
 8006730:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006734:	2b02      	cmp	r3, #2
 8006736:	e038      	b.n	80067aa <powf+0x192>
 8006738:	f001 f8c1 	bl	80078be <finitef>
 800673c:	4605      	mov	r5, r0
 800673e:	2800      	cmp	r0, #0
 8006740:	f040 8099 	bne.w	8006876 <powf+0x25e>
 8006744:	eeb0 0a49 	vmov.f32	s0, s18
 8006748:	f001 f8b9 	bl	80078be <finitef>
 800674c:	2800      	cmp	r0, #0
 800674e:	f000 8092 	beq.w	8006876 <powf+0x25e>
 8006752:	eeb0 0a68 	vmov.f32	s0, s17
 8006756:	f001 f8b2 	bl	80078be <finitef>
 800675a:	2800      	cmp	r0, #0
 800675c:	f000 808b 	beq.w	8006876 <powf+0x25e>
 8006760:	eeb4 8a48 	vcmp.f32	s16, s16
 8006764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006768:	f994 4000 	ldrsb.w	r4, [r4]
 800676c:	4b62      	ldr	r3, [pc, #392]	; (80068f8 <powf+0x2e0>)
 800676e:	d727      	bvc.n	80067c0 <powf+0x1a8>
 8006770:	2201      	movs	r2, #1
 8006772:	ee19 0a10 	vmov	r0, s18
 8006776:	e88d 000c 	stmia.w	sp, {r2, r3}
 800677a:	9508      	str	r5, [sp, #32]
 800677c:	f7f9 fe88 	bl	8000490 <__aeabi_f2d>
 8006780:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006784:	ee18 0a90 	vmov	r0, s17
 8006788:	f7f9 fe82 	bl	8000490 <__aeabi_f2d>
 800678c:	2200      	movs	r2, #0
 800678e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006792:	2300      	movs	r3, #0
 8006794:	b914      	cbnz	r4, 800679c <powf+0x184>
 8006796:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800679a:	e007      	b.n	80067ac <powf+0x194>
 800679c:	4610      	mov	r0, r2
 800679e:	4619      	mov	r1, r3
 80067a0:	f7f9 fff4 	bl	800078c <__aeabi_ddiv>
 80067a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067a8:	2c02      	cmp	r4, #2
 80067aa:	d005      	beq.n	80067b8 <powf+0x1a0>
 80067ac:	4668      	mov	r0, sp
 80067ae:	f000 fff3 	bl	8007798 <matherr>
 80067b2:	2800      	cmp	r0, #0
 80067b4:	f040 808b 	bne.w	80068ce <powf+0x2b6>
 80067b8:	f001 f93e 	bl	8007a38 <__errno>
 80067bc:	2321      	movs	r3, #33	; 0x21
 80067be:	e085      	b.n	80068cc <powf+0x2b4>
 80067c0:	2203      	movs	r2, #3
 80067c2:	ee19 0a10 	vmov	r0, s18
 80067c6:	e88d 000c 	stmia.w	sp, {r2, r3}
 80067ca:	9508      	str	r5, [sp, #32]
 80067cc:	f7f9 fe60 	bl	8000490 <__aeabi_f2d>
 80067d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067d4:	ee18 0a90 	vmov	r0, s17
 80067d8:	f7f9 fe5a 	bl	8000490 <__aeabi_f2d>
 80067dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e0:	bb14      	cbnz	r4, 8006828 <powf+0x210>
 80067e2:	4b48      	ldr	r3, [pc, #288]	; (8006904 <powf+0x2ec>)
 80067e4:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80067e8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80067ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80067f4:	d563      	bpl.n	80068be <powf+0x2a6>
 80067f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80067fa:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80067fe:	ee17 0a90 	vmov	r0, s15
 8006802:	f7f9 fe45 	bl	8000490 <__aeabi_f2d>
 8006806:	4604      	mov	r4, r0
 8006808:	460d      	mov	r5, r1
 800680a:	ec45 4b10 	vmov	d0, r4, r5
 800680e:	f000 ffc5 	bl	800779c <rint>
 8006812:	4620      	mov	r0, r4
 8006814:	ec53 2b10 	vmov	r2, r3, d0
 8006818:	4629      	mov	r1, r5
 800681a:	f7fa f8f5 	bl	8000a08 <__aeabi_dcmpeq>
 800681e:	bb28      	cbnz	r0, 800686c <powf+0x254>
 8006820:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006824:	4b38      	ldr	r3, [pc, #224]	; (8006908 <powf+0x2f0>)
 8006826:	e01f      	b.n	8006868 <powf+0x250>
 8006828:	4b38      	ldr	r3, [pc, #224]	; (800690c <powf+0x2f4>)
 800682a:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800682e:	2200      	movs	r2, #0
 8006830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006834:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006838:	d518      	bpl.n	800686c <powf+0x254>
 800683a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800683e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006842:	ee17 0a90 	vmov	r0, s15
 8006846:	f7f9 fe23 	bl	8000490 <__aeabi_f2d>
 800684a:	4604      	mov	r4, r0
 800684c:	460d      	mov	r5, r1
 800684e:	ec45 4b10 	vmov	d0, r4, r5
 8006852:	f000 ffa3 	bl	800779c <rint>
 8006856:	4620      	mov	r0, r4
 8006858:	ec53 2b10 	vmov	r2, r3, d0
 800685c:	4629      	mov	r1, r5
 800685e:	f7fa f8d3 	bl	8000a08 <__aeabi_dcmpeq>
 8006862:	b918      	cbnz	r0, 800686c <powf+0x254>
 8006864:	4b26      	ldr	r3, [pc, #152]	; (8006900 <powf+0x2e8>)
 8006866:	2200      	movs	r2, #0
 8006868:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800686c:	f996 3000 	ldrsb.w	r3, [r6]
 8006870:	2b02      	cmp	r3, #2
 8006872:	d124      	bne.n	80068be <powf+0x2a6>
 8006874:	e027      	b.n	80068c6 <powf+0x2ae>
 8006876:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800687a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800687e:	d131      	bne.n	80068e4 <powf+0x2cc>
 8006880:	eeb0 0a49 	vmov.f32	s0, s18
 8006884:	f001 f81b 	bl	80078be <finitef>
 8006888:	b360      	cbz	r0, 80068e4 <powf+0x2cc>
 800688a:	eeb0 0a68 	vmov.f32	s0, s17
 800688e:	f001 f816 	bl	80078be <finitef>
 8006892:	b338      	cbz	r0, 80068e4 <powf+0x2cc>
 8006894:	2304      	movs	r3, #4
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	4b17      	ldr	r3, [pc, #92]	; (80068f8 <powf+0x2e0>)
 800689a:	9301      	str	r3, [sp, #4]
 800689c:	ee19 0a10 	vmov	r0, s18
 80068a0:	2300      	movs	r3, #0
 80068a2:	9308      	str	r3, [sp, #32]
 80068a4:	f7f9 fdf4 	bl	8000490 <__aeabi_f2d>
 80068a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ac:	ee18 0a90 	vmov	r0, s17
 80068b0:	f7f9 fdee 	bl	8000490 <__aeabi_f2d>
 80068b4:	2200      	movs	r2, #0
 80068b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068ba:	2300      	movs	r3, #0
 80068bc:	e7d4      	b.n	8006868 <powf+0x250>
 80068be:	4668      	mov	r0, sp
 80068c0:	f000 ff6a 	bl	8007798 <matherr>
 80068c4:	b918      	cbnz	r0, 80068ce <powf+0x2b6>
 80068c6:	f001 f8b7 	bl	8007a38 <__errno>
 80068ca:	2322      	movs	r3, #34	; 0x22
 80068cc:	6003      	str	r3, [r0, #0]
 80068ce:	9b08      	ldr	r3, [sp, #32]
 80068d0:	b11b      	cbz	r3, 80068da <powf+0x2c2>
 80068d2:	f001 f8b1 	bl	8007a38 <__errno>
 80068d6:	9b08      	ldr	r3, [sp, #32]
 80068d8:	6003      	str	r3, [r0, #0]
 80068da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068de:	f7fa f8c5 	bl	8000a6c <__aeabi_d2f>
 80068e2:	e001      	b.n	80068e8 <powf+0x2d0>
 80068e4:	ee18 0a10 	vmov	r0, s16
 80068e8:	ee00 0a10 	vmov	s0, r0
 80068ec:	b00a      	add	sp, #40	; 0x28
 80068ee:	ecbd 8b04 	vpop	{d8-d9}
 80068f2:	bd70      	pop	{r4, r5, r6, pc}
 80068f4:	20000190 	.word	0x20000190
 80068f8:	0800826e 	.word	0x0800826e
 80068fc:	3ff00000 	.word	0x3ff00000
 8006900:	fff00000 	.word	0xfff00000
 8006904:	47efffff 	.word	0x47efffff
 8006908:	c7efffff 	.word	0xc7efffff
 800690c:	7ff00000 	.word	0x7ff00000

08006910 <__ieee754_powf>:
 8006910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006914:	ee10 5a90 	vmov	r5, s1
 8006918:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800691c:	ed2d 8b02 	vpush	{d8}
 8006920:	eeb0 8a40 	vmov.f32	s16, s0
 8006924:	eef0 8a60 	vmov.f32	s17, s1
 8006928:	f000 8298 	beq.w	8006e5c <__ieee754_powf+0x54c>
 800692c:	ee10 8a10 	vmov	r8, s0
 8006930:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006934:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006938:	dc06      	bgt.n	8006948 <__ieee754_powf+0x38>
 800693a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800693e:	dd0a      	ble.n	8006956 <__ieee754_powf+0x46>
 8006940:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006944:	f000 828a 	beq.w	8006e5c <__ieee754_powf+0x54c>
 8006948:	ecbd 8b02 	vpop	{d8}
 800694c:	48e2      	ldr	r0, [pc, #904]	; (8006cd8 <__ieee754_powf+0x3c8>)
 800694e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006952:	f001 b801 	b.w	8007958 <nanf>
 8006956:	f1b8 0f00 	cmp.w	r8, #0
 800695a:	da13      	bge.n	8006984 <__ieee754_powf+0x74>
 800695c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8006960:	da12      	bge.n	8006988 <__ieee754_powf+0x78>
 8006962:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006966:	db23      	blt.n	80069b0 <__ieee754_powf+0xa0>
 8006968:	15fb      	asrs	r3, r7, #23
 800696a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800696e:	fa47 f603 	asr.w	r6, r7, r3
 8006972:	fa06 f303 	lsl.w	r3, r6, r3
 8006976:	429f      	cmp	r7, r3
 8006978:	d11a      	bne.n	80069b0 <__ieee754_powf+0xa0>
 800697a:	f006 0601 	and.w	r6, r6, #1
 800697e:	f1c6 0602 	rsb	r6, r6, #2
 8006982:	e016      	b.n	80069b2 <__ieee754_powf+0xa2>
 8006984:	2600      	movs	r6, #0
 8006986:	e000      	b.n	800698a <__ieee754_powf+0x7a>
 8006988:	2602      	movs	r6, #2
 800698a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800698e:	d110      	bne.n	80069b2 <__ieee754_powf+0xa2>
 8006990:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006994:	f000 8262 	beq.w	8006e5c <__ieee754_powf+0x54c>
 8006998:	dd05      	ble.n	80069a6 <__ieee754_powf+0x96>
 800699a:	2d00      	cmp	r5, #0
 800699c:	f280 8261 	bge.w	8006e62 <__ieee754_powf+0x552>
 80069a0:	ed9f 0ace 	vldr	s0, [pc, #824]	; 8006cdc <__ieee754_powf+0x3cc>
 80069a4:	e262      	b.n	8006e6c <__ieee754_powf+0x55c>
 80069a6:	2d00      	cmp	r5, #0
 80069a8:	dafa      	bge.n	80069a0 <__ieee754_powf+0x90>
 80069aa:	eeb1 0a68 	vneg.f32	s0, s17
 80069ae:	e25d      	b.n	8006e6c <__ieee754_powf+0x55c>
 80069b0:	2600      	movs	r6, #0
 80069b2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80069b6:	d107      	bne.n	80069c8 <__ieee754_powf+0xb8>
 80069b8:	2d00      	cmp	r5, #0
 80069ba:	f280 8255 	bge.w	8006e68 <__ieee754_powf+0x558>
 80069be:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80069c2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80069c6:	e251      	b.n	8006e6c <__ieee754_powf+0x55c>
 80069c8:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80069cc:	d102      	bne.n	80069d4 <__ieee754_powf+0xc4>
 80069ce:	ee28 0a08 	vmul.f32	s0, s16, s16
 80069d2:	e24b      	b.n	8006e6c <__ieee754_powf+0x55c>
 80069d4:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80069d8:	eeb0 0a48 	vmov.f32	s0, s16
 80069dc:	d108      	bne.n	80069f0 <__ieee754_powf+0xe0>
 80069de:	f1b8 0f00 	cmp.w	r8, #0
 80069e2:	db05      	blt.n	80069f0 <__ieee754_powf+0xe0>
 80069e4:	ecbd 8b02 	vpop	{d8}
 80069e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ec:	f000 bb80 	b.w	80070f0 <__ieee754_sqrtf>
 80069f0:	f000 ff5e 	bl	80078b0 <fabsf>
 80069f4:	b124      	cbz	r4, 8006a00 <__ieee754_powf+0xf0>
 80069f6:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 80069fa:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80069fe:	d119      	bne.n	8006a34 <__ieee754_powf+0x124>
 8006a00:	2d00      	cmp	r5, #0
 8006a02:	bfbc      	itt	lt
 8006a04:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8006a08:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006a0c:	f1b8 0f00 	cmp.w	r8, #0
 8006a10:	f280 822c 	bge.w	8006e6c <__ieee754_powf+0x55c>
 8006a14:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8006a18:	ea54 0306 	orrs.w	r3, r4, r6
 8006a1c:	d104      	bne.n	8006a28 <__ieee754_powf+0x118>
 8006a1e:	ee70 0a40 	vsub.f32	s1, s0, s0
 8006a22:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8006a26:	e221      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006a28:	2e01      	cmp	r6, #1
 8006a2a:	f040 821f 	bne.w	8006e6c <__ieee754_powf+0x55c>
 8006a2e:	eeb1 0a40 	vneg.f32	s0, s0
 8006a32:	e21b      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006a34:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 8006a38:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a3c:	ea56 0308 	orrs.w	r3, r6, r8
 8006a40:	d104      	bne.n	8006a4c <__ieee754_powf+0x13c>
 8006a42:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006a46:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006a4a:	e20f      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006a4c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8006a50:	dd3e      	ble.n	8006ad0 <__ieee754_powf+0x1c0>
 8006a52:	4ba3      	ldr	r3, [pc, #652]	; (8006ce0 <__ieee754_powf+0x3d0>)
 8006a54:	429c      	cmp	r4, r3
 8006a56:	dc06      	bgt.n	8006a66 <__ieee754_powf+0x156>
 8006a58:	2d00      	cmp	r5, #0
 8006a5a:	daa1      	bge.n	80069a0 <__ieee754_powf+0x90>
 8006a5c:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 8006ce4 <__ieee754_powf+0x3d4>
 8006a60:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006a64:	e202      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006a66:	4ba0      	ldr	r3, [pc, #640]	; (8006ce8 <__ieee754_powf+0x3d8>)
 8006a68:	429c      	cmp	r4, r3
 8006a6a:	dd02      	ble.n	8006a72 <__ieee754_powf+0x162>
 8006a6c:	2d00      	cmp	r5, #0
 8006a6e:	dcf5      	bgt.n	8006a5c <__ieee754_powf+0x14c>
 8006a70:	e796      	b.n	80069a0 <__ieee754_powf+0x90>
 8006a72:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8006a76:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006a7a:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8006cec <__ieee754_powf+0x3dc>
 8006a7e:	eef1 6a40 	vneg.f32	s13, s0
 8006a82:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8006a86:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006a8a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006a8e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006a92:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006a96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a9a:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8006cf0 <__ieee754_powf+0x3e0>
 8006a9e:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8006aa2:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8006cf4 <__ieee754_powf+0x3e4>
 8006aa6:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006aaa:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8006cf8 <__ieee754_powf+0x3e8>
 8006aae:	eeb0 6a67 	vmov.f32	s12, s15
 8006ab2:	eea0 6a07 	vfma.f32	s12, s0, s14
 8006ab6:	ee16 3a10 	vmov	r3, s12
 8006aba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006abe:	f023 030f 	bic.w	r3, r3, #15
 8006ac2:	ee06 3a10 	vmov	s12, r3
 8006ac6:	eea6 6a87 	vfma.f32	s12, s13, s14
 8006aca:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006ace:	e0cb      	b.n	8006c68 <__ieee754_powf+0x358>
 8006ad0:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8006ad4:	bfb8      	it	lt
 8006ad6:	eddf 7a89 	vldrlt	s15, [pc, #548]	; 8006cfc <__ieee754_powf+0x3ec>
 8006ada:	4989      	ldr	r1, [pc, #548]	; (8006d00 <__ieee754_powf+0x3f0>)
 8006adc:	bfbe      	ittt	lt
 8006ade:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8006ae2:	f06f 0217 	mvnlt.w	r2, #23
 8006ae6:	ee17 4a90 	vmovlt	r4, s15
 8006aea:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8006aee:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8006af2:	bfa8      	it	ge
 8006af4:	2200      	movge	r2, #0
 8006af6:	3b7f      	subs	r3, #127	; 0x7f
 8006af8:	428c      	cmp	r4, r1
 8006afa:	4413      	add	r3, r2
 8006afc:	f044 527e 	orr.w	r2, r4, #1065353216	; 0x3f800000
 8006b00:	dd05      	ble.n	8006b0e <__ieee754_powf+0x1fe>
 8006b02:	4980      	ldr	r1, [pc, #512]	; (8006d04 <__ieee754_powf+0x3f4>)
 8006b04:	428c      	cmp	r4, r1
 8006b06:	dd04      	ble.n	8006b12 <__ieee754_powf+0x202>
 8006b08:	3301      	adds	r3, #1
 8006b0a:	f5a2 0200 	sub.w	r2, r2, #8388608	; 0x800000
 8006b0e:	2000      	movs	r0, #0
 8006b10:	e000      	b.n	8006b14 <__ieee754_powf+0x204>
 8006b12:	2001      	movs	r0, #1
 8006b14:	4c7c      	ldr	r4, [pc, #496]	; (8006d08 <__ieee754_powf+0x3f8>)
 8006b16:	0081      	lsls	r1, r0, #2
 8006b18:	440c      	add	r4, r1
 8006b1a:	ee07 2a10 	vmov	s14, r2
 8006b1e:	ed94 4a00 	vldr	s8, [r4]
 8006b22:	ee77 7a04 	vadd.f32	s15, s14, s8
 8006b26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b2a:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8006b2e:	1052      	asrs	r2, r2, #1
 8006b30:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006b34:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
 8006b38:	eb02 5240 	add.w	r2, r2, r0, lsl #21
 8006b3c:	ee77 5a44 	vsub.f32	s11, s14, s8
 8006b40:	ee06 2a90 	vmov	s13, r2
 8006b44:	ee65 7a86 	vmul.f32	s15, s11, s12
 8006b48:	ee17 4a90 	vmov	r4, s15
 8006b4c:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8006b50:	f024 040f 	bic.w	r4, r4, #15
 8006b54:	ee05 4a10 	vmov	s10, r4
 8006b58:	eef1 4a45 	vneg.f32	s9, s10
 8006b5c:	eee4 5aa6 	vfma.f32	s11, s9, s13
 8006b60:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8006b64:	ed9f 4a69 	vldr	s8, [pc, #420]	; 8006d0c <__ieee754_powf+0x3fc>
 8006b68:	ee77 6a66 	vsub.f32	s13, s14, s13
 8006b6c:	ee37 7a85 	vadd.f32	s14, s15, s10
 8006b70:	eee4 5aa6 	vfma.f32	s11, s9, s13
 8006b74:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8006b78:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006b7c:	eddf 5a64 	vldr	s11, [pc, #400]	; 8006d10 <__ieee754_powf+0x400>
 8006b80:	eee6 5a84 	vfma.f32	s11, s13, s8
 8006b84:	ed9f 4a63 	vldr	s8, [pc, #396]	; 8006d14 <__ieee754_powf+0x404>
 8006b88:	eea6 4aa5 	vfma.f32	s8, s13, s11
 8006b8c:	eddf 5a57 	vldr	s11, [pc, #348]	; 8006cec <__ieee754_powf+0x3dc>
 8006b90:	eee6 5a84 	vfma.f32	s11, s13, s8
 8006b94:	ed9f 4a60 	vldr	s8, [pc, #384]	; 8006d18 <__ieee754_powf+0x408>
 8006b98:	eea6 4aa5 	vfma.f32	s8, s13, s11
 8006b9c:	eddf 5a5f 	vldr	s11, [pc, #380]	; 8006d1c <__ieee754_powf+0x40c>
 8006ba0:	eee6 5a84 	vfma.f32	s11, s13, s8
 8006ba4:	ee66 3aa6 	vmul.f32	s7, s13, s13
 8006ba8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006bac:	eea3 7aa5 	vfma.f32	s14, s7, s11
 8006bb0:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8006bb4:	eef0 6a65 	vmov.f32	s13, s11
 8006bb8:	eee5 6a05 	vfma.f32	s13, s10, s10
 8006bbc:	ee76 6a87 	vadd.f32	s13, s13, s14
 8006bc0:	ee16 2a90 	vmov	r2, s13
 8006bc4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8006bc8:	f022 020f 	bic.w	r2, r2, #15
 8006bcc:	ee06 2a90 	vmov	s13, r2
 8006bd0:	ee76 5ae5 	vsub.f32	s11, s13, s11
 8006bd4:	eee4 5a85 	vfma.f32	s11, s9, s10
 8006bd8:	ee37 7a65 	vsub.f32	s14, s14, s11
 8006bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006be0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006be4:	eef0 5a67 	vmov.f32	s11, s15
 8006be8:	eee5 5a26 	vfma.f32	s11, s10, s13
 8006bec:	ed9f 5a4c 	vldr	s10, [pc, #304]	; 8006d20 <__ieee754_powf+0x410>
 8006bf0:	ee15 2a90 	vmov	r2, s11
 8006bf4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8006bf8:	f022 020f 	bic.w	r2, r2, #15
 8006bfc:	ee07 2a10 	vmov	s14, r2
 8006c00:	eea4 7aa6 	vfma.f32	s14, s9, s13
 8006c04:	ee05 2a90 	vmov	s11, r2
 8006c08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c0c:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006d24 <__ieee754_powf+0x414>
 8006c10:	4a45      	ldr	r2, [pc, #276]	; (8006d28 <__ieee754_powf+0x418>)
 8006c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c16:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006d2c <__ieee754_powf+0x41c>
 8006c1a:	eee5 7a87 	vfma.f32	s15, s11, s14
 8006c1e:	440a      	add	r2, r1
 8006c20:	ed92 7a00 	vldr	s14, [r2]
 8006c24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c28:	ee07 3a90 	vmov	s15, r3
 8006c2c:	eef0 6a47 	vmov.f32	s13, s14
 8006c30:	4b3f      	ldr	r3, [pc, #252]	; (8006d30 <__ieee754_powf+0x420>)
 8006c32:	eee5 6a85 	vfma.f32	s13, s11, s10
 8006c36:	4419      	add	r1, r3
 8006c38:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8006c3c:	edd1 7a00 	vldr	s15, [r1]
 8006c40:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006c44:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006c48:	ee16 3a90 	vmov	r3, s13
 8006c4c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006c50:	f023 030f 	bic.w	r3, r3, #15
 8006c54:	ee06 3a90 	vmov	s13, r3
 8006c58:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8006c5c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8006c60:	eee5 7ac5 	vfms.f32	s15, s11, s10
 8006c64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c68:	3e01      	subs	r6, #1
 8006c6a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8006c6e:	ea56 0208 	orrs.w	r2, r6, r8
 8006c72:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006c76:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006c7a:	f025 050f 	bic.w	r5, r5, #15
 8006c7e:	bf0c      	ite	eq
 8006c80:	eeb0 8a47 	vmoveq.f32	s16, s14
 8006c84:	eeb0 8a40 	vmovne.f32	s16, s0
 8006c88:	ee07 5a10 	vmov	s14, r5
 8006c8c:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8006c90:	ee38 0ac7 	vsub.f32	s0, s17, s14
 8006c94:	ee07 3a10 	vmov	s14, r3
 8006c98:	ee06 5a90 	vmov	s13, r5
 8006c9c:	eee7 7a00 	vfma.f32	s15, s14, s0
 8006ca0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006ca4:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006ca8:	ee16 1a90 	vmov	r1, s13
 8006cac:	2900      	cmp	r1, #0
 8006cae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006cb2:	dd41      	ble.n	8006d38 <__ieee754_powf+0x428>
 8006cb4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8006cb8:	dc0b      	bgt.n	8006cd2 <__ieee754_powf+0x3c2>
 8006cba:	d150      	bne.n	8006d5e <__ieee754_powf+0x44e>
 8006cbc:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8006d34 <__ieee754_powf+0x424>
 8006cc0:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8006cc4:	ee37 6a86 	vadd.f32	s12, s15, s12
 8006cc8:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8006ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd0:	dd48      	ble.n	8006d64 <__ieee754_powf+0x454>
 8006cd2:	eddf 0a04 	vldr	s1, [pc, #16]	; 8006ce4 <__ieee754_powf+0x3d4>
 8006cd6:	e034      	b.n	8006d42 <__ieee754_powf+0x432>
 8006cd8:	0800826d 	.word	0x0800826d
 8006cdc:	00000000 	.word	0x00000000
 8006ce0:	3f7ffff7 	.word	0x3f7ffff7
 8006ce4:	7149f2ca 	.word	0x7149f2ca
 8006ce8:	3f800007 	.word	0x3f800007
 8006cec:	3eaaaaab 	.word	0x3eaaaaab
 8006cf0:	3fb8aa3b 	.word	0x3fb8aa3b
 8006cf4:	36eca570 	.word	0x36eca570
 8006cf8:	3fb8aa00 	.word	0x3fb8aa00
 8006cfc:	4b800000 	.word	0x4b800000
 8006d00:	001cc471 	.word	0x001cc471
 8006d04:	005db3d6 	.word	0x005db3d6
 8006d08:	08008284 	.word	0x08008284
 8006d0c:	3e53f142 	.word	0x3e53f142
 8006d10:	3e6c3255 	.word	0x3e6c3255
 8006d14:	3e8ba305 	.word	0x3e8ba305
 8006d18:	3edb6db7 	.word	0x3edb6db7
 8006d1c:	3f19999a 	.word	0x3f19999a
 8006d20:	3f763800 	.word	0x3f763800
 8006d24:	3f76384f 	.word	0x3f76384f
 8006d28:	0800827c 	.word	0x0800827c
 8006d2c:	369dc3a0 	.word	0x369dc3a0
 8006d30:	08008274 	.word	0x08008274
 8006d34:	3338aa3c 	.word	0x3338aa3c
 8006d38:	4a4e      	ldr	r2, [pc, #312]	; (8006e74 <__ieee754_powf+0x564>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	dd06      	ble.n	8006d4c <__ieee754_powf+0x43c>
 8006d3e:	eddf 0a4e 	vldr	s1, [pc, #312]	; 8006e78 <__ieee754_powf+0x568>
 8006d42:	ee28 0a20 	vmul.f32	s0, s16, s1
 8006d46:	ee20 0a20 	vmul.f32	s0, s0, s1
 8006d4a:	e08f      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006d4c:	d107      	bne.n	8006d5e <__ieee754_powf+0x44e>
 8006d4e:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8006d52:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d5a:	d803      	bhi.n	8006d64 <__ieee754_powf+0x454>
 8006d5c:	e7ef      	b.n	8006d3e <__ieee754_powf+0x42e>
 8006d5e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006d62:	dd1d      	ble.n	8006da0 <__ieee754_powf+0x490>
 8006d64:	15db      	asrs	r3, r3, #23
 8006d66:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006d6a:	3b7e      	subs	r3, #126	; 0x7e
 8006d6c:	fa42 f303 	asr.w	r3, r2, r3
 8006d70:	440b      	add	r3, r1
 8006d72:	f3c3 50c7 	ubfx	r0, r3, #23, #8
 8006d76:	387f      	subs	r0, #127	; 0x7f
 8006d78:	3a01      	subs	r2, #1
 8006d7a:	4102      	asrs	r2, r0
 8006d7c:	ea23 0202 	bic.w	r2, r3, r2
 8006d80:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006d84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d88:	f1c0 0017 	rsb	r0, r0, #23
 8006d8c:	ee06 2a90 	vmov	s13, r2
 8006d90:	fa43 f000 	asr.w	r0, r3, r0
 8006d94:	2900      	cmp	r1, #0
 8006d96:	bfb8      	it	lt
 8006d98:	4240      	neglt	r0, r0
 8006d9a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006d9e:	e000      	b.n	8006da2 <__ieee754_powf+0x492>
 8006da0:	2000      	movs	r0, #0
 8006da2:	ee77 6a27 	vadd.f32	s13, s14, s15
 8006da6:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8006e7c <__ieee754_powf+0x56c>
 8006daa:	ee16 3a90 	vmov	r3, s13
 8006dae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006db2:	f023 030f 	bic.w	r3, r3, #15
 8006db6:	ee06 3a90 	vmov	s13, r3
 8006dba:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006dbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006dc2:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8006e80 <__ieee754_powf+0x570>
 8006dc6:	ee26 7a87 	vmul.f32	s14, s13, s14
 8006dca:	eea7 7a86 	vfma.f32	s14, s15, s12
 8006dce:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8006e84 <__ieee754_powf+0x574>
 8006dd2:	eef0 7a47 	vmov.f32	s15, s14
 8006dd6:	eea6 7a86 	vfma.f32	s14, s13, s12
 8006dda:	eef0 5a47 	vmov.f32	s11, s14
 8006dde:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8006de2:	ee67 6a07 	vmul.f32	s13, s14, s14
 8006de6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006dea:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8006e88 <__ieee754_powf+0x578>
 8006dee:	eddf 5a27 	vldr	s11, [pc, #156]	; 8006e8c <__ieee754_powf+0x57c>
 8006df2:	eee6 5a86 	vfma.f32	s11, s13, s12
 8006df6:	ed9f 6a26 	vldr	s12, [pc, #152]	; 8006e90 <__ieee754_powf+0x580>
 8006dfa:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006dfe:	eddf 5a25 	vldr	s11, [pc, #148]	; 8006e94 <__ieee754_powf+0x584>
 8006e02:	eee6 5a86 	vfma.f32	s11, s13, s12
 8006e06:	ed9f 6a24 	vldr	s12, [pc, #144]	; 8006e98 <__ieee754_powf+0x588>
 8006e0a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006e0e:	eef0 5a47 	vmov.f32	s11, s14
 8006e12:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8006e16:	eee7 7a27 	vfma.f32	s15, s14, s15
 8006e1a:	ee27 6a25 	vmul.f32	s12, s14, s11
 8006e1e:	eef0 6a65 	vmov.f32	s13, s11
 8006e22:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8006e26:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8006e2a:	ee86 0a26 	vdiv.f32	s0, s12, s13
 8006e2e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006e32:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006e36:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006e3a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006e3e:	ee10 3a10 	vmov	r3, s0
 8006e42:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006e46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e4a:	da02      	bge.n	8006e52 <__ieee754_powf+0x542>
 8006e4c:	f000 fd8a 	bl	8007964 <scalbnf>
 8006e50:	e001      	b.n	8006e56 <__ieee754_powf+0x546>
 8006e52:	ee00 3a10 	vmov	s0, r3
 8006e56:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006e5a:	e007      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006e5c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006e60:	e004      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006e62:	eeb0 0a68 	vmov.f32	s0, s17
 8006e66:	e001      	b.n	8006e6c <__ieee754_powf+0x55c>
 8006e68:	eeb0 0a48 	vmov.f32	s0, s16
 8006e6c:	ecbd 8b02 	vpop	{d8}
 8006e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e74:	43160000 	.word	0x43160000
 8006e78:	0da24260 	.word	0x0da24260
 8006e7c:	3f317218 	.word	0x3f317218
 8006e80:	35bfbe8c 	.word	0x35bfbe8c
 8006e84:	3f317200 	.word	0x3f317200
 8006e88:	3331bb4c 	.word	0x3331bb4c
 8006e8c:	b5ddea0e 	.word	0xb5ddea0e
 8006e90:	388ab355 	.word	0x388ab355
 8006e94:	bb360b61 	.word	0xbb360b61
 8006e98:	3e2aaaab 	.word	0x3e2aaaab

08006e9c <__ieee754_rem_pio2f>:
 8006e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e9e:	ee10 6a10 	vmov	r6, s0
 8006ea2:	4b85      	ldr	r3, [pc, #532]	; (80070b8 <__ieee754_rem_pio2f+0x21c>)
 8006ea4:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8006ea8:	429c      	cmp	r4, r3
 8006eaa:	b087      	sub	sp, #28
 8006eac:	4605      	mov	r5, r0
 8006eae:	dc04      	bgt.n	8006eba <__ieee754_rem_pio2f+0x1e>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	ed85 0a00 	vstr	s0, [r5]
 8006eb6:	6043      	str	r3, [r0, #4]
 8006eb8:	e0b7      	b.n	800702a <__ieee754_rem_pio2f+0x18e>
 8006eba:	4b80      	ldr	r3, [pc, #512]	; (80070bc <__ieee754_rem_pio2f+0x220>)
 8006ebc:	429c      	cmp	r4, r3
 8006ebe:	dc37      	bgt.n	8006f30 <__ieee754_rem_pio2f+0x94>
 8006ec0:	2e00      	cmp	r6, #0
 8006ec2:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80070c0 <__ieee754_rem_pio2f+0x224>
 8006ec6:	4b7f      	ldr	r3, [pc, #508]	; (80070c4 <__ieee754_rem_pio2f+0x228>)
 8006ec8:	f024 040f 	bic.w	r4, r4, #15
 8006ecc:	dd17      	ble.n	8006efe <__ieee754_rem_pio2f+0x62>
 8006ece:	429c      	cmp	r4, r3
 8006ed0:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006ed4:	bf09      	itett	eq
 8006ed6:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 80070c8 <__ieee754_rem_pio2f+0x22c>
 8006eda:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 80070cc <__ieee754_rem_pio2f+0x230>
 8006ede:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006ee2:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 80070d0 <__ieee754_rem_pio2f+0x234>
 8006ee6:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006eea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006eee:	edc0 6a00 	vstr	s13, [r0]
 8006ef2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ef6:	edc0 7a01 	vstr	s15, [r0, #4]
 8006efa:	2001      	movs	r0, #1
 8006efc:	e0da      	b.n	80070b4 <__ieee754_rem_pio2f+0x218>
 8006efe:	429c      	cmp	r4, r3
 8006f00:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006f04:	bf09      	itett	eq
 8006f06:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 80070c8 <__ieee754_rem_pio2f+0x22c>
 8006f0a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 80070cc <__ieee754_rem_pio2f+0x230>
 8006f0e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006f12:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 80070d0 <__ieee754_rem_pio2f+0x234>
 8006f16:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006f1a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006f1e:	edc0 6a00 	vstr	s13, [r0]
 8006f22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006f26:	edc0 7a01 	vstr	s15, [r0, #4]
 8006f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f2e:	e0c1      	b.n	80070b4 <__ieee754_rem_pio2f+0x218>
 8006f30:	4b68      	ldr	r3, [pc, #416]	; (80070d4 <__ieee754_rem_pio2f+0x238>)
 8006f32:	429c      	cmp	r4, r3
 8006f34:	dc70      	bgt.n	8007018 <__ieee754_rem_pio2f+0x17c>
 8006f36:	f000 fcbb 	bl	80078b0 <fabsf>
 8006f3a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80070d8 <__ieee754_rem_pio2f+0x23c>
 8006f3e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006f42:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006f46:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80070c0 <__ieee754_rem_pio2f+0x224>
 8006f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f4e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8006f52:	ee17 0a90 	vmov	r0, s15
 8006f56:	eef1 7a46 	vneg.f32	s15, s12
 8006f5a:	eea7 0a87 	vfma.f32	s0, s15, s14
 8006f5e:	281f      	cmp	r0, #31
 8006f60:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80070cc <__ieee754_rem_pio2f+0x230>
 8006f64:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006f68:	ee70 6a47 	vsub.f32	s13, s0, s14
 8006f6c:	ee16 3a90 	vmov	r3, s13
 8006f70:	dc07      	bgt.n	8006f82 <__ieee754_rem_pio2f+0xe6>
 8006f72:	1e47      	subs	r7, r0, #1
 8006f74:	4959      	ldr	r1, [pc, #356]	; (80070dc <__ieee754_rem_pio2f+0x240>)
 8006f76:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006f7a:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8006f7e:	428a      	cmp	r2, r1
 8006f80:	d105      	bne.n	8006f8e <__ieee754_rem_pio2f+0xf2>
 8006f82:	15e4      	asrs	r4, r4, #23
 8006f84:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006f88:	1aa2      	subs	r2, r4, r2
 8006f8a:	2a08      	cmp	r2, #8
 8006f8c:	dc01      	bgt.n	8006f92 <__ieee754_rem_pio2f+0xf6>
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	e02f      	b.n	8006ff2 <__ieee754_rem_pio2f+0x156>
 8006f92:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80070c8 <__ieee754_rem_pio2f+0x22c>
 8006f96:	eef0 6a40 	vmov.f32	s13, s0
 8006f9a:	eee7 6a87 	vfma.f32	s13, s15, s14
 8006f9e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006fa2:	eea7 0a87 	vfma.f32	s0, s15, s14
 8006fa6:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80070d0 <__ieee754_rem_pio2f+0x234>
 8006faa:	ee96 0a07 	vfnms.f32	s0, s12, s14
 8006fae:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8006fb2:	eeb0 7a40 	vmov.f32	s14, s0
 8006fb6:	ee15 3a90 	vmov	r3, s11
 8006fba:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006fbe:	1aa4      	subs	r4, r4, r2
 8006fc0:	2c19      	cmp	r4, #25
 8006fc2:	dc04      	bgt.n	8006fce <__ieee754_rem_pio2f+0x132>
 8006fc4:	edc5 5a00 	vstr	s11, [r5]
 8006fc8:	eeb0 0a66 	vmov.f32	s0, s13
 8006fcc:	e011      	b.n	8006ff2 <__ieee754_rem_pio2f+0x156>
 8006fce:	eddf 5a44 	vldr	s11, [pc, #272]	; 80070e0 <__ieee754_rem_pio2f+0x244>
 8006fd2:	eeb0 0a66 	vmov.f32	s0, s13
 8006fd6:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8006fda:	ee36 7ac0 	vsub.f32	s14, s13, s0
 8006fde:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006fe2:	eddf 7a40 	vldr	s15, [pc, #256]	; 80070e4 <__ieee754_rem_pio2f+0x248>
 8006fe6:	ee96 7a27 	vfnms.f32	s14, s12, s15
 8006fea:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006fee:	edc5 7a00 	vstr	s15, [r5]
 8006ff2:	edd5 6a00 	vldr	s13, [r5]
 8006ff6:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006ffa:	2e00      	cmp	r6, #0
 8006ffc:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8007000:	ed85 0a01 	vstr	s0, [r5, #4]
 8007004:	da56      	bge.n	80070b4 <__ieee754_rem_pio2f+0x218>
 8007006:	eef1 6a66 	vneg.f32	s13, s13
 800700a:	eeb1 0a40 	vneg.f32	s0, s0
 800700e:	edc5 6a00 	vstr	s13, [r5]
 8007012:	ed85 0a01 	vstr	s0, [r5, #4]
 8007016:	e04c      	b.n	80070b2 <__ieee754_rem_pio2f+0x216>
 8007018:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800701c:	db07      	blt.n	800702e <__ieee754_rem_pio2f+0x192>
 800701e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007022:	edc0 7a01 	vstr	s15, [r0, #4]
 8007026:	edc0 7a00 	vstr	s15, [r0]
 800702a:	2000      	movs	r0, #0
 800702c:	e042      	b.n	80070b4 <__ieee754_rem_pio2f+0x218>
 800702e:	15e2      	asrs	r2, r4, #23
 8007030:	3a86      	subs	r2, #134	; 0x86
 8007032:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8007036:	ee06 3a90 	vmov	s13, r3
 800703a:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 800703e:	eddf 7a2a 	vldr	s15, [pc, #168]	; 80070e8 <__ieee754_rem_pio2f+0x24c>
 8007042:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007046:	ed8d 7a03 	vstr	s14, [sp, #12]
 800704a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800704e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007052:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8007056:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800705a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800705e:	edcd 6a04 	vstr	s13, [sp, #16]
 8007062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007066:	eef5 7a40 	vcmp.f32	s15, #0.0
 800706a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800706e:	edcd 7a05 	vstr	s15, [sp, #20]
 8007072:	d107      	bne.n	8007084 <__ieee754_rem_pio2f+0x1e8>
 8007074:	eef5 6a40 	vcmp.f32	s13, #0.0
 8007078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800707c:	bf14      	ite	ne
 800707e:	2302      	movne	r3, #2
 8007080:	2301      	moveq	r3, #1
 8007082:	e000      	b.n	8007086 <__ieee754_rem_pio2f+0x1ea>
 8007084:	2303      	movs	r3, #3
 8007086:	4919      	ldr	r1, [pc, #100]	; (80070ec <__ieee754_rem_pio2f+0x250>)
 8007088:	9101      	str	r1, [sp, #4]
 800708a:	2102      	movs	r1, #2
 800708c:	9100      	str	r1, [sp, #0]
 800708e:	a803      	add	r0, sp, #12
 8007090:	4629      	mov	r1, r5
 8007092:	f000 f8d3 	bl	800723c <__kernel_rem_pio2f>
 8007096:	2e00      	cmp	r6, #0
 8007098:	da0c      	bge.n	80070b4 <__ieee754_rem_pio2f+0x218>
 800709a:	edd5 7a00 	vldr	s15, [r5]
 800709e:	eef1 7a67 	vneg.f32	s15, s15
 80070a2:	edc5 7a00 	vstr	s15, [r5]
 80070a6:	edd5 7a01 	vldr	s15, [r5, #4]
 80070aa:	eef1 7a67 	vneg.f32	s15, s15
 80070ae:	edc5 7a01 	vstr	s15, [r5, #4]
 80070b2:	4240      	negs	r0, r0
 80070b4:	b007      	add	sp, #28
 80070b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070b8:	3f490fd8 	.word	0x3f490fd8
 80070bc:	4016cbe3 	.word	0x4016cbe3
 80070c0:	3fc90f80 	.word	0x3fc90f80
 80070c4:	3fc90fd0 	.word	0x3fc90fd0
 80070c8:	37354400 	.word	0x37354400
 80070cc:	37354443 	.word	0x37354443
 80070d0:	2e85a308 	.word	0x2e85a308
 80070d4:	43490f80 	.word	0x43490f80
 80070d8:	3f22f984 	.word	0x3f22f984
 80070dc:	0800828c 	.word	0x0800828c
 80070e0:	2e85a300 	.word	0x2e85a300
 80070e4:	248d3132 	.word	0x248d3132
 80070e8:	43800000 	.word	0x43800000
 80070ec:	0800830c 	.word	0x0800830c

080070f0 <__ieee754_sqrtf>:
 80070f0:	ee10 2a10 	vmov	r2, s0
 80070f4:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80070f8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80070fc:	b570      	push	{r4, r5, r6, lr}
 80070fe:	d302      	bcc.n	8007106 <__ieee754_sqrtf+0x16>
 8007100:	eea0 0a00 	vfma.f32	s0, s0, s0
 8007104:	bd70      	pop	{r4, r5, r6, pc}
 8007106:	2900      	cmp	r1, #0
 8007108:	d039      	beq.n	800717e <__ieee754_sqrtf+0x8e>
 800710a:	2a00      	cmp	r2, #0
 800710c:	da04      	bge.n	8007118 <__ieee754_sqrtf+0x28>
 800710e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007112:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007116:	bd70      	pop	{r4, r5, r6, pc}
 8007118:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800711c:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8007120:	d207      	bcs.n	8007132 <__ieee754_sqrtf+0x42>
 8007122:	2100      	movs	r1, #0
 8007124:	0210      	lsls	r0, r2, #8
 8007126:	d402      	bmi.n	800712e <__ieee754_sqrtf+0x3e>
 8007128:	0052      	lsls	r2, r2, #1
 800712a:	3101      	adds	r1, #1
 800712c:	e7fa      	b.n	8007124 <__ieee754_sqrtf+0x34>
 800712e:	3901      	subs	r1, #1
 8007130:	1a5b      	subs	r3, r3, r1
 8007132:	3b7f      	subs	r3, #127	; 0x7f
 8007134:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8007138:	07d9      	lsls	r1, r3, #31
 800713a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800713e:	bf48      	it	mi
 8007140:	0052      	lslmi	r2, r2, #1
 8007142:	1059      	asrs	r1, r3, #1
 8007144:	2300      	movs	r3, #0
 8007146:	0052      	lsls	r2, r2, #1
 8007148:	2419      	movs	r4, #25
 800714a:	461e      	mov	r6, r3
 800714c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8007150:	1835      	adds	r5, r6, r0
 8007152:	4295      	cmp	r5, r2
 8007154:	bfde      	ittt	le
 8007156:	182e      	addle	r6, r5, r0
 8007158:	1b52      	suble	r2, r2, r5
 800715a:	181b      	addle	r3, r3, r0
 800715c:	3c01      	subs	r4, #1
 800715e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007162:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8007166:	d1f3      	bne.n	8007150 <__ieee754_sqrtf+0x60>
 8007168:	b112      	cbz	r2, 8007170 <__ieee754_sqrtf+0x80>
 800716a:	f003 0201 	and.w	r2, r3, #1
 800716e:	4413      	add	r3, r2
 8007170:	105b      	asrs	r3, r3, #1
 8007172:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8007176:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800717a:	ee00 3a10 	vmov	s0, r3
 800717e:	bd70      	pop	{r4, r5, r6, pc}

08007180 <__kernel_cosf>:
 8007180:	ee10 3a10 	vmov	r3, s0
 8007184:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007188:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800718c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007190:	da05      	bge.n	800719e <__kernel_cosf+0x1e>
 8007192:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007196:	ee17 2a90 	vmov	r2, s15
 800719a:	2a00      	cmp	r2, #0
 800719c:	d03b      	beq.n	8007216 <__kernel_cosf+0x96>
 800719e:	ee20 7a00 	vmul.f32	s14, s0, s0
 80071a2:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800721c <__kernel_cosf+0x9c>
 80071a6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8007220 <__kernel_cosf+0xa0>
 80071aa:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8007224 <__kernel_cosf+0xa4>
 80071ae:	4a1e      	ldr	r2, [pc, #120]	; (8007228 <__kernel_cosf+0xa8>)
 80071b0:	eea7 6a27 	vfma.f32	s12, s14, s15
 80071b4:	4293      	cmp	r3, r2
 80071b6:	ee60 0a20 	vmul.f32	s1, s0, s1
 80071ba:	eee7 5a06 	vfma.f32	s11, s14, s12
 80071be:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 800722c <__kernel_cosf+0xac>
 80071c2:	eea7 6a25 	vfma.f32	s12, s14, s11
 80071c6:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8007230 <__kernel_cosf+0xb0>
 80071ca:	eee7 5a06 	vfma.f32	s11, s14, s12
 80071ce:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8007234 <__kernel_cosf+0xb4>
 80071d2:	eea7 6a25 	vfma.f32	s12, s14, s11
 80071d6:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80071da:	ee26 6a07 	vmul.f32	s12, s12, s14
 80071de:	dc06      	bgt.n	80071ee <__kernel_cosf+0x6e>
 80071e0:	eed7 0a06 	vfnms.f32	s1, s14, s12
 80071e4:	eed7 0a25 	vfnms.f32	s1, s14, s11
 80071e8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 80071ec:	4770      	bx	lr
 80071ee:	4a12      	ldr	r2, [pc, #72]	; (8007238 <__kernel_cosf+0xb8>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	bfda      	itte	le
 80071f4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80071f8:	ee07 3a90 	vmovle	s15, r3
 80071fc:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 8007200:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007204:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8007208:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800720c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007210:	ee36 0ae7 	vsub.f32	s0, s13, s15
 8007214:	4770      	bx	lr
 8007216:	eeb0 0a66 	vmov.f32	s0, s13
 800721a:	4770      	bx	lr
 800721c:	310f74f6 	.word	0x310f74f6
 8007220:	ad47d74e 	.word	0xad47d74e
 8007224:	b493f27c 	.word	0xb493f27c
 8007228:	3e999999 	.word	0x3e999999
 800722c:	37d00d01 	.word	0x37d00d01
 8007230:	bab60b61 	.word	0xbab60b61
 8007234:	3d2aaaab 	.word	0x3d2aaaab
 8007238:	3f480000 	.word	0x3f480000

0800723c <__kernel_rem_pio2f>:
 800723c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007240:	ed2d 8b04 	vpush	{d8-d9}
 8007244:	b0d5      	sub	sp, #340	; 0x154
 8007246:	460f      	mov	r7, r1
 8007248:	9000      	str	r0, [sp, #0]
 800724a:	49cf      	ldr	r1, [pc, #828]	; (8007588 <__kernel_rem_pio2f+0x34c>)
 800724c:	9862      	ldr	r0, [sp, #392]	; 0x188
 800724e:	9e63      	ldr	r6, [sp, #396]	; 0x18c
 8007250:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8007254:	f103 3aff 	add.w	sl, r3, #4294967295
 8007258:	1ed0      	subs	r0, r2, #3
 800725a:	2408      	movs	r4, #8
 800725c:	fb90 f0f4 	sdiv	r0, r0, r4
 8007260:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007264:	1c45      	adds	r5, r0, #1
 8007266:	ebca 0e00 	rsb	lr, sl, r0
 800726a:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800726e:	eb09 0c0a 	add.w	ip, r9, sl
 8007272:	ac18      	add	r4, sp, #96	; 0x60
 8007274:	eb06 088e 	add.w	r8, r6, lr, lsl #2
 8007278:	2200      	movs	r2, #0
 800727a:	4562      	cmp	r2, ip
 800727c:	dc0e      	bgt.n	800729c <__kernel_rem_pio2f+0x60>
 800727e:	eb1e 0f02 	cmn.w	lr, r2
 8007282:	bf57      	itett	pl
 8007284:	f858 1022 	ldrpl.w	r1, [r8, r2, lsl #2]
 8007288:	eddf 7ac0 	vldrmi	s15, [pc, #768]	; 800758c <__kernel_rem_pio2f+0x350>
 800728c:	ee07 1a90 	vmovpl	s15, r1
 8007290:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007294:	3201      	adds	r2, #1
 8007296:	ece4 7a01 	vstmia	r4!, {s15}
 800729a:	e7ee      	b.n	800727a <__kernel_rem_pio2f+0x3e>
 800729c:	f50d 7c80 	add.w	ip, sp, #256	; 0x100
 80072a0:	2400      	movs	r4, #0
 80072a2:	454c      	cmp	r4, r9
 80072a4:	dc18      	bgt.n	80072d8 <__kernel_rem_pio2f+0x9c>
 80072a6:	191a      	adds	r2, r3, r4
 80072a8:	a918      	add	r1, sp, #96	; 0x60
 80072aa:	f8dd e000 	ldr.w	lr, [sp]
 80072ae:	eddf 7ab7 	vldr	s15, [pc, #732]	; 800758c <__kernel_rem_pio2f+0x350>
 80072b2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80072b6:	f04f 0800 	mov.w	r8, #0
 80072ba:	45d0      	cmp	r8, sl
 80072bc:	dc08      	bgt.n	80072d0 <__kernel_rem_pio2f+0x94>
 80072be:	ecfe 6a01 	vldmia	lr!, {s13}
 80072c2:	ed32 7a01 	vldmdb	r2!, {s14}
 80072c6:	f108 0801 	add.w	r8, r8, #1
 80072ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 80072ce:	e7f4      	b.n	80072ba <__kernel_rem_pio2f+0x7e>
 80072d0:	ecec 7a01 	vstmia	ip!, {s15}
 80072d4:	3401      	adds	r4, #1
 80072d6:	e7e4      	b.n	80072a2 <__kernel_rem_pio2f+0x66>
 80072d8:	aa04      	add	r2, sp, #16
 80072da:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80072de:	9201      	str	r2, [sp, #4]
 80072e0:	eddf 8aab 	vldr	s17, [pc, #684]	; 8007590 <__kernel_rem_pio2f+0x354>
 80072e4:	ed9f 9aab 	vldr	s18, [pc, #684]	; 8007594 <__kernel_rem_pio2f+0x358>
 80072e8:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 80072ec:	9202      	str	r2, [sp, #8]
 80072ee:	464c      	mov	r4, r9
 80072f0:	aa54      	add	r2, sp, #336	; 0x150
 80072f2:	f104 4880 	add.w	r8, r4, #1073741824	; 0x40000000
 80072f6:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80072fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80072fe:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 8007302:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8007306:	aa54      	add	r2, sp, #336	; 0x150
 8007308:	eb02 0008 	add.w	r0, r2, r8
 800730c:	384c      	subs	r0, #76	; 0x4c
 800730e:	2200      	movs	r2, #0
 8007310:	1aa6      	subs	r6, r4, r2
 8007312:	2e00      	cmp	r6, #0
 8007314:	dd14      	ble.n	8007340 <__kernel_rem_pio2f+0x104>
 8007316:	ee60 7a28 	vmul.f32	s15, s0, s17
 800731a:	ae04      	add	r6, sp, #16
 800731c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007324:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007328:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800732c:	ee10 1a10 	vmov	r1, s0
 8007330:	ed30 0a01 	vldmdb	r0!, {s0}
 8007334:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8007338:	ee37 0a80 	vadd.f32	s0, s15, s0
 800733c:	3201      	adds	r2, #1
 800733e:	e7e7      	b.n	8007310 <__kernel_rem_pio2f+0xd4>
 8007340:	4628      	mov	r0, r5
 8007342:	9303      	str	r3, [sp, #12]
 8007344:	f000 fb0e 	bl	8007964 <scalbnf>
 8007348:	eeb0 8a40 	vmov.f32	s16, s0
 800734c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8007350:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007354:	f000 fabe 	bl	80078d4 <floorf>
 8007358:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800735c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007360:	2d00      	cmp	r5, #0
 8007362:	9b03      	ldr	r3, [sp, #12]
 8007364:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007368:	ee17 ba90 	vmov	fp, s15
 800736c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007370:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007374:	dd14      	ble.n	80073a0 <__kernel_rem_pio2f+0x164>
 8007376:	f104 3eff 	add.w	lr, r4, #4294967295
 800737a:	aa04      	add	r2, sp, #16
 800737c:	f1c5 0608 	rsb	r6, r5, #8
 8007380:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8007384:	fa42 f006 	asr.w	r0, r2, r6
 8007388:	fa00 f606 	lsl.w	r6, r0, r6
 800738c:	a904      	add	r1, sp, #16
 800738e:	1b92      	subs	r2, r2, r6
 8007390:	f1c5 0607 	rsb	r6, r5, #7
 8007394:	4483      	add	fp, r0
 8007396:	f841 202e 	str.w	r2, [r1, lr, lsl #2]
 800739a:	fa42 f606 	asr.w	r6, r2, r6
 800739e:	e00f      	b.n	80073c0 <__kernel_rem_pio2f+0x184>
 80073a0:	d105      	bne.n	80073ae <__kernel_rem_pio2f+0x172>
 80073a2:	1e62      	subs	r2, r4, #1
 80073a4:	a904      	add	r1, sp, #16
 80073a6:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 80073aa:	1236      	asrs	r6, r6, #8
 80073ac:	e008      	b.n	80073c0 <__kernel_rem_pio2f+0x184>
 80073ae:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80073b2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80073b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ba:	da04      	bge.n	80073c6 <__kernel_rem_pio2f+0x18a>
 80073bc:	2600      	movs	r6, #0
 80073be:	e03f      	b.n	8007440 <__kernel_rem_pio2f+0x204>
 80073c0:	2e00      	cmp	r6, #0
 80073c2:	dc01      	bgt.n	80073c8 <__kernel_rem_pio2f+0x18c>
 80073c4:	e03c      	b.n	8007440 <__kernel_rem_pio2f+0x204>
 80073c6:	2602      	movs	r6, #2
 80073c8:	2200      	movs	r2, #0
 80073ca:	f10b 0b01 	add.w	fp, fp, #1
 80073ce:	4610      	mov	r0, r2
 80073d0:	4294      	cmp	r4, r2
 80073d2:	dd0f      	ble.n	80073f4 <__kernel_rem_pio2f+0x1b8>
 80073d4:	a904      	add	r1, sp, #16
 80073d6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80073da:	b918      	cbnz	r0, 80073e4 <__kernel_rem_pio2f+0x1a8>
 80073dc:	b141      	cbz	r1, 80073f0 <__kernel_rem_pio2f+0x1b4>
 80073de:	f5c1 7080 	rsb	r0, r1, #256	; 0x100
 80073e2:	e001      	b.n	80073e8 <__kernel_rem_pio2f+0x1ac>
 80073e4:	f1c1 00ff 	rsb	r0, r1, #255	; 0xff
 80073e8:	a904      	add	r1, sp, #16
 80073ea:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 80073ee:	2001      	movs	r0, #1
 80073f0:	3201      	adds	r2, #1
 80073f2:	e7ed      	b.n	80073d0 <__kernel_rem_pio2f+0x194>
 80073f4:	2d00      	cmp	r5, #0
 80073f6:	dd15      	ble.n	8007424 <__kernel_rem_pio2f+0x1e8>
 80073f8:	2d01      	cmp	r5, #1
 80073fa:	d009      	beq.n	8007410 <__kernel_rem_pio2f+0x1d4>
 80073fc:	2d02      	cmp	r5, #2
 80073fe:	d111      	bne.n	8007424 <__kernel_rem_pio2f+0x1e8>
 8007400:	f104 3eff 	add.w	lr, r4, #4294967295
 8007404:	aa04      	add	r2, sp, #16
 8007406:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 800740a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800740e:	e006      	b.n	800741e <__kernel_rem_pio2f+0x1e2>
 8007410:	f104 3eff 	add.w	lr, r4, #4294967295
 8007414:	aa04      	add	r2, sp, #16
 8007416:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 800741a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800741e:	a904      	add	r1, sp, #16
 8007420:	f841 202e 	str.w	r2, [r1, lr, lsl #2]
 8007424:	2e02      	cmp	r6, #2
 8007426:	d10b      	bne.n	8007440 <__kernel_rem_pio2f+0x204>
 8007428:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800742c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007430:	b130      	cbz	r0, 8007440 <__kernel_rem_pio2f+0x204>
 8007432:	4628      	mov	r0, r5
 8007434:	9303      	str	r3, [sp, #12]
 8007436:	f000 fa95 	bl	8007964 <scalbnf>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007440:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007448:	d154      	bne.n	80074f4 <__kernel_rem_pio2f+0x2b8>
 800744a:	f104 3cff 	add.w	ip, r4, #4294967295
 800744e:	4660      	mov	r0, ip
 8007450:	2200      	movs	r2, #0
 8007452:	4548      	cmp	r0, r9
 8007454:	db05      	blt.n	8007462 <__kernel_rem_pio2f+0x226>
 8007456:	a904      	add	r1, sp, #16
 8007458:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800745c:	3801      	subs	r0, #1
 800745e:	430a      	orrs	r2, r1
 8007460:	e7f7      	b.n	8007452 <__kernel_rem_pio2f+0x216>
 8007462:	2a00      	cmp	r2, #0
 8007464:	d13d      	bne.n	80074e2 <__kernel_rem_pio2f+0x2a6>
 8007466:	2201      	movs	r2, #1
 8007468:	f06f 0603 	mvn.w	r6, #3
 800746c:	fb06 f002 	mul.w	r0, r6, r2
 8007470:	9901      	ldr	r1, [sp, #4]
 8007472:	5808      	ldr	r0, [r1, r0]
 8007474:	b908      	cbnz	r0, 800747a <__kernel_rem_pio2f+0x23e>
 8007476:	3201      	adds	r2, #1
 8007478:	e7f8      	b.n	800746c <__kernel_rem_pio2f+0x230>
 800747a:	eb03 0e04 	add.w	lr, r3, r4
 800747e:	1c60      	adds	r0, r4, #1
 8007480:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8007484:	f108 0804 	add.w	r8, r8, #4
 8007488:	2600      	movs	r6, #0
 800748a:	4414      	add	r4, r2
 800748c:	42a0      	cmp	r0, r4
 800748e:	f73f af2f 	bgt.w	80072f0 <__kernel_rem_pio2f+0xb4>
 8007492:	3604      	adds	r6, #4
 8007494:	a918      	add	r1, sp, #96	; 0x60
 8007496:	eb06 020e 	add.w	r2, r6, lr
 800749a:	440a      	add	r2, r1
 800749c:	9902      	ldr	r1, [sp, #8]
 800749e:	f8dd b000 	ldr.w	fp, [sp]
 80074a2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80074a6:	9103      	str	r1, [sp, #12]
 80074a8:	ee07 1a90 	vmov	s15, r1
 80074ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074b0:	f04f 0c00 	mov.w	ip, #0
 80074b4:	ed42 7a01 	vstr	s15, [r2, #-4]
 80074b8:	eddf 7a34 	vldr	s15, [pc, #208]	; 800758c <__kernel_rem_pio2f+0x350>
 80074bc:	45d4      	cmp	ip, sl
 80074be:	dc08      	bgt.n	80074d2 <__kernel_rem_pio2f+0x296>
 80074c0:	ecfb 6a01 	vldmia	fp!, {s13}
 80074c4:	ed32 7a01 	vldmdb	r2!, {s14}
 80074c8:	f10c 0c01 	add.w	ip, ip, #1
 80074cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80074d0:	e7f4      	b.n	80074bc <__kernel_rem_pio2f+0x280>
 80074d2:	eb06 0208 	add.w	r2, r6, r8
 80074d6:	a940      	add	r1, sp, #256	; 0x100
 80074d8:	440a      	add	r2, r1
 80074da:	edc2 7a00 	vstr	s15, [r2]
 80074de:	3001      	adds	r0, #1
 80074e0:	e7d4      	b.n	800748c <__kernel_rem_pio2f+0x250>
 80074e2:	3d08      	subs	r5, #8
 80074e4:	4664      	mov	r4, ip
 80074e6:	ab04      	add	r3, sp, #16
 80074e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80074ec:	bb6b      	cbnz	r3, 800754a <__kernel_rem_pio2f+0x30e>
 80074ee:	3c01      	subs	r4, #1
 80074f0:	3d08      	subs	r5, #8
 80074f2:	e7f8      	b.n	80074e6 <__kernel_rem_pio2f+0x2aa>
 80074f4:	4268      	negs	r0, r5
 80074f6:	eeb0 0a48 	vmov.f32	s0, s16
 80074fa:	f000 fa33 	bl	8007964 <scalbnf>
 80074fe:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8007594 <__kernel_rem_pio2f+0x358>
 8007502:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800750a:	db17      	blt.n	800753c <__kernel_rem_pio2f+0x300>
 800750c:	eddf 7a20 	vldr	s15, [pc, #128]	; 8007590 <__kernel_rem_pio2f+0x354>
 8007510:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007514:	aa04      	add	r2, sp, #16
 8007516:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800751a:	3508      	adds	r5, #8
 800751c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007520:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007524:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007528:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800752c:	ee10 3a10 	vmov	r3, s0
 8007530:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8007534:	3401      	adds	r4, #1
 8007536:	ee17 3a90 	vmov	r3, s15
 800753a:	e004      	b.n	8007546 <__kernel_rem_pio2f+0x30a>
 800753c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007540:	aa04      	add	r2, sp, #16
 8007542:	ee10 3a10 	vmov	r3, s0
 8007546:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800754a:	4628      	mov	r0, r5
 800754c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007550:	f000 fa08 	bl	8007964 <scalbnf>
 8007554:	00a3      	lsls	r3, r4, #2
 8007556:	a940      	add	r1, sp, #256	; 0x100
 8007558:	1d1a      	adds	r2, r3, #4
 800755a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8007590 <__kernel_rem_pio2f+0x354>
 800755e:	1888      	adds	r0, r1, r2
 8007560:	4621      	mov	r1, r4
 8007562:	2900      	cmp	r1, #0
 8007564:	db18      	blt.n	8007598 <__kernel_rem_pio2f+0x35c>
 8007566:	ad04      	add	r5, sp, #16
 8007568:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 800756c:	9500      	str	r5, [sp, #0]
 800756e:	ee07 5a90 	vmov	s15, r5
 8007572:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007576:	3901      	subs	r1, #1
 8007578:	ee67 7a80 	vmul.f32	s15, s15, s0
 800757c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007580:	ed60 7a01 	vstmdb	r0!, {s15}
 8007584:	e7ed      	b.n	8007562 <__kernel_rem_pio2f+0x326>
 8007586:	bf00      	nop
 8007588:	08008624 	.word	0x08008624
 800758c:	00000000 	.word	0x00000000
 8007590:	3b800000 	.word	0x3b800000
 8007594:	43800000 	.word	0x43800000
 8007598:	f10d 0cb0 	add.w	ip, sp, #176	; 0xb0
 800759c:	2100      	movs	r1, #0
 800759e:	1a65      	subs	r5, r4, r1
 80075a0:	d417      	bmi.n	80075d2 <__kernel_rem_pio2f+0x396>
 80075a2:	a840      	add	r0, sp, #256	; 0x100
 80075a4:	f8df e15c 	ldr.w	lr, [pc, #348]	; 8007704 <__kernel_rem_pio2f+0x4c8>
 80075a8:	eddf 7a55 	vldr	s15, [pc, #340]	; 8007700 <__kernel_rem_pio2f+0x4c4>
 80075ac:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80075b0:	2000      	movs	r0, #0
 80075b2:	4548      	cmp	r0, r9
 80075b4:	dc09      	bgt.n	80075ca <__kernel_rem_pio2f+0x38e>
 80075b6:	4288      	cmp	r0, r1
 80075b8:	dc07      	bgt.n	80075ca <__kernel_rem_pio2f+0x38e>
 80075ba:	ecfe 6a01 	vldmia	lr!, {s13}
 80075be:	ecb5 7a01 	vldmia	r5!, {s14}
 80075c2:	3001      	adds	r0, #1
 80075c4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80075c8:	e7f3      	b.n	80075b2 <__kernel_rem_pio2f+0x376>
 80075ca:	ecec 7a01 	vstmia	ip!, {s15}
 80075ce:	3101      	adds	r1, #1
 80075d0:	e7e5      	b.n	800759e <__kernel_rem_pio2f+0x362>
 80075d2:	9962      	ldr	r1, [sp, #392]	; 0x188
 80075d4:	2903      	cmp	r1, #3
 80075d6:	f200 808c 	bhi.w	80076f2 <__kernel_rem_pio2f+0x4b6>
 80075da:	e8df f001 	tbb	[pc, r1]
 80075de:	070d      	.short	0x070d
 80075e0:	0207      	.short	0x0207
 80075e2:	a92c      	add	r1, sp, #176	; 0xb0
 80075e4:	440b      	add	r3, r1
 80075e6:	4619      	mov	r1, r3
 80075e8:	4620      	mov	r0, r4
 80075ea:	e03b      	b.n	8007664 <__kernel_rem_pio2f+0x428>
 80075ec:	ab2c      	add	r3, sp, #176	; 0xb0
 80075ee:	441a      	add	r2, r3
 80075f0:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8007700 <__kernel_rem_pio2f+0x4c4>
 80075f4:	4623      	mov	r3, r4
 80075f6:	e011      	b.n	800761c <__kernel_rem_pio2f+0x3e0>
 80075f8:	ab2c      	add	r3, sp, #176	; 0xb0
 80075fa:	eddf 7a41 	vldr	s15, [pc, #260]	; 8007700 <__kernel_rem_pio2f+0x4c4>
 80075fe:	441a      	add	r2, r3
 8007600:	2c00      	cmp	r4, #0
 8007602:	db05      	blt.n	8007610 <__kernel_rem_pio2f+0x3d4>
 8007604:	ed32 7a01 	vldmdb	r2!, {s14}
 8007608:	3c01      	subs	r4, #1
 800760a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800760e:	e7f7      	b.n	8007600 <__kernel_rem_pio2f+0x3c4>
 8007610:	b10e      	cbz	r6, 8007616 <__kernel_rem_pio2f+0x3da>
 8007612:	eef1 7a67 	vneg.f32	s15, s15
 8007616:	edc7 7a00 	vstr	s15, [r7]
 800761a:	e06a      	b.n	80076f2 <__kernel_rem_pio2f+0x4b6>
 800761c:	2b00      	cmp	r3, #0
 800761e:	db05      	blt.n	800762c <__kernel_rem_pio2f+0x3f0>
 8007620:	ed72 7a01 	vldmdb	r2!, {s15}
 8007624:	3b01      	subs	r3, #1
 8007626:	ee37 7a27 	vadd.f32	s14, s14, s15
 800762a:	e7f7      	b.n	800761c <__kernel_rem_pio2f+0x3e0>
 800762c:	b116      	cbz	r6, 8007634 <__kernel_rem_pio2f+0x3f8>
 800762e:	eef1 7a47 	vneg.f32	s15, s14
 8007632:	e001      	b.n	8007638 <__kernel_rem_pio2f+0x3fc>
 8007634:	eef0 7a47 	vmov.f32	s15, s14
 8007638:	edc7 7a00 	vstr	s15, [r7]
 800763c:	eddd 7a2c 	vldr	s15, [sp, #176]	; 0xb0
 8007640:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007644:	aa2d      	add	r2, sp, #180	; 0xb4
 8007646:	2301      	movs	r3, #1
 8007648:	429c      	cmp	r4, r3
 800764a:	db05      	blt.n	8007658 <__kernel_rem_pio2f+0x41c>
 800764c:	ecb2 7a01 	vldmia	r2!, {s14}
 8007650:	3301      	adds	r3, #1
 8007652:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007656:	e7f7      	b.n	8007648 <__kernel_rem_pio2f+0x40c>
 8007658:	b10e      	cbz	r6, 800765e <__kernel_rem_pio2f+0x422>
 800765a:	eef1 7a67 	vneg.f32	s15, s15
 800765e:	edc7 7a01 	vstr	s15, [r7, #4]
 8007662:	e046      	b.n	80076f2 <__kernel_rem_pio2f+0x4b6>
 8007664:	2800      	cmp	r0, #0
 8007666:	dd0f      	ble.n	8007688 <__kernel_rem_pio2f+0x44c>
 8007668:	ed71 7a01 	vldmdb	r1!, {s15}
 800766c:	edd1 6a01 	vldr	s13, [r1, #4]
 8007670:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007674:	3801      	subs	r0, #1
 8007676:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800767a:	ed81 7a00 	vstr	s14, [r1]
 800767e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007682:	edc1 7a01 	vstr	s15, [r1, #4]
 8007686:	e7ed      	b.n	8007664 <__kernel_rem_pio2f+0x428>
 8007688:	4621      	mov	r1, r4
 800768a:	2901      	cmp	r1, #1
 800768c:	dd0f      	ble.n	80076ae <__kernel_rem_pio2f+0x472>
 800768e:	ed73 7a01 	vldmdb	r3!, {s15}
 8007692:	edd3 6a01 	vldr	s13, [r3, #4]
 8007696:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800769a:	3901      	subs	r1, #1
 800769c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80076a0:	ed83 7a00 	vstr	s14, [r3]
 80076a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076a8:	edc3 7a01 	vstr	s15, [r3, #4]
 80076ac:	e7ed      	b.n	800768a <__kernel_rem_pio2f+0x44e>
 80076ae:	ab2c      	add	r3, sp, #176	; 0xb0
 80076b0:	eddf 7a13 	vldr	s15, [pc, #76]	; 8007700 <__kernel_rem_pio2f+0x4c4>
 80076b4:	441a      	add	r2, r3
 80076b6:	2c01      	cmp	r4, #1
 80076b8:	dd05      	ble.n	80076c6 <__kernel_rem_pio2f+0x48a>
 80076ba:	ed32 7a01 	vldmdb	r2!, {s14}
 80076be:	3c01      	subs	r4, #1
 80076c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80076c4:	e7f7      	b.n	80076b6 <__kernel_rem_pio2f+0x47a>
 80076c6:	eddd 6a2c 	vldr	s13, [sp, #176]	; 0xb0
 80076ca:	ed9d 7a2d 	vldr	s14, [sp, #180]	; 0xb4
 80076ce:	b926      	cbnz	r6, 80076da <__kernel_rem_pio2f+0x49e>
 80076d0:	edc7 6a00 	vstr	s13, [r7]
 80076d4:	ed87 7a01 	vstr	s14, [r7, #4]
 80076d8:	e009      	b.n	80076ee <__kernel_rem_pio2f+0x4b2>
 80076da:	eef1 6a66 	vneg.f32	s13, s13
 80076de:	eeb1 7a47 	vneg.f32	s14, s14
 80076e2:	edc7 6a00 	vstr	s13, [r7]
 80076e6:	ed87 7a01 	vstr	s14, [r7, #4]
 80076ea:	eef1 7a67 	vneg.f32	s15, s15
 80076ee:	edc7 7a02 	vstr	s15, [r7, #8]
 80076f2:	f00b 0007 	and.w	r0, fp, #7
 80076f6:	b055      	add	sp, #340	; 0x154
 80076f8:	ecbd 8b04 	vpop	{d8-d9}
 80076fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007700:	00000000 	.word	0x00000000
 8007704:	08008630 	.word	0x08008630

08007708 <__kernel_sinf>:
 8007708:	ee10 3a10 	vmov	r3, s0
 800770c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007710:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007714:	da04      	bge.n	8007720 <__kernel_sinf+0x18>
 8007716:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800771a:	ee17 3a90 	vmov	r3, s15
 800771e:	b35b      	cbz	r3, 8007778 <__kernel_sinf+0x70>
 8007720:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007724:	eddf 7a15 	vldr	s15, [pc, #84]	; 800777c <__kernel_sinf+0x74>
 8007728:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8007780 <__kernel_sinf+0x78>
 800772c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007730:	eddf 7a14 	vldr	s15, [pc, #80]	; 8007784 <__kernel_sinf+0x7c>
 8007734:	eee7 7a06 	vfma.f32	s15, s14, s12
 8007738:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8007788 <__kernel_sinf+0x80>
 800773c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007740:	eddf 7a12 	vldr	s15, [pc, #72]	; 800778c <__kernel_sinf+0x84>
 8007744:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007748:	eee7 7a06 	vfma.f32	s15, s14, s12
 800774c:	b930      	cbnz	r0, 800775c <__kernel_sinf+0x54>
 800774e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8007790 <__kernel_sinf+0x88>
 8007752:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007756:	eea6 0a86 	vfma.f32	s0, s13, s12
 800775a:	4770      	bx	lr
 800775c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007760:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8007764:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007768:	eed7 0a27 	vfnms.f32	s1, s14, s15
 800776c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8007794 <__kernel_sinf+0x8c>
 8007770:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007774:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	2f2ec9d3 	.word	0x2f2ec9d3
 8007780:	b2d72f34 	.word	0xb2d72f34
 8007784:	3638ef1b 	.word	0x3638ef1b
 8007788:	b9500d01 	.word	0xb9500d01
 800778c:	3c088889 	.word	0x3c088889
 8007790:	be2aaaab 	.word	0xbe2aaaab
 8007794:	3e2aaaab 	.word	0x3e2aaaab

08007798 <matherr>:
 8007798:	2000      	movs	r0, #0
 800779a:	4770      	bx	lr

0800779c <rint>:
 800779c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800779e:	ec53 2b10 	vmov	r2, r3, d0
 80077a2:	f3c3 570a 	ubfx	r7, r3, #20, #11
 80077a6:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80077aa:	2e13      	cmp	r6, #19
 80077ac:	461d      	mov	r5, r3
 80077ae:	4611      	mov	r1, r2
 80077b0:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 80077b4:	dc42      	bgt.n	800783c <rint+0xa0>
 80077b6:	2e00      	cmp	r6, #0
 80077b8:	da28      	bge.n	800780c <rint+0x70>
 80077ba:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80077be:	4311      	orrs	r1, r2
 80077c0:	d06b      	beq.n	800789a <rint+0xfe>
 80077c2:	f3c3 0613 	ubfx	r6, r3, #0, #20
 80077c6:	4316      	orrs	r6, r2
 80077c8:	4273      	negs	r3, r6
 80077ca:	431e      	orrs	r6, r3
 80077cc:	4b36      	ldr	r3, [pc, #216]	; (80078a8 <rint+0x10c>)
 80077ce:	0b36      	lsrs	r6, r6, #12
 80077d0:	0c6d      	lsrs	r5, r5, #17
 80077d2:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 80077d6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80077da:	046d      	lsls	r5, r5, #17
 80077dc:	ea46 0105 	orr.w	r1, r6, r5
 80077e0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80077e4:	ee10 0a10 	vmov	r0, s0
 80077e8:	4632      	mov	r2, r6
 80077ea:	463b      	mov	r3, r7
 80077ec:	f7f8 fcf2 	bl	80001d4 <__adddf3>
 80077f0:	e9cd 0100 	strd	r0, r1, [sp]
 80077f4:	4632      	mov	r2, r6
 80077f6:	463b      	mov	r3, r7
 80077f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077fc:	f7f8 fce8 	bl	80001d0 <__aeabi_dsub>
 8007800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007804:	4602      	mov	r2, r0
 8007806:	ea41 73c4 	orr.w	r3, r1, r4, lsl #31
 800780a:	e046      	b.n	800789a <rint+0xfe>
 800780c:	4827      	ldr	r0, [pc, #156]	; (80078ac <rint+0x110>)
 800780e:	4130      	asrs	r0, r6
 8007810:	ea03 0700 	and.w	r7, r3, r0
 8007814:	4317      	orrs	r7, r2
 8007816:	d040      	beq.n	800789a <rint+0xfe>
 8007818:	0843      	lsrs	r3, r0, #1
 800781a:	ea05 0203 	and.w	r2, r5, r3
 800781e:	4311      	orrs	r1, r2
 8007820:	d027      	beq.n	8007872 <rint+0xd6>
 8007822:	ea25 0303 	bic.w	r3, r5, r3
 8007826:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 800782a:	2e13      	cmp	r6, #19
 800782c:	fa45 f506 	asr.w	r5, r5, r6
 8007830:	bf0c      	ite	eq
 8007832:	f04f 4100 	moveq.w	r1, #2147483648	; 0x80000000
 8007836:	2100      	movne	r1, #0
 8007838:	431d      	orrs	r5, r3
 800783a:	e01a      	b.n	8007872 <rint+0xd6>
 800783c:	2e33      	cmp	r6, #51	; 0x33
 800783e:	dd08      	ble.n	8007852 <rint+0xb6>
 8007840:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007844:	ee10 0a10 	vmov	r0, s0
 8007848:	4619      	mov	r1, r3
 800784a:	d128      	bne.n	800789e <rint+0x102>
 800784c:	f7f8 fcc2 	bl	80001d4 <__adddf3>
 8007850:	e025      	b.n	800789e <rint+0x102>
 8007852:	f2a7 4613 	subw	r6, r7, #1043	; 0x413
 8007856:	f04f 30ff 	mov.w	r0, #4294967295
 800785a:	40f0      	lsrs	r0, r6
 800785c:	4202      	tst	r2, r0
 800785e:	d01c      	beq.n	800789a <rint+0xfe>
 8007860:	0843      	lsrs	r3, r0, #1
 8007862:	4219      	tst	r1, r3
 8007864:	bf1f      	itttt	ne
 8007866:	ea21 0303 	bicne.w	r3, r1, r3
 800786a:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000
 800786e:	4131      	asrne	r1, r6
 8007870:	4319      	orrne	r1, r3
 8007872:	4b0d      	ldr	r3, [pc, #52]	; (80078a8 <rint+0x10c>)
 8007874:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8007878:	4608      	mov	r0, r1
 800787a:	4629      	mov	r1, r5
 800787c:	e9d4 4500 	ldrd	r4, r5, [r4]
 8007880:	4622      	mov	r2, r4
 8007882:	462b      	mov	r3, r5
 8007884:	f7f8 fca6 	bl	80001d4 <__adddf3>
 8007888:	e9cd 0100 	strd	r0, r1, [sp]
 800788c:	4622      	mov	r2, r4
 800788e:	462b      	mov	r3, r5
 8007890:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007894:	f7f8 fc9c 	bl	80001d0 <__aeabi_dsub>
 8007898:	e001      	b.n	800789e <rint+0x102>
 800789a:	4610      	mov	r0, r2
 800789c:	4619      	mov	r1, r3
 800789e:	ec41 0b10 	vmov	d0, r0, r1
 80078a2:	b003      	add	sp, #12
 80078a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a6:	bf00      	nop
 80078a8:	08008660 	.word	0x08008660
 80078ac:	000fffff 	.word	0x000fffff

080078b0 <fabsf>:
 80078b0:	ee10 3a10 	vmov	r3, s0
 80078b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078b8:	ee00 3a10 	vmov	s0, r3
 80078bc:	4770      	bx	lr

080078be <finitef>:
 80078be:	ee10 3a10 	vmov	r3, s0
 80078c2:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80078c6:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80078ca:	bfac      	ite	ge
 80078cc:	2000      	movge	r0, #0
 80078ce:	2001      	movlt	r0, #1
 80078d0:	4770      	bx	lr
	...

080078d4 <floorf>:
 80078d4:	ee10 3a10 	vmov	r3, s0
 80078d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80078dc:	0dca      	lsrs	r2, r1, #23
 80078de:	3a7f      	subs	r2, #127	; 0x7f
 80078e0:	2a16      	cmp	r2, #22
 80078e2:	dc28      	bgt.n	8007936 <floorf+0x62>
 80078e4:	2a00      	cmp	r2, #0
 80078e6:	da0f      	bge.n	8007908 <floorf+0x34>
 80078e8:	eddf 7a18 	vldr	s15, [pc, #96]	; 800794c <floorf+0x78>
 80078ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80078f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80078f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f8:	dd24      	ble.n	8007944 <floorf+0x70>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	da21      	bge.n	8007942 <floorf+0x6e>
 80078fe:	4a14      	ldr	r2, [pc, #80]	; (8007950 <floorf+0x7c>)
 8007900:	2900      	cmp	r1, #0
 8007902:	bf18      	it	ne
 8007904:	4613      	movne	r3, r2
 8007906:	e01d      	b.n	8007944 <floorf+0x70>
 8007908:	4912      	ldr	r1, [pc, #72]	; (8007954 <floorf+0x80>)
 800790a:	4111      	asrs	r1, r2
 800790c:	420b      	tst	r3, r1
 800790e:	d01b      	beq.n	8007948 <floorf+0x74>
 8007910:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800794c <floorf+0x78>
 8007914:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007918:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800791c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007920:	dd10      	ble.n	8007944 <floorf+0x70>
 8007922:	2b00      	cmp	r3, #0
 8007924:	bfbe      	ittt	lt
 8007926:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800792a:	fa40 f202 	asrlt.w	r2, r0, r2
 800792e:	189b      	addlt	r3, r3, r2
 8007930:	ea23 0301 	bic.w	r3, r3, r1
 8007934:	e006      	b.n	8007944 <floorf+0x70>
 8007936:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800793a:	d305      	bcc.n	8007948 <floorf+0x74>
 800793c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007940:	4770      	bx	lr
 8007942:	2300      	movs	r3, #0
 8007944:	ee00 3a10 	vmov	s0, r3
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	7149f2ca 	.word	0x7149f2ca
 8007950:	bf800000 	.word	0xbf800000
 8007954:	007fffff 	.word	0x007fffff

08007958 <nanf>:
 8007958:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007960 <nanf+0x8>
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	7fc00000 	.word	0x7fc00000

08007964 <scalbnf>:
 8007964:	b508      	push	{r3, lr}
 8007966:	ee10 2a10 	vmov	r2, s0
 800796a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800796e:	ed2d 8b02 	vpush	{d8}
 8007972:	eef0 0a40 	vmov.f32	s1, s0
 8007976:	d045      	beq.n	8007a04 <scalbnf+0xa0>
 8007978:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800797c:	d302      	bcc.n	8007984 <scalbnf+0x20>
 800797e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007982:	e03f      	b.n	8007a04 <scalbnf+0xa0>
 8007984:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007988:	d211      	bcs.n	80079ae <scalbnf+0x4a>
 800798a:	4b20      	ldr	r3, [pc, #128]	; (8007a0c <scalbnf+0xa8>)
 800798c:	eddf 7a20 	vldr	s15, [pc, #128]	; 8007a10 <scalbnf+0xac>
 8007990:	4298      	cmp	r0, r3
 8007992:	ee60 0a27 	vmul.f32	s1, s0, s15
 8007996:	db05      	blt.n	80079a4 <scalbnf+0x40>
 8007998:	ee10 2a90 	vmov	r2, s1
 800799c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80079a0:	3b19      	subs	r3, #25
 80079a2:	e005      	b.n	80079b0 <scalbnf+0x4c>
 80079a4:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8007a14 <scalbnf+0xb0>
 80079a8:	ee20 0a80 	vmul.f32	s0, s1, s0
 80079ac:	e02a      	b.n	8007a04 <scalbnf+0xa0>
 80079ae:	0ddb      	lsrs	r3, r3, #23
 80079b0:	4403      	add	r3, r0
 80079b2:	2bfe      	cmp	r3, #254	; 0xfe
 80079b4:	dc0f      	bgt.n	80079d6 <scalbnf+0x72>
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	dd06      	ble.n	80079c8 <scalbnf+0x64>
 80079ba:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80079be:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80079c2:	ee00 3a10 	vmov	s0, r3
 80079c6:	e01d      	b.n	8007a04 <scalbnf+0xa0>
 80079c8:	f113 0f16 	cmn.w	r3, #22
 80079cc:	da0f      	bge.n	80079ee <scalbnf+0x8a>
 80079ce:	f24c 3350 	movw	r3, #50000	; 0xc350
 80079d2:	4298      	cmp	r0, r3
 80079d4:	dd02      	ble.n	80079dc <scalbnf+0x78>
 80079d6:	ed9f 8a10 	vldr	s16, [pc, #64]	; 8007a18 <scalbnf+0xb4>
 80079da:	e001      	b.n	80079e0 <scalbnf+0x7c>
 80079dc:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 8007a14 <scalbnf+0xb0>
 80079e0:	eeb0 0a48 	vmov.f32	s0, s16
 80079e4:	f000 f81c 	bl	8007a20 <copysignf>
 80079e8:	ee20 0a08 	vmul.f32	s0, s0, s16
 80079ec:	e00a      	b.n	8007a04 <scalbnf+0xa0>
 80079ee:	3319      	adds	r3, #25
 80079f0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80079f4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80079f8:	ee00 3a90 	vmov	s1, r3
 80079fc:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007a1c <scalbnf+0xb8>
 8007a00:	ee20 0aa7 	vmul.f32	s0, s1, s15
 8007a04:	ecbd 8b02 	vpop	{d8}
 8007a08:	bd08      	pop	{r3, pc}
 8007a0a:	bf00      	nop
 8007a0c:	ffff3cb0 	.word	0xffff3cb0
 8007a10:	4c000000 	.word	0x4c000000
 8007a14:	0da24260 	.word	0x0da24260
 8007a18:	7149f2ca 	.word	0x7149f2ca
 8007a1c:	33000000 	.word	0x33000000

08007a20 <copysignf>:
 8007a20:	ee10 3a10 	vmov	r3, s0
 8007a24:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a28:	ee10 3a90 	vmov	r3, s1
 8007a2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a30:	4313      	orrs	r3, r2
 8007a32:	ee00 3a10 	vmov	s0, r3
 8007a36:	4770      	bx	lr

08007a38 <__errno>:
 8007a38:	4b01      	ldr	r3, [pc, #4]	; (8007a40 <__errno+0x8>)
 8007a3a:	6818      	ldr	r0, [r3, #0]
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	2000018c 	.word	0x2000018c

08007a44 <_init>:
 8007a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a46:	bf00      	nop
 8007a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4a:	bc08      	pop	{r3}
 8007a4c:	469e      	mov	lr, r3
 8007a4e:	4770      	bx	lr

08007a50 <_fini>:
 8007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a52:	bf00      	nop
 8007a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a56:	bc08      	pop	{r3}
 8007a58:	469e      	mov	lr, r3
 8007a5a:	4770      	bx	lr
