

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 320 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 150 clock pin(s) of sequential element(s)
0 instances converted, 150 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type             Fanout     Sample Instance
-----------------------------------------------------------------------------------------------
@K:CKID0004       CLK_5M_GL_keep      clock definition on CLKINT     315        DTYCYC_EN      
@K:CKID0005       CLK40MHZ_OSC        clock definition on port       5          CLK_5M_GL      
===============================================================================================
=================================================================================== Gated/Generated Clocks ====================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                     Explanation                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       GLOB_BUFF.Core                 DYNCCC                 78         spi_slave_pm.CLK_FCNT[5]            No generated or derived clock directive on output of sequential instance
@K:CKID0002       spi_slave_pm.I_SPI_RX_STRB     DFN1C0                 40         active_channels[0]                  No generated or derived clock directive on output of sequential instance
@K:CKID0003       spi_slave_pm.SPI_CLR           DFN1E0P0               32         spi_slave_pm.P_TX_32BIT_REG[10]     No generated or derived clock directive on output of sequential instance
===============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

