{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572717985459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572717985470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 14:06:25 2019 " "Processing started: Sat Nov 02 14:06:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572717985470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717985470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_dec_ring_cntr -c four_bit_dec_ring_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_dec_ring_cntr -c four_bit_dec_ring_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572717985471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572717987145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572717987145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_dec_ring_cntr.v 3 3 " "Found 3 design units, including 3 entities, in source file four_bit_dec_ring_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_dec_ring_cntr " "Found entity 1: four_bit_dec_ring_cntr" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572718009162 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_bit_cntr " "Found entity 2: two_bit_cntr" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572718009162 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_by_four_dec " "Found entity 3: two_by_four_dec" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572718009162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572718009162 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "four_bit_dec_ring_cntr.v(17) " "Verilog HDL Instantiation warning at four_bit_dec_ring_cntr.v(17): instance has no name" {  } { { "four_bit_dec_ring_cntr.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1572718009164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_dec_ring_cntr " "Elaborating entity \"four_bit_dec_ring_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572718009300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_cntr two_bit_cntr:cntr0 " "Elaborating entity \"two_bit_cntr\" for hierarchy \"two_bit_cntr:cntr0\"" {  } { { "four_bit_dec_ring_cntr.v" "cntr0" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572718009366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_by_four_dec two_by_four_dec:comb_3 " "Elaborating entity \"two_by_four_dec\" for hierarchy \"two_by_four_dec:comb_3\"" {  } { { "four_bit_dec_ring_cntr.v" "comb_3" { Text "C:/Users/czhe/Documents/fpga_proj/four_bit_dec_ring_cntr/four_bit_dec_ring_cntr.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572718009403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572718010947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572718012206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572718012206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572718012593 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572718012593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572718012593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572718012593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572718012671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 14:06:52 2019 " "Processing ended: Sat Nov 02 14:06:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572718012671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572718012671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572718012671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572718012671 ""}
