{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 11:05:27 2017 " "Info: Processing started: Fri May 12 11:05:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk2 " "Info: Detected ripple clock \"clk2\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_hr " "Info: Detected ripple clock \"key_hr\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_hr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_high_carryout " "Info: Detected ripple clock \"min_high_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_high_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_min " "Info: Detected ripple clock \"key_min\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_min" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_freq_div " "Info: Detected ripple clock \"clk_freq_div\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_freq_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hr_low_carryout " "Info: Detected ripple clock \"hr_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "min_low_carryin " "Info: Detected gated clock \"min_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_low_carryout " "Info: Detected ripple clock \"min_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "hr_low_carryin " "Info: Detected gated clock \"hr_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hr_high_out\[0\] register LEDOut\[0\] 39.0 MHz 25.643 ns Internal " "Info: Clock \"clk\" has Internal fmax of 39.0 MHz between source register \"hr_high_out\[0\]\" and destination register \"LEDOut\[0\]\" (period= 25.643 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.650 ns + Longest register register " "Info: + Longest register to register delay is 1.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[0\] 1 REG LC_X30_Y18_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.478 ns) 1.650 ns LEDOut\[0\] 2 REG LC_X29_Y18_N1 7 " "Info: 2: + IC(1.172 ns) + CELL(0.478 ns) = 1.650 ns; Loc. = LC_X29_Y18_N1; Fanout = 7; REG Node = 'LEDOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { hr_high_out[0] LEDOut[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 28.97 % ) " "Info: Total cell delay = 0.478 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.172 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { hr_high_out[0] LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.650 ns" { hr_high_out[0] {} LEDOut[0] {} } { 0.000ns 1.172ns } { 0.000ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-23.732 ns - Smallest " "Info: - Smallest clock skew is -23.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.408 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns clk2 2 REG LC_X8_Y10_N9 12 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N9; Fanout = 12; REG Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk clk2 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.711 ns) 7.408 ns LEDOut\[0\] 3 REG LC_X29_Y18_N1 7 " "Info: 3: + IC(3.548 ns) + CELL(0.711 ns) = 7.408 ns; Loc. = LC_X29_Y18_N1; Fanout = 7; REG Node = 'LEDOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { clk2 LEDOut[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.05 % ) " "Info: Total cell delay = 3.115 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 57.95 % ) " "Info: Total interconnect delay = 4.293 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk clk2 LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk {} clk~out0 {} clk2 {} LEDOut[0] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 31.140 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 31.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns clk_freq_div 2 REG LC_X33_Y2_N8 2 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X33_Y2_N8; Fanout = 2; REG Node = 'clk_freq_div'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk clk_freq_div } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.442 ns) 4.094 ns min_low_carryin 3 COMB LC_X33_Y2_N7 6 " "Info: 3: + IC(0.519 ns) + CELL(0.442 ns) = 4.094 ns; Loc. = LC_X33_Y2_N7; Fanout = 6; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { clk_freq_div min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.082 ns) + CELL(0.935 ns) 10.111 ns min_low_carryout 4 REG LC_X25_Y17_N9 6 " "Info: 4: + IC(5.082 ns) + CELL(0.935 ns) = 10.111 ns; Loc. = LC_X25_Y17_N9; Fanout = 6; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.935 ns) 15.826 ns min_high_carryout 5 REG LC_X27_Y18_N7 1 " "Info: 5: + IC(4.780 ns) + CELL(0.935 ns) = 15.826 ns; Loc. = LC_X27_Y18_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.232 ns) + CELL(0.292 ns) 19.350 ns hr_low_carryin 6 COMB LC_X33_Y2_N9 6 " "Info: 6: + IC(3.232 ns) + CELL(0.292 ns) = 19.350 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 25.368 ns hr_low_carryout 7 REG LC_X31_Y18_N0 5 " "Info: 7: + IC(5.083 ns) + CELL(0.935 ns) = 25.368 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 31.140 ns hr_high_out\[0\] 8 REG LC_X30_Y18_N4 7 " "Info: 8: + IC(5.061 ns) + CELL(0.711 ns) = 31.140 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.654 ns ( 21.37 % ) " "Info: Total cell delay = 6.654 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.486 ns ( 78.63 % ) " "Info: Total interconnect delay = 24.486 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk clk2 LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk {} clk~out0 {} clk2 {} LEDOut[0] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { hr_high_out[0] LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.650 ns" { hr_high_out[0] {} LEDOut[0] {} } { 0.000ns 1.172ns } { 0.000ns 0.478ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk clk2 LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk {} clk~out0 {} clk2 {} LEDOut[0] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register hr_high_out\[1\] register hr_low_out\[2\] 40.53 MHz 24.672 ns Internal " "Info: Clock \"en\" has Internal fmax of 40.53 MHz between source register \"hr_high_out\[1\]\" and destination register \"hr_low_out\[2\]\" (period= 24.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.269 ns + Longest register register " "Info: + Longest register to register delay is 3.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[1\] 1 REG LC_X30_Y18_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.292 ns) 1.071 ns always5~0 2 COMB LC_X31_Y18_N2 2 " "Info: 2: + IC(0.779 ns) + CELL(0.292 ns) = 1.071 ns; Loc. = LC_X31_Y18_N2; Fanout = 2; COMB Node = 'always5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { hr_high_out[1] always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 1.805 ns always5~2 3 COMB LC_X31_Y18_N0 4 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 1.805 ns; Loc. = LC_X31_Y18_N0; Fanout = 4; COMB Node = 'always5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { always5~0 always5~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.309 ns) 3.269 ns hr_low_out\[2\] 4 REG LC_X29_Y18_N7 6 " "Info: 4: + IC(1.155 ns) + CELL(0.309 ns) = 3.269 ns; Loc. = LC_X29_Y18_N7; Fanout = 6; REG Node = 'hr_low_out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { always5~2 hr_low_out[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.893 ns ( 27.32 % ) " "Info: Total cell delay = 0.893 ns ( 27.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.376 ns ( 72.68 % ) " "Info: Total interconnect delay = 2.376 ns ( 72.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { hr_high_out[1] always5~0 always5~2 hr_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { hr_high_out[1] {} always5~0 {} always5~2 {} hr_low_out[2] {} } { 0.000ns 0.779ns 0.442ns 1.155ns } { 0.000ns 0.292ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-21.142 ns - Smallest " "Info: - Smallest clock skew is -21.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 8.882 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 8.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_124; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.442 ns) 3.088 ns hr_low_carryin 2 COMB LC_X33_Y2_N9 6 " "Info: 2: + IC(1.177 ns) + CELL(0.442 ns) = 3.088 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { en hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.711 ns) 8.882 ns hr_low_out\[2\] 3 REG LC_X29_Y18_N7 6 " "Info: 3: + IC(5.083 ns) + CELL(0.711 ns) = 8.882 ns; Loc. = LC_X29_Y18_N7; Fanout = 6; REG Node = 'hr_low_out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { hr_low_carryin hr_low_out[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 29.52 % ) " "Info: Total cell delay = 2.622 ns ( 29.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.260 ns ( 70.48 % ) " "Info: Total interconnect delay = 6.260 ns ( 70.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.882 ns" { en hr_low_carryin hr_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.882 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_out[2] {} } { 0.000ns 0.000ns 1.177ns 5.083ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 30.024 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 30.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_124; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.292 ns) 2.978 ns min_low_carryin 2 COMB LC_X33_Y2_N7 6 " "Info: 2: + IC(1.217 ns) + CELL(0.292 ns) = 2.978 ns; Loc. = LC_X33_Y2_N7; Fanout = 6; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { en min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.082 ns) + CELL(0.935 ns) 8.995 ns min_low_carryout 3 REG LC_X25_Y17_N9 6 " "Info: 3: + IC(5.082 ns) + CELL(0.935 ns) = 8.995 ns; Loc. = LC_X25_Y17_N9; Fanout = 6; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.935 ns) 14.710 ns min_high_carryout 4 REG LC_X27_Y18_N7 1 " "Info: 4: + IC(4.780 ns) + CELL(0.935 ns) = 14.710 ns; Loc. = LC_X27_Y18_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.232 ns) + CELL(0.292 ns) 18.234 ns hr_low_carryin 5 COMB LC_X33_Y2_N9 6 " "Info: 5: + IC(3.232 ns) + CELL(0.292 ns) = 18.234 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 24.252 ns hr_low_carryout 6 REG LC_X31_Y18_N0 5 " "Info: 6: + IC(5.083 ns) + CELL(0.935 ns) = 24.252 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 30.024 ns hr_high_out\[1\] 7 REG LC_X30_Y18_N3 7 " "Info: 7: + IC(5.061 ns) + CELL(0.711 ns) = 30.024 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.569 ns ( 18.55 % ) " "Info: Total cell delay = 5.569 ns ( 18.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.455 ns ( 81.45 % ) " "Info: Total interconnect delay = 24.455 ns ( 81.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.882 ns" { en hr_low_carryin hr_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.882 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_out[2] {} } { 0.000ns 0.000ns 1.177ns 5.083ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { hr_high_out[1] always5~0 always5~2 hr_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { hr_high_out[1] {} always5~0 {} always5~2 {} hr_low_out[2] {} } { 0.000ns 0.779ns 0.442ns 1.155ns } { 0.000ns 0.292ns 0.292ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.882 ns" { en hr_low_carryin hr_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.882 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_out[2] {} } { 0.000ns 0.000ns 1.177ns 5.083ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 73 " "Warning: Circuit may not operate. Detected 73 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "hr_high_out\[0\] hr_high_out\[1\] clk 14.113 ns " "Info: Found hold time violation between source  pin or register \"hr_high_out\[0\]\" and destination pin or register \"hr_high_out\[1\]\" for clock \"clk\" (Hold time is 14.113 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.356 ns + Largest " "Info: + Largest clock skew is 15.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 31.140 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 31.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns clk_freq_div 2 REG LC_X33_Y2_N8 2 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X33_Y2_N8; Fanout = 2; REG Node = 'clk_freq_div'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk clk_freq_div } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.442 ns) 4.094 ns min_low_carryin 3 COMB LC_X33_Y2_N7 6 " "Info: 3: + IC(0.519 ns) + CELL(0.442 ns) = 4.094 ns; Loc. = LC_X33_Y2_N7; Fanout = 6; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { clk_freq_div min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.082 ns) + CELL(0.935 ns) 10.111 ns min_low_carryout 4 REG LC_X25_Y17_N9 6 " "Info: 4: + IC(5.082 ns) + CELL(0.935 ns) = 10.111 ns; Loc. = LC_X25_Y17_N9; Fanout = 6; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.935 ns) 15.826 ns min_high_carryout 5 REG LC_X27_Y18_N7 1 " "Info: 5: + IC(4.780 ns) + CELL(0.935 ns) = 15.826 ns; Loc. = LC_X27_Y18_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.232 ns) + CELL(0.292 ns) 19.350 ns hr_low_carryin 6 COMB LC_X33_Y2_N9 6 " "Info: 6: + IC(3.232 ns) + CELL(0.292 ns) = 19.350 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 25.368 ns hr_low_carryout 7 REG LC_X31_Y18_N0 5 " "Info: 7: + IC(5.083 ns) + CELL(0.935 ns) = 25.368 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 31.140 ns hr_high_out\[1\] 8 REG LC_X30_Y18_N3 7 " "Info: 8: + IC(5.061 ns) + CELL(0.711 ns) = 31.140 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.654 ns ( 21.37 % ) " "Info: Total cell delay = 6.654 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.486 ns ( 78.63 % ) " "Info: Total interconnect delay = 24.486 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.784 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 15.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns key_hr 2 REG LC_X34_Y2_N9 1 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X34_Y2_N9; Fanout = 1; REG Node = 'key_hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk key_hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.114 ns) 3.994 ns hr_low_carryin 3 COMB LC_X33_Y2_N9 6 " "Info: 3: + IC(0.747 ns) + CELL(0.114 ns) = 3.994 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { key_hr hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 10.012 ns hr_low_carryout 4 REG LC_X31_Y18_N0 5 " "Info: 4: + IC(5.083 ns) + CELL(0.935 ns) = 10.012 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 15.784 ns hr_high_out\[0\] 5 REG LC_X30_Y18_N4 7 " "Info: 5: + IC(5.061 ns) + CELL(0.711 ns) = 15.784 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.164 ns ( 26.38 % ) " "Info: Total cell delay = 4.164 ns ( 26.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.620 ns ( 73.62 % ) " "Info: Total interconnect delay = 11.620 ns ( 73.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.784 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.784 ns" { clk {} clk~out0 {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.747ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.784 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.784 ns" { clk {} clk~out0 {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.747ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.034 ns - Shortest register register " "Info: - Shortest register to register delay is 1.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[0\] 1 REG LC_X30_Y18_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.478 ns) 1.034 ns hr_high_out\[1\] 2 REG LC_X30_Y18_N3 7 " "Info: 2: + IC(0.556 ns) + CELL(0.478 ns) = 1.034 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 46.23 % ) " "Info: Total cell delay = 0.478 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 53.77 % ) " "Info: Total interconnect delay = 0.556 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { hr_high_out[0] {} hr_high_out[1] {} } { 0.000ns 0.556ns } { 0.000ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.140 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.140 ns" { clk {} clk~out0 {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 0.729ns 0.519ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.784 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.784 ns" { clk {} clk~out0 {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 0.729ns 0.747ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { hr_high_out[0] {} hr_high_out[1] {} } { 0.000ns 0.556ns } { 0.000ns 0.478ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "en 73 " "Warning: Circuit may not operate. Detected 73 non-operational path(s) clocked by clock \"en\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "hr_high_out\[0\] hr_high_out\[1\] en 13.903 ns " "Info: Found hold time violation between source  pin or register \"hr_high_out\[0\]\" and destination pin or register \"hr_high_out\[1\]\" for clock \"en\" (Hold time is 13.903 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.146 ns + Largest " "Info: + Largest clock skew is 15.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 30.024 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 30.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_124; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.292 ns) 2.978 ns min_low_carryin 2 COMB LC_X33_Y2_N7 6 " "Info: 2: + IC(1.217 ns) + CELL(0.292 ns) = 2.978 ns; Loc. = LC_X33_Y2_N7; Fanout = 6; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { en min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.082 ns) + CELL(0.935 ns) 8.995 ns min_low_carryout 3 REG LC_X25_Y17_N9 6 " "Info: 3: + IC(5.082 ns) + CELL(0.935 ns) = 8.995 ns; Loc. = LC_X25_Y17_N9; Fanout = 6; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.935 ns) 14.710 ns min_high_carryout 4 REG LC_X27_Y18_N7 1 " "Info: 4: + IC(4.780 ns) + CELL(0.935 ns) = 14.710 ns; Loc. = LC_X27_Y18_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.232 ns) + CELL(0.292 ns) 18.234 ns hr_low_carryin 5 COMB LC_X33_Y2_N9 6 " "Info: 5: + IC(3.232 ns) + CELL(0.292 ns) = 18.234 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 24.252 ns hr_low_carryout 6 REG LC_X31_Y18_N0 5 " "Info: 6: + IC(5.083 ns) + CELL(0.935 ns) = 24.252 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 30.024 ns hr_high_out\[1\] 7 REG LC_X30_Y18_N3 7 " "Info: 7: + IC(5.061 ns) + CELL(0.711 ns) = 30.024 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.569 ns ( 18.55 % ) " "Info: Total cell delay = 5.569 ns ( 18.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.455 ns ( 81.45 % ) " "Info: Total interconnect delay = 24.455 ns ( 81.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 14.878 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to source register is 14.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_124; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.442 ns) 3.088 ns hr_low_carryin 2 COMB LC_X33_Y2_N9 6 " "Info: 2: + IC(1.177 ns) + CELL(0.442 ns) = 3.088 ns; Loc. = LC_X33_Y2_N9; Fanout = 6; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { en hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.935 ns) 9.106 ns hr_low_carryout 3 REG LC_X31_Y18_N0 5 " "Info: 3: + IC(5.083 ns) + CELL(0.935 ns) = 9.106 ns; Loc. = LC_X31_Y18_N0; Fanout = 5; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.711 ns) 14.878 ns hr_high_out\[0\] 4 REG LC_X30_Y18_N4 7 " "Info: 4: + IC(5.061 ns) + CELL(0.711 ns) = 14.878 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 23.91 % ) " "Info: Total cell delay = 3.557 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.321 ns ( 76.09 % ) " "Info: Total interconnect delay = 11.321 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.878 ns" { en hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.878 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 1.177ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.878 ns" { en hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.878 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 1.177ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.034 ns - Shortest register register " "Info: - Shortest register to register delay is 1.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[0\] 1 REG LC_X30_Y18_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y18_N4; Fanout = 7; REG Node = 'hr_high_out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.478 ns) 1.034 ns hr_high_out\[1\] 2 REG LC_X30_Y18_N3 7 " "Info: 2: + IC(0.556 ns) + CELL(0.478 ns) = 1.034 ns; Loc. = LC_X30_Y18_N3; Fanout = 7; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 46.23 % ) " "Info: Total cell delay = 0.478 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 53.77 % ) " "Info: Total interconnect delay = 0.556 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { hr_high_out[0] {} hr_high_out[1] {} } { 0.000ns 0.556ns } { 0.000ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.024 ns" { en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.024 ns" { en {} en~out0 {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.217ns 5.082ns 4.780ns 3.232ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.292ns 0.935ns 0.935ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.878 ns" { en hr_low_carryin hr_low_carryout hr_high_out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.878 ns" { en {} en~out0 {} hr_low_carryin {} hr_low_carryout {} hr_high_out[0] {} } { 0.000ns 0.000ns 1.177ns 5.083ns 5.061ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { hr_high_out[0] hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { hr_high_out[0] {} hr_high_out[1] {} } { 0.000ns 0.556ns } { 0.000ns 0.478ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_low_min\[20\] min clk 5.475 ns register " "Info: tsu for register \"key_low_min\[20\]\" (data pin = \"min\", clock pin = \"clk\") is 5.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.347 ns + Longest pin register " "Info: + Longest pin to register delay is 8.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns min 1 PIN PIN_122 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_122; Fanout = 21; PIN Node = 'min'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { min } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.766 ns) + CELL(1.112 ns) 8.347 ns key_low_min\[20\] 2 REG LC_X33_Y2_N5 2 " "Info: 2: + IC(5.766 ns) + CELL(1.112 ns) = 8.347 ns; Loc. = LC_X33_Y2_N5; Fanout = 2; REG Node = 'key_low_min\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { min key_low_min[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 30.92 % ) " "Info: Total cell delay = 2.581 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.766 ns ( 69.08 % ) " "Info: Total interconnect delay = 5.766 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { min key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { min {} min~out0 {} key_low_min[20] {} } { 0.000ns 0.000ns 5.766ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns key_low_min\[20\] 2 REG LC_X33_Y2_N5 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X33_Y2_N5; Fanout = 2; REG Node = 'key_low_min\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk key_low_min[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} key_low_min[20] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { min key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { min {} min~out0 {} key_low_min[20] {} } { 0.000ns 0.000ns 5.766ns } { 0.000ns 1.469ns 1.112ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} key_low_min[20] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_data\[2\] LEDOut\[3\] 15.516 ns register " "Info: tco from clock \"clk\" to destination pin \"out_data\[2\]\" through register \"LEDOut\[3\]\" is 15.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.408 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns clk2 2 REG LC_X8_Y10_N9 12 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N9; Fanout = 12; REG Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk clk2 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.711 ns) 7.408 ns LEDOut\[3\] 3 REG LC_X29_Y18_N6 8 " "Info: 3: + IC(3.548 ns) + CELL(0.711 ns) = 7.408 ns; Loc. = LC_X29_Y18_N6; Fanout = 8; REG Node = 'LEDOut\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { clk2 LEDOut[3] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.05 % ) " "Info: Total cell delay = 3.115 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 57.95 % ) " "Info: Total interconnect delay = 4.293 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk clk2 LEDOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk {} clk~out0 {} clk2 {} LEDOut[3] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.884 ns + Longest register pin " "Info: + Longest register to pin delay is 7.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDOut\[3\] 1 REG LC_X29_Y18_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y18_N6; Fanout = 8; REG Node = 'LEDOut\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[3] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.590 ns) 1.803 ns WideOr5~0 2 COMB LC_X32_Y18_N1 1 " "Info: 2: + IC(1.213 ns) + CELL(0.590 ns) = 1.803 ns; Loc. = LC_X32_Y18_N1; Fanout = 1; COMB Node = 'WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { LEDOut[3] WideOr5~0 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.114 ns) 3.109 ns WideOr5~1 3 COMB LC_X32_Y17_N2 1 " "Info: 3: + IC(1.192 ns) + CELL(0.114 ns) = 3.109 ns; Loc. = LC_X32_Y17_N2; Fanout = 1; COMB Node = 'WideOr5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { WideOr5~0 WideOr5~1 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.651 ns) + CELL(2.124 ns) 7.884 ns out_data\[2\] 4 PIN PIN_139 0 " "Info: 4: + IC(2.651 ns) + CELL(2.124 ns) = 7.884 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'out_data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { WideOr5~1 out_data[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 35.87 % ) " "Info: Total cell delay = 2.828 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.056 ns ( 64.13 % ) " "Info: Total interconnect delay = 5.056 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { LEDOut[3] WideOr5~0 WideOr5~1 out_data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { LEDOut[3] {} WideOr5~0 {} WideOr5~1 {} out_data[2] {} } { 0.000ns 1.213ns 1.192ns 2.651ns } { 0.000ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk clk2 LEDOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk {} clk~out0 {} clk2 {} LEDOut[3] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { LEDOut[3] WideOr5~0 WideOr5~1 out_data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { LEDOut[3] {} WideOr5~0 {} WideOr5~1 {} out_data[2] {} } { 0.000ns 1.213ns 1.192ns 2.651ns } { 0.000ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_low_hr\[20\] hr clk -4.249 ns register " "Info: th for register \"key_low_hr\[20\]\" (data pin = \"hr\", clock pin = \"clk\") is -4.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 95 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 95; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns key_low_hr\[20\] 2 REG LC_X34_Y2_N5 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X34_Y2_N5; Fanout = 2; REG Node = 'key_low_hr\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk key_low_hr[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} key_low_hr[20] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.173 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns hr 1 PIN PIN_123 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_123; Fanout = 21; PIN Node = 'hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.592 ns) + CELL(1.112 ns) 7.173 ns key_low_hr\[20\] 2 REG LC_X34_Y2_N5 2 " "Info: 2: + IC(4.592 ns) + CELL(1.112 ns) = 7.173 ns; Loc. = LC_X34_Y2_N5; Fanout = 2; REG Node = 'key_low_hr\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 35.98 % ) " "Info: Total cell delay = 2.581 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 64.02 % ) " "Info: Total interconnect delay = 4.592 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.173 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.173 ns" { hr {} hr~out0 {} key_low_hr[20] {} } { 0.000ns 0.000ns 4.592ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} key_low_hr[20] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.173 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.173 ns" { hr {} hr~out0 {} key_low_hr[20] {} } { 0.000ns 0.000ns 4.592ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 11:05:28 2017 " "Info: Processing ended: Fri May 12 11:05:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
