
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.429241                       # Number of seconds simulated
sim_ticks                                429240865500                       # Number of ticks simulated
final_tick                               1061804934500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157905                       # Simulator instruction rate (inst/s)
host_op_rate                                   170009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33889613                       # Simulator tick rate (ticks/s)
host_mem_usage                                2239264                       # Number of bytes of host memory used
host_seconds                                 12665.85                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2153311332                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        17472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42353792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42371264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42323968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42323968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       661778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              662051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        661312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             661312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        40704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     98671388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98712092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        40704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        98601907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98601907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        98601907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        40704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     98671388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            197314000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      662051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     661312                       # Number of write requests accepted
system.mem_ctrls.readBursts                    662051                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   661312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               42371264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42322880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42371264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42323968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39148                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  429197798500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                662051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               661312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  309343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  50803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    767.456020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   618.048320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.771682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7217      6.54%      6.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6816      6.18%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5574      5.05%     17.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6776      6.14%     23.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7668      6.95%     30.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5309      4.81%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3721      3.37%     39.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5447      4.94%     43.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61829     56.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.035678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.929414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3543      8.58%      8.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37718     91.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            19      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.194042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40941     99.16%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.04%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              291      0.70%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41286                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18339549750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30753006000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3310255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27701.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46451.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        98.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   605602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     324323.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                395491740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                210208845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2362326120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1725554520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4079365680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5428552320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            320851200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7096323870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4843772640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      94017752220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           120481047975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            280.684012                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         416411938000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    459067500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1734602000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 388322629250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12614018000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10548572750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15561976000                       # Time in different power states
system.mem_ctrls_1.actEnergy                392457240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                208595970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2364718020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1726405380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3928164240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5441369910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            322183200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6911119470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4603142880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      94188344160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           120087028350                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            279.766066                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         416440555250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    432334500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1669916000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 389324515250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  11987372500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10670708750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15156018500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   464                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2068791                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294371841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2069815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.221329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.424024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.575976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.006273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         598115859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        598115859                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    181715585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       181715585                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106197242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106197242                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       611248                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        611248                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       122535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       122535                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    287912827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        287912827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    288524075                       # number of overall hits
system.cpu.dcache.overall_hits::total       288524075                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4101204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4101204                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5153034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5153034                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          151                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9254238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9254238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9254389                       # number of overall misses
system.cpu.dcache.overall_misses::total       9254389                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  55460504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55460504000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 443833038644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 443833038644                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2829000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2829000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 499293542644                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499293542644                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 499293542644                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499293542644                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    185816789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    185816789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       611399                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       611399                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    297167065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    297167065                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    297778464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    297778464                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.022071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022071                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.046278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046278                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000247                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000247                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.031142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.031078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031078                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13522.981056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13522.981056                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 86130.430858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86130.430858                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26194.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26194.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53952.961081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53952.961081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53952.080753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53952.080753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       338002                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.998651                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       867487                       # number of writebacks
system.cpu.dcache.writebacks::total            867487                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2721092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2721092                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4464566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4464566                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7185658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7185658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7185658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7185658                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1380112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1380112                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       688468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688468                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          103                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          103                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2068580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2068580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2068683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2068683                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19467496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19467496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60228097958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60228097958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  79695593958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79695593958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  79697026958                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79697026958                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000168                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006947                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14105.736346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14105.736346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87481.332405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87481.332405                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 13912.621359                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13912.621359                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 25194.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25194.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38526.715891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38526.715891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38525.490352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38525.490352                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            179646                       # number of replacements
system.cpu.icache.tags.tagsinuse           411.077894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1112758416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            180076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6179.382128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   275.149778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   135.928116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.537402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.265485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         551908455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        551908455                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    275684530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       275684530                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    275684530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        275684530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    275684530                       # number of overall hits
system.cpu.icache.overall_hits::total       275684530                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       179854                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        179854                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       179854                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         179854                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       179854                       # number of overall misses
system.cpu.icache.overall_misses::total        179854                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2384667499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2384667499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2384667499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2384667499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2384667499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2384667499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    275864384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    275864384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    275864384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    275864384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    275864384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    275864384                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000652                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13258.907219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13258.907219                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13258.907219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13258.907219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13258.907219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13258.907219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   143.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       179646                       # number of writebacks
system.cpu.icache.writebacks::total            179646                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       179687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       179687                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       179687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       179687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       179687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       179687                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2186830499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2186830499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2186830499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2186830499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2186830499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2186830499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000651                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12170.220990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12170.220990                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12170.220990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12170.220990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12170.220990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12170.220990                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    662287                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6475643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    695055                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.316735                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       54.824222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         25.040201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4002.162156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    24.515561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28661.457859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.122136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.874678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31894                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30853415                       # Number of tag accesses
system.l2.tags.data_accesses                 30853415                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       867487                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           867487                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       179552                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           179552                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        38984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38984                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       179413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             179413                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1368027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1368027                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        179413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1407011                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1586424                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       179413                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1407011                       # number of overall hits
system.l2.overall_hits::total                 1586424                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       649485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              649485                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12295                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       661780                       # number of demand (read+write) misses
system.l2.demand_misses::total                 662054                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          274                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       661780                       # number of overall misses
system.l2.overall_misses::total                662054                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  58778381500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58778381500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     32921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32921500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2219718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2219718000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     32921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60998099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61031021000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     32921500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60998099500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61031021000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       867487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       867487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       179552                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       179552                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       688469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       179687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1380322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1380322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       179687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2068791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2248478                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       179687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2068791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2248478                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.943376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943376                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001525                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.008907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008907                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.319887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294445                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.319887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294445                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90499.983064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90499.983064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 120151.459854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 120151.459854                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 180538.267588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 180538.267588                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 120151.459854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92172.775696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92184.355053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 120151.459854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92172.775696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92184.355053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               661312                       # number of writebacks
system.l2.writebacks::total                    661312                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       649485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         649485                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12293                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12293                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       661778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            662051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       661778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           662051                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  52283531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52283531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     30120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2096600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2096600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     30120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  54380131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54410252000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     30120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  54380131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54410252000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.943376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.008906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008906                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.319886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.319886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294444                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80499.983064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80499.983064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 110331.501832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110331.501832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 170552.346864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 170552.346864                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 110331.501832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82172.770174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82184.381566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 110331.501832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82172.770174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82184.381566                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1324067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       662028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12566                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       661312                       # Transaction distribution
system.membus.trans_dist::CleanEvict              704                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649485                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1986118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1986118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84695232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84695232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            662051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  662051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              662051                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1984657500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1807665500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       147524114                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    115383764                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4963377                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     66421167                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        58471613                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     88.031595                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7753083                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          252                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      4641771                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      4267914                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       373857                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       736888                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1061804934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                858481731                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    282203114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1104520949                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           147524114                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     70492610                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             571154368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9938740                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1182                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1005                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         275864385                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2319455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    858329054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.369253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.312538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        355205697     41.38%     41.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        115162267     13.42%     54.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        103775910     12.09%     66.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        284185180     33.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    858329054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.171843                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.286598                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        286613990                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      70302844                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         493821738                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3352371                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4238105                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     58156929                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        734308                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1149316217                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      17396551                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4238105                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        299243188                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         4575972                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4289129                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         484388082                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61594572                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1134598397                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       5014456                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        128337                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3310                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        4437511                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       55981306                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1502901620                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5989248244                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1147511592                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    462890270                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1457566170                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45335411                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123035                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       123027                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8572069                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    201518556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    116382790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3271017                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       485381                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1098224682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       368125                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1092143146                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       827198                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     29827521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     57304668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    858329054                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.272406                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.067370                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    246027116     28.66%     28.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    263482917     30.70%     59.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    238651825     27.80%     87.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     93388482     10.88%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     14460558      1.68%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       657736      0.08%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1603181      0.19%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        16777      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40462      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    858329054                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        82883227     52.67%     52.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         204272      0.13%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             140      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      2958262      1.88%     54.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2411      0.00%     54.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        46559      0.03%     54.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       122531      0.08%     54.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1788411      1.14%     55.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      6677492      4.24%     60.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     60.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       29796836     18.93%     79.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      32893753     20.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     674508764     61.76%     61.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3537533      0.32%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     27254522      2.50%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3592931      0.33%     64.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3875554      0.35%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      9175574      0.84%     66.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23839689      2.18%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     29660140      2.72%     71.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    137952127     12.63%     83.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     87707125      8.03%     91.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     63010481      5.77%     97.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     28028678      2.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1092143146                       # Type of FU issued
system.switch_cpus.iq.rate                   1.272180                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           157373894                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.144096                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2819529237                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    941381757                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    900242936                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    381287198                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    187044654                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    183994528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1053075714                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       196441326                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10190934                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5833869                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       301007                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6186                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2660877                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       250957                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5430                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4238105                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1138284                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2198795                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1128925365                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     201518556                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    116382790                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       123015                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2196792                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6186                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2096355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2220910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4317265                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1086413615                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     199622361                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5729528                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              30332558                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            314490816                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        138407577                       # Number of branches executed
system.switch_cpus.iew.exec_stores          114868455                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.265506                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1084292530                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1084237464                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         509388906                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         830661797                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.262971                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.613233                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     24570169                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       368069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4232112                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    852954257                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.287778                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.715651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    363866358     42.66%     42.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    216260184     25.35%     68.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    142893485     16.75%     84.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49842750      5.84%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28732433      3.37%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18438738      2.16%     96.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7915867      0.93%     97.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7814106      0.92%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     17190336      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    852954257                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1029650182                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1098415458                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              309406599                       # Number of memory references committed
system.switch_cpus.commit.loads             195684686                       # Number of loads committed
system.switch_cpus.commit.membars              245070                       # Number of memory barriers committed
system.switch_cpus.commit.branches          135810997                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          183435254                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         812828878                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7748818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    689170295     62.74%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3537386      0.32%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           28      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     26698148      2.43%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3408874      0.31%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3874958      0.35%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      8957241      0.82%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23716994      2.16%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     29644935      2.70%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    133080289     12.12%     83.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     85783332      7.81%     91.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     62604397      5.70%     97.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     27938581      2.54%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1098415458                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      17190336                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1958743503                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2251346101                       # The number of ROB writes
system.switch_cpus.timesIdled                  117520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  152677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1068765278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.858482                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.858482                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.164847                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.164847                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1086227394                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       512847333                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         459007107                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        298513551                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3831619210                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        572709754                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1690825080                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       87919576                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      4496915                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2248432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       723024                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            271                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          269                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1061804934500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1560009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1528799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       179646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1202279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1380322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       539020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6206373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6745393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     22997312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    187921792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210919104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          662287                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42323968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2910765                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.248489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2187475     75.15%     75.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 723288     24.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2910765                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3295590500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269531997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3103187498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
