/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : conn_bus_cr.h
//[Revision time]   : Wed Jan  4 19:37:39 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_BUS_CR_REGS_H__
#define __CONN_BUS_CR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_BUS_CR CR Definitions
//
//****************************************************************************

#define CONN_BUS_CR_BASE                                       (0x1804F000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR       (CONN_BUS_CR_BASE + 0x000) // F000
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR       (CONN_BUS_CR_BASE + 0x004) // F004
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR       (CONN_BUS_CR_BASE + 0x008) // F008
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR       (CONN_BUS_CR_BASE + 0x00C) // F00C
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x010) // F010
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR (CONN_BUS_CR_BASE + 0x014) // F014
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR (CONN_BUS_CR_BASE + 0x018) // F018
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR      (CONN_BUS_CR_BASE + 0x01C) // F01C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR (CONN_BUS_CR_BASE + 0x050) // F050
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR  (CONN_BUS_CR_BASE + 0x100) // F100
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR (CONN_BUS_CR_BASE + 0x104) // F104
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR (CONN_BUS_CR_BASE + 0x108) // F108
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR      (CONN_BUS_CR_BASE + 0x10C) // F10C
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR      (CONN_BUS_CR_BASE + 0x110) // F110
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR      (CONN_BUS_CR_BASE + 0x114) // F114
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x118) // F118
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x11C) // F11C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR     (CONN_BUS_CR_BASE + 0x120) // F120
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR     (CONN_BUS_CR_BASE + 0x124) // F124
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x128) // F128
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x12C) // F12C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR       (CONN_BUS_CR_BASE + 0x130) // F130
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x134) // F134
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x138) // F138
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x13C) // F13C
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x140) // F140
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x144) // F144
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x148) // F148
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x14C) // F14C
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x150) // F150
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x154) // F154
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR               (CONN_BUS_CR_BASE + 0x158) // F158
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AR_INFO_LATCH_ADDR        (CONN_BUS_CR_BASE + 0x15C) // F15C
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AW_INFO_LATCH_ADDR        (CONN_BUS_CR_BASE + 0x160) // F160
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_R_INFO_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x164) // F164
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_W_INFO_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x168) // F168
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_B_INFO_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x16C) // F16C
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR (CONN_BUS_CR_BASE + 0x170) // F170
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR (CONN_BUS_CR_BASE + 0x17C) // F17C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR (CONN_BUS_CR_BASE + 0x180) // F180
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x280) // F280
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x284) // F284
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x288) // F288
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x28C) // F28C
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x290) // F290
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x294) // F294
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x298) // F298
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x29C) // F29C
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR      (CONN_BUS_CR_BASE + 0x2A0) // F2A0
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x2A4) // F2A4
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x2A8) // F2A8
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x2AC) // F2AC
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x300) // F300
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x304) // F304
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x308) // F308
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x30C) // F30C
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x310) // F310
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x314) // F314
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR             (CONN_BUS_CR_BASE + 0x318) // F318
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_DBG_ADDR         (CONN_BUS_CR_BASE + 0x31C) // F31C
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_DBG_ADDR         (CONN_BUS_CR_BASE + 0x324) // F324
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_DBG_ADDR         (CONN_BUS_CR_BASE + 0x328) // F328
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_ADDR                 (CONN_BUS_CR_BASE + 0x32C) // F32C
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x400) // F400
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR (CONN_BUS_CR_BASE + 0x450) // F450
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR (CONN_BUS_CR_BASE + 0x454) // F454
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_HALF_RST_MASK_ADDR   (CONN_BUS_CR_BASE + 0x490) // F490
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ADDR       (CONN_BUS_CR_BASE + 0x500) // F500
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR         (CONN_BUS_CR_BASE + 0x504) // F504
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x508) // F508
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x50C) // F50C
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x510) // F510
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x514) // F514
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x518) // F518
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x51C) // F51C
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x520) // F520
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x524) // F524
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x528) // F528
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x52C) // F52C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x530) // F530
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x534) // F534
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x538) // F538
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x53C) // F53C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x540) // F540
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x544) // F544
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x548) // F548
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x54C) // F54C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x550) // F550
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x554) // F554
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x558) // F558
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x55C) // F55C
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x560) // F560
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x564) // F564
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x568) // F568
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x56C) // F56C
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x570) // F570
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x574) // F574
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x578) // F578
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x57C) // F57C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x580) // F580
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x584) // F584
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR   (CONN_BUS_CR_BASE + 0x588) // F588
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR     (CONN_BUS_CR_BASE + 0x58C) // F58C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR   (CONN_BUS_CR_BASE + 0x590) // F590
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR     (CONN_BUS_CR_BASE + 0x594) // F594
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR   (CONN_BUS_CR_BASE + 0x598) // F598
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR     (CONN_BUS_CR_BASE + 0x59C) // F59C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR   (CONN_BUS_CR_BASE + 0x600) // F600
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR     (CONN_BUS_CR_BASE + 0x604) // F604
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_ADDR       (CONN_BUS_CR_BASE + 0x608) // F608
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR            (CONN_BUS_CR_BASE + 0x610) // F610
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x614) // F614
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x618) // F618
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR               (CONN_BUS_CR_BASE + 0x61C) // F61C
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR                 (CONN_BUS_CR_BASE + 0x650) // F650
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR       (CONN_BUS_CR_BASE + 0x700) // F700
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR    (CONN_BUS_CR_BASE + 0x704) // F704
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR      (CONN_BUS_CR_BASE + 0x708) // F708
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x800) // F800
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x804) // F804
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x808) // F808
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x80C) // F80C
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x810) // F810
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x814) // F814
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR             (CONN_BUS_CR_BASE + 0x818) // F818
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x81C) // F81C
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x820) // F820
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x824) // F824
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x828) // F828
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR           (CONN_BUS_CR_BASE + 0x82C) // F82C
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR           (CONN_BUS_CR_BASE + 0x830) // F830
#define CONN_BUS_CR_ADDR_AXI_LAYER_SLP_PROT_ADDR               (CONN_BUS_CR_BASE + 0x834) // F834
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x900) // F900
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x904) // F904
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x908) // F908
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x90C) // F90C
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x910) // F910
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x914) // F914
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR (CONN_BUS_CR_BASE + 0x918) // F918
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR   (CONN_BUS_CR_BASE + 0x91C) // F91C
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x920) // F920
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x924) // F924
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_ADDR       (CONN_BUS_CR_BASE + 0xB1C) // FB1C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR (CONN_BUS_CR_BASE + 0xC04) // FC04
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR (CONN_BUS_CR_BASE + 0xC08) // FC08
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC40) // FC40
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC50) // FC50
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC58) // FC58
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR       (CONN_BUS_CR_BASE + 0xC60) // FC60
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR       (CONN_BUS_CR_BASE + 0xC64) // FC64
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR                      (CONN_BUS_CR_BASE + 0xC68) // FC68




/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_0 (0x1804F000 + 0x000)---

    CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_MASK 0xFFFFFFFF                // CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_1 (0x1804F000 + 0x004)---

    CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask1,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_MASK 0xFFFFFFFF                // CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_2 (0x1804F000 + 0x008)---

    CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask2,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_MASK 0xFFFFFFFF                // CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_3 (0x1804F000 + 0x00C)---

    CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask3,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_MASK 0xFFFFFFFF                // CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x010)---

    CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra bus off domain wakeup idle debounce counter threshold value.
    CR_CONN_INFRA_OFF2VON_IDLE_DEBOUNCE[10..5] - (RW) conn infra off2von idle debounce counter threshold value.
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_OFF2VON_IDLE_DEBOUNCE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_OFF2VON_IDLE_DEBOUNCE_MASK 0x000007E0                // CR_CONN_INFRA_OFF2VON_IDLE_DEBOUNCE[10..5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_OFF2VON_IDLE_DEBOUNCE_SHFT 5
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_MASK 0x0000001F                // CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0 (0x1804F000 + 0x014)---

    CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0[31..0] - (RW) conn infra bus off domain aclk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_MASK 0xFFFFFFFF                // CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1 (0x1804F000 + 0x018)---

    CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1[31..0] - (RW) conn infra bus off domain aclk DCM idle signal mask1,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_MASK 0xFFFFFFFF                // CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_WAKEUP_IDLE_MASK (0x1804F000 + 0x01C)---

    CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0] - (RW) conn infra bus off domain wakeup idle signal mask,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_MASK 0xFFFFFFFF                // CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL (0x1804F000 + 0x050)---

    CR_FORCED_RELEASE_OSC_CLK_DCM[0] - (RW) bit=1 will force conn infra bus off domain osc clk free run
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_MASK 0x00000001                // CR_FORCED_RELEASE_OSC_CLK_DCM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN (0x1804F000 + 0x100)---

    CR_H_D_N25_TIMEOUT_EN[0]     - (RW) enable h_d_n17 timeout protector.
    CR_H_D_N39_TIMEOUT_EN[1]     - (RW) enable h_d_n30 timeout protector.
    CR_CONN2AP_TIMEOUT_EN[2]     - (RW) enable conn2ap timeout protector.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_MASK 0x00000004                // CR_CONN2AP_TIMEOUT_EN[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_MASK 0x00000002                // CR_H_D_N39_TIMEOUT_EN[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_MASK 0x00000001                // CR_H_D_N25_TIMEOUT_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR (0x1804F000 + 0x104)---

    CR_H_D_N25_TIMEOUT_CLR[0]    - (RW) clear h_d_n17 timeout protector counter
    CR_H_D_N39_TIMEOUT_CLR[1]    - (RW) clear h_d_n30 timeout protector counter
    CR_CONN2AP_TIMEOUT_CLR[2]    - (RW) clear conn2ap timeout protector.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_MASK 0x00000004                // CR_CONN2AP_TIMEOUT_CLR[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_MASK 0x00000002                // CR_H_D_N39_TIMEOUT_CLR[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_MASK 0x00000001                // CR_H_D_N25_TIMEOUT_CLR[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE (0x1804F000 + 0x108)---

    CR_H_D_N25_TIMEOUT_THRESHOLD[7..0] - (RW) set  h_d_n17 timeout protector counter threshold value.
    CR_H_D_N39_TIMEOUT_THRESHOLD[15..8] - (RW) set h_d_n30 timeout protector counter threshold value.
    CR_CONN2AP_TIMEOUT_THRESHOLD[23..16] - (RW) set conn2ap timeout protector counter threshold value.
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_MASK 0x00FF0000                // CR_CONN2AP_TIMEOUT_THRESHOLD[23..16]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_SHFT 16
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_MASK 0x0000FF00                // CR_H_D_N39_TIMEOUT_THRESHOLD[15..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_SHFT 8
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_MASK 0x000000FF                // CR_H_D_N25_TIMEOUT_THRESHOLD[7..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_SHFT 0

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x10C)---

    OSC_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian  every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFF                // OSC_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_SHFT 0

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x110)---

    OSC_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFF                // OSC_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_SHFT 0

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_2 (0x1804F000 + 0x114)---

    OSC_DOMAIN_APB_INFO_LATCH_2[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian every apb  slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_MASK 0xFFFFFFFF                // OSC_DOMAIN_APB_INFO_LATCH_2[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_SHFT 0

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PADDR_LATCH (0x1804F000 + 0x118)---

    OSC_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFF                // OSC_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x11C)---

    OSC_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian the apb  transaction's data.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFF                // OSC_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x120)---

    HCLK_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch every hclk domain apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFF                // HCLK_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x124)---

    HCLK_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) reserve

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFF                // HCLK_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PADDR_LATCH (0x1804F000 + 0x128)---

    HCLK_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch hclk domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFF                // HCLK_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x12C)---

    HCLK_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch hclk domian the apb transaction's data.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFF                // HCLK_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_AHB_INFO_LATCH (0x1804F000 + 0x130)---

    HCLK_DOMAIN_AHB_INFO_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch the ahb transaction's information.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_MASK 0xFFFFFFFF                // HCLK_DOMAIN_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_HADDR_LATCH (0x1804F000 + 0x134)---

    HCLK_DOMAIN_HADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch the ahb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_MASK 0xFFFFFFFF                // HCLK_DOMAIN_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AHB_INFO_LATCH (0x1804F000 + 0x138)---

    CONN2AP_AHB_INFO_LATCH[31..0] - (RO) h_d_n30 or conn2ap timeout occurs, this cr will latch h_a_n30 -->h2x_n31 ahb protocol info.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_HADDR_LATCH (0x1804F000 + 0x13C)---

    CONN2AP_HADDR_LATCH[31..0]   - (RO) h_d_n30 or conn2ap timeout occurs, this cr will latch h_a_n30 -->h2x_n31 ahb addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_MASK 0xFFFFFFFF                // CONN2AP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AR_INFO_LATCH (0x1804F000 + 0x140)---

    CONN2AP_AR_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's ar command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_AR_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AW_INFO_LATCH (0x1804F000 + 0x144)---

    CONN2AP_AW_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's aw command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_AW_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_R_INFO_LATCH (0x1804F000 + 0x148)---

    CONN2AP_R_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's read infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_R_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_W_INFO_LATCH (0x1804F000 + 0x14C)---

    CONN2AP_W_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's write infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_W_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_B_INFO_LATCH (0x1804F000 + 0x150)---

    CONN2AP_B_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's response information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_MASK 0xFFFFFFFF                // CONN2AP_B_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_RW_BUSY_LATCH (0x1804F000 + 0x154)---

    CONN2AP_RW_BUSY_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's read or write busy signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_MASK 0xFFFFFFFF                // CONN2AP_RW_BUSY_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_IDLE_LATCH (0x1804F000 + 0x158)---

    CONN2AP_IDLE_LATCH[31..0]    - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's idle signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_MASK 0xFFFFFFFF                // CONN2AP_IDLE_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AR_INFO_LATCH (0x1804F000 + 0x15C)---

    CONN_DMA2AP_AR_INFO_LATCH[31..0] - (RO) conn_dma2ap timeout occurs, this cr will latch the axi transaction's ar command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AR_INFO_LATCH_CONN_DMA2AP_AR_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AR_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AR_INFO_LATCH_CONN_DMA2AP_AR_INFO_LATCH_MASK 0xFFFFFFFF                // CONN_DMA2AP_AR_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AR_INFO_LATCH_CONN_DMA2AP_AR_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AW_INFO_LATCH (0x1804F000 + 0x160)---

    CONN_DMA2AP_AW_INFO_LATCH[31..0] - (RO) conn_dma2ap timeout occurs, this cr will latch the axi transaction's aw command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AW_INFO_LATCH_CONN_DMA2AP_AW_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AW_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AW_INFO_LATCH_CONN_DMA2AP_AW_INFO_LATCH_MASK 0xFFFFFFFF                // CONN_DMA2AP_AW_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AW_INFO_LATCH_CONN_DMA2AP_AW_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_R_INFO_LATCH (0x1804F000 + 0x164)---

    CONN_DMA2AP_R_INFO_LATCH[31..0] - (RO) conn_dma2ap timeout occurs, this cr will latch the axi transaction's read infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_R_INFO_LATCH_CONN_DMA2AP_R_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_R_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_R_INFO_LATCH_CONN_DMA2AP_R_INFO_LATCH_MASK 0xFFFFFFFF                // CONN_DMA2AP_R_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_R_INFO_LATCH_CONN_DMA2AP_R_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_W_INFO_LATCH (0x1804F000 + 0x168)---

    CONN_DMA2AP_W_INFO_LATCH[31..0] - (RO) conn_dma2ap timeout occurs, this cr will latch the axi transaction's write infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_W_INFO_LATCH_CONN_DMA2AP_W_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_W_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_W_INFO_LATCH_CONN_DMA2AP_W_INFO_LATCH_MASK 0xFFFFFFFF                // CONN_DMA2AP_W_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_W_INFO_LATCH_CONN_DMA2AP_W_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_B_INFO_LATCH (0x1804F000 + 0x16C)---

    CONN_DMA2AP_B_INFO_LATCH[31..0] - (RO) conn_dma2ap timeout occurs, this cr will latch the axi transaction's response information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_B_INFO_LATCH_CONN_DMA2AP_B_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_B_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_B_INFO_LATCH_CONN_DMA2AP_B_INFO_LATCH_MASK 0xFFFFFFFF                // CONN_DMA2AP_B_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_B_INFO_LATCH_CONN_DMA2AP_B_INFO_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE (0x1804F000 + 0x170)---

    CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0] - (RW) when mask enble=1, way_en function wil be mask
    CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3] - (RW) when mask enble=1, way_en function wil be mask
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_MASK 0x000001F8                // CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_MASK 0x00000007                // CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ (0x1804F000 + 0x17C)---

    CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0] - (RO) h_d_n17 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1] - (RO) h_d_n30 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2] - (RO) conn2ap timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3] - (RO) any h_d_n17 or h_d_n30 or conn2ap or conn_dma2ap irq occurs,this cr will latch this timeout irq signal.
    CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4] - (RO) VDNR auto gen DA2_debug_ctrl_ao_off_pwr timeout irq
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_MASK 0x00000010                // CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_SHFT 4
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_MASK 0x00000008                // CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_MASK 0x00000004                // CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_MASK 0x00000002                // CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_MASK 0x00000001                // CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK (0x1804F000 + 0x180)---

    CR_H_D_N25_TIMEOUT_IRQ_MASK[0] - (RW) timeout irq mask
    CR_H_D_N39_TIMEOUT_IRQ_MASK[1] - (RW) timeout irq mask
    CR_CONN2AP_TIMEOUT_IRQ_MASK[2] - (RW) timeout irq mask
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_MASK 0x00000004                // CR_CONN2AP_TIMEOUT_IRQ_MASK[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_MASK 0x00000002                // CR_H_D_N39_TIMEOUT_IRQ_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_MASK 0x00000001                // CR_H_D_N25_TIMEOUT_IRQ_MASK[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_HADDR_LATCH (0x1804F000 + 0x280)---

    SUBSYS_0_ARADDR_LATCH[31..0] - (RO) if subsys0 access protector blocked transaction, this cr will latch araddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_MASK 0xFFFFFFFF                // SUBSYS_0_ARADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_HADDR_LATCH (0x1804F000 + 0x284)---

    SUBSYS_1_HADDR_LATCH[31..0]  - (RO) if subsys1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_MASK 0xFFFFFFFF                // SUBSYS_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_HADDR_LATCH (0x1804F000 + 0x288)---

    SUBSYS_2_HADDR_LATCH[31..0]  - (RO) if subsys2 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_MASK 0xFFFFFFFF                // SUBSYS_2_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_HADDR_LATCH (0x1804F000 + 0x28C)---

    ADDR_AP2CONN_HADDR_LATCH[31..0] - (RO) if ap2conn access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_AP2CONN_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_0_HADDR_LATCH (0x1804F000 + 0x290)---

    ADDR_CMDBT_0_HADDR_LATCH[31..0] - (RO) if cmdbt_0 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_CMDBT_0_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_1_HADDR_LATCH (0x1804F000 + 0x294)---

    ADDR_CMDBT_1_HADDR_LATCH[31..0] - (RO) if cmdbt_1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_CMDBT_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_MET_HADDR_LATCH (0x1804F000 + 0x298)---

    ADDR_CONN_MET_HADDR_LATCH[31..0] - (RO) if conn_met access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_CONN_MET_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_COEX_ICER_HADDR_LATCH (0x1804F000 + 0x29C)---

    ADDR_COEX_ICER_HADDR_LATCH[31..0] - (RO) if coex_icer access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_COEX_ICER_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_ACCESS_PROTECTOR_IRQ_STATUS (0x1804F000 + 0x2A0)---

    SUBSYS_2_SECURITY_IRQ_B[0]   - (RO) if subsys2 access protector blocked transaction, this cr will latch subsys2 security irq_b
    SUBSYS_1_SECURITY_IRQ_B[1]   - (RO) if subsys1 access protector blocked transaction, this cr will latch subsys1 security irq_b
    SUBSYS_0_SECURITY_IRQ_B[2]   - (RO) if subsys0 access protector blocked transaction, this cr will latch subsys0 security irq_b
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_MASK 0x00000004                // SUBSYS_0_SECURITY_IRQ_B[2]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_SHFT 2
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_MASK 0x00000002                // SUBSYS_1_SECURITY_IRQ_B[1]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_SHFT 1
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_MASK 0x00000001                // SUBSYS_2_SECURITY_IRQ_B[0]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_HADDR_LATCH (0x1804F000 + 0x2A4)---

    ADDR_BT_ICAP_HADDR_LATCH[31..0] - (RO) if bt_icap access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_MASK 0xFFFFFFFF                // ADDR_BT_ICAP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_VIO_R_DETECTED_LATCH (0x1804F000 + 0x2A8)---

    ADDR_VIO_R_DETECTED_LATCH[23..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_LATCH_MASK 0x00FFFFFF                // ADDR_VIO_R_DETECTED_LATCH[23..0]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_VIO_W_DETECTED_LATCH (0x1804F000 + 0x2AC)---

    ADDR_VIO_W_DETECTED_LATCH[23..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_LATCH_MASK 0x00FFFFFF                // ADDR_VIO_W_DETECTED_LATCH[23..0]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_LATCH_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG (0x1804F000 + 0x300)---

    SUBSYS_0_2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0] - (RO) subys_0_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_GALS_AXI_DBG_SLV_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_GALS_AXI_DBG_SLV_MASK 0xFFFFFFFF                // SUBSYS_0_2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_GALS_AXI_DBG_SLV_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_DBG (0x1804F000 + 0x304)---

    CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_0 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFF                // CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG (0x1804F000 + 0x308)---

    SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT[31..0] - (RO) subys_1_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_MASK 0xFFFFFFFF                // SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_GALS_DBG (0x1804F000 + 0x30C)---

    CONN2SUBSYS_1_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_1 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFF                // CONN2SUBSYS_1_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG (0x1804F000 + 0x310)---

    SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT[31..0] - (RO) subys_2_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_MASK 0xFFFFFFFF                // SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_GALS_DBG (0x1804F000 + 0x314)---

    CONN2SUBSYS_2_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_12gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFF                // CONN2SUBSYS_2_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_DBG (0x1804F000 + 0x318)---

    CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0] - (RO) conn_2ap gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_MASK 0xFFFFFFFF                // CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_SHFT 0

/* =====================================================================================

  ---ADDR_BT_DMA2CONN_AXI_GALS_DBG (0x1804F000 + 0x31C)---

    BT_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0] - (RO) bt_dma2conn_gals slv debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_DBG_BT_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_DBG_BT_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_MASK 0xFFFFFFFF                // BT_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_DBG_BT_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_SHFT 0

/* =====================================================================================

  ---ADDR_WF_DMA2CONN_AXI_GALS_DBG (0x1804F000 + 0x324)---

    WF_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0] - (RO) wf_dma2conn_gals slv debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_DBG_WF_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_DBG_WF_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_MASK 0xFFFFFFFF                // WF_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_DBG_WF_DMA2CONN_GALS_RX_GALS_AXI_DBG_SLV_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AXI_GALS_DBG (0x1804F000 + 0x328)---

    CONN_DMA2AP_GALS_TX_GALS_AXI_DBG_MST[31..0] - (RO) conn_dma2ap_gals mst debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_DBG_CONN_DMA2AP_GALS_TX_GALS_AXI_DBG_MST_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_DBG_CONN_DMA2AP_GALS_TX_GALS_AXI_DBG_MST_MASK 0xFFFFFFFF                // CONN_DMA2AP_GALS_TX_GALS_AXI_DBG_MST[31..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_DBG_CONN_DMA2AP_GALS_TX_GALS_AXI_DBG_MST_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_GALS_DBG (0x1804F000 + 0x32C)---

    BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0] - (RO) bt_icap_gals slv debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_ADDR CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_MASK 0xFFFFFFFF                // BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x400)---

    CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra hclk DCM idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_MASK 0x0000001F                // CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0 (0x1804F000 + 0x450)---

    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) disable DCM. tie 0.not use this bit
    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1] - (RW) bit= 1 will enable conn infra hclk DCM.
    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) disable DCM. tie 0.not use this bit
    CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31] - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_MASK 0x80000000                // CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_SHFT 31
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_MASK 0x40000000                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_SHFT 30
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_SHFT 18
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_MASK 0x0003E000                // CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_SHFT 13
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_MASK 0x00001F00                // CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_SHFT 8
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_MASK 0x00000080                // CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_SHFT 7
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_MASK 0x00000040                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_SHFT 6
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_MASK 0x00000020                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_SHFT 5
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_MASK 0x00000010                // CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_SHFT 4
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_MASK 0x00000008                // CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000002                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1 (0x1804F000 + 0x454)---

    CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RO_CONN_INFRA_HCLK_DCM_RDY_ON[2] - (RO) conn infra hclk DCM generate clk ready signal
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_MASK 0x00000004                // RO_CONN_INFRA_HCLK_DCM_RDY_ON[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_MASK 0x00000002                // CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_MASK 0x00000001                // CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_SHFT 0

/* =====================================================================================

  ---ADDR_ACCESS_PROTECTOR_HALF_RST_MASK (0x1804F000 + 0x490)---

    RESERVED0[2..0]              - (RO) Reserved bits
    RO_CONN_INFRA_HCLK_DCM_IDLE[3] - (RO) conn infra hclk DCM related node all in idle signal
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_HALF_RST_MASK_RO_CONN_INFRA_HCLK_DCM_IDLE_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_HALF_RST_MASK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_HALF_RST_MASK_RO_CONN_INFRA_HCLK_DCM_IDLE_MASK 0x00000008                // RO_CONN_INFRA_HCLK_DCM_IDLE[3]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_HALF_RST_MASK_RO_CONN_INFRA_HCLK_DCM_IDLE_SHFT 3

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_WR (0x1804F000 + 0x500)---

    CR_SUBSYS_0_EASY_SECURITY_CONTROL[4..0] - (RW) enable subys_0 access protector,each bit can enable one protection range
    CR_SUBSYS_1_EASY_SECURITY_CONTROL[9..5] - (RW) enable subys_1 access protector,each bit can enable one protection range
    CR_SUBSYS_2_EASY_SECURITY_CONTROL[14..10] - (RW) enable subys_2 access protector,each bit can enable one protection range
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_2_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_2_EASY_SECURITY_CONTROL_MASK 0x00007C00                // CR_SUBSYS_2_EASY_SECURITY_CONTROL[14..10]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_2_EASY_SECURITY_CONTROL_SHFT 10
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_1_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_1_EASY_SECURITY_CONTROL_MASK 0x000003E0                // CR_SUBSYS_1_EASY_SECURITY_CONTROL[9..5]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_1_EASY_SECURITY_CONTROL_SHFT 5
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_0_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_0_EASY_SECURITY_CONTROL_MASK 0x0000001F                // CR_SUBSYS_0_EASY_SECURITY_CONTROL[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CR_SUBSYS_0_EASY_SECURITY_CONTROL_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_CLR (0x1804F000 + 0x504)---

    CR_SUBSYS_0_SECURITY_IRQ_CLR[0] - (RW) subys_0 access protector irq clear command
    CR_SUBSYS_1_SECURITY_IRQ_CLR[1] - (RW) subys_1 access protector irq clear command
    CR_SUBSYS_2_SECURITY_IRQ_CLR[2] - (RW) subys_2 access protector irq clear command
    CR_SUBSYS_0_HADDR_LATCH_CLR[3] - (RW) subys_0 access protector haddr latch clear command
    CR_SUBSYS_1_HADDR_LATCH_CLR[4] - (RW) subys_1 access protector haddr latch clear command
    CR_SUBSYS_2_HADDR_LATCH_CLR[5] - (RW) subys_2 access protector haddr latch clear command
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_MASK 0x00000020                // CR_SUBSYS_2_HADDR_LATCH_CLR[5]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_SHFT 5
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_MASK 0x00000010                // CR_SUBSYS_1_HADDR_LATCH_CLR[4]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_SHFT 4
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_MASK 0x00000008                // CR_SUBSYS_0_HADDR_LATCH_CLR[3]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_SHFT 3
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_MASK 0x00000004                // CR_SUBSYS_2_SECURITY_IRQ_CLR[2]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_SHFT 2
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_MASK 0x00000002                // CR_SUBSYS_1_SECURITY_IRQ_CLR[1]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_SHFT 1
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_MASK 0x00000001                // CR_SUBSYS_0_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_0 (0x1804F000 + 0x508)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_0[19..0] - (RW) subys_0 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_0 (0x1804F000 + 0x50C)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_0[19..0] - (RW) subys_0 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_1 (0x1804F000 + 0x510)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_1[19..0] - (RW) subys_0 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_1 (0x1804F000 + 0x514)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_1[19..0] - (RW) subys_0 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_2 (0x1804F000 + 0x518)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_2[19..0] - (RW) subys_0 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_2 (0x1804F000 + 0x51C)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_2[19..0] - (RW) subys_0 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_MASK 0x000FFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_3 (0x1804F000 + 0x520)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_3[31..0] - (RW) subys_0 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_3 (0x1804F000 + 0x524)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_3[31..0] - (RW) subys_0 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_4 (0x1804F000 + 0x528)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_4[31..0] - (RW) subys_0 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_4 (0x1804F000 + 0x52C)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_4[31..0] - (RW) subys_0 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFF                // CR_SUBSYS_0_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_0 (0x1804F000 + 0x530)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_0[19..0] - (RW) subys_1 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_0 (0x1804F000 + 0x534)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_0[19..0] - (RW) subys_1 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_1 (0x1804F000 + 0x538)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_1[19..0] - (RW) subys_1 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_1 (0x1804F000 + 0x53C)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_1[19..0] - (RW) subys_1 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_2 (0x1804F000 + 0x540)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_2[19..0] - (RW) subys_1 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_2 (0x1804F000 + 0x544)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_2[19..0] - (RW) subys_1 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_MASK 0x000FFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_3 (0x1804F000 + 0x548)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_3[31..0] - (RW) subys_1 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_3 (0x1804F000 + 0x54C)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_3[31..0] - (RW) subys_1 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_4 (0x1804F000 + 0x550)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_4[31..0] - (RW) subys_1 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_4 (0x1804F000 + 0x554)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_4[31..0] - (RW) subys_1 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFF                // CR_SUBSYS_1_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_0 (0x1804F000 + 0x558)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_0[19..0] - (RW) subys_2 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_0 (0x1804F000 + 0x55C)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_0[19..0] - (RW) subys_2 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_1 (0x1804F000 + 0x560)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_1[19..0] - (RW) subys_2 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_1 (0x1804F000 + 0x564)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_1[19..0] - (RW) subys_2 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_2 (0x1804F000 + 0x568)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_2[19..0] - (RW) subys_2 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_2 (0x1804F000 + 0x56C)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_2[19..0] - (RW) subys_2 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_MASK 0x000FFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_3 (0x1804F000 + 0x570)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_3[31..0] - (RW) subys_2 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_3 (0x1804F000 + 0x574)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_3[31..0] - (RW) subys_2 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_4 (0x1804F000 + 0x578)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_4[31..0] - (RW) subys_2 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_4 (0x1804F000 + 0x57C)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_4[31..0] - (RW) subys_2 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFF                // CR_SUBSYS_2_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_0 (0x1804F000 + 0x580)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_0[19..0] - (RW) ap2conn access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_0 (0x1804F000 + 0x584)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_0[19..0] - (RW) ap2connaccess protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_1 (0x1804F000 + 0x588)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_1[19..0] - (RW) ap2conn access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_1 (0x1804F000 + 0x58C)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_1[19..0] - (RW) ap2connaccess protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_2 (0x1804F000 + 0x590)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_2[19..0] - (RW) ap2conn access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_2 (0x1804F000 + 0x594)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_2[19..0] - (RW) ap2conn access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_MASK 0x000FFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_3 (0x1804F000 + 0x598)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_3[31..0] - (RW) ap2conn access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_3 (0x1804F000 + 0x59C)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_3[31..0] - (RW) ap2conn access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_4 (0x1804F000 + 0x600)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_4[31..0] - (RW) ap2conn access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_4 (0x1804F000 + 0x604)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_4[31..0] - (RW) ap2conn access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFF                // ADDR_AP2CONN_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_RD (0x1804F000 + 0x608)---

    CR_SUBSYS_0_EASY_SECURITY_CONTROL[4..0] - (RW) enable subys_0 access protector,each bit can enable one protection range
    CR_SUBSYS_1_EASY_SECURITY_CONTROL[9..5] - (RW) enable subys_1 access protector,each bit can enable one protection range
    CR_SUBSYS_2_EASY_SECURITY_CONTROL[14..10] - (RW) enable subys_2 access protector,each bit can enable one protection range
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_2_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_2_EASY_SECURITY_CONTROL_MASK 0x00007C00                // CR_SUBSYS_2_EASY_SECURITY_CONTROL[14..10]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_2_EASY_SECURITY_CONTROL_SHFT 10
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_1_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_1_EASY_SECURITY_CONTROL_MASK 0x000003E0                // CR_SUBSYS_1_EASY_SECURITY_CONTROL[9..5]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_1_EASY_SECURITY_CONTROL_SHFT 5
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_0_EASY_SECURITY_CONTROL_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_0_EASY_SECURITY_CONTROL_MASK 0x0000001F                // CR_SUBSYS_0_EASY_SECURITY_CONTROL[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_CR_SUBSYS_0_EASY_SECURITY_CONTROL_SHFT 0

/* =====================================================================================

  ---ADDR_SCPSYS_SRAM_BASE_ADDR (0x1804F000 + 0x610)---

    CR_SCPSYS_SRAM_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_scpsys_sram base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_MASK 0x000FFFFF                // CR_SCPSYS_SRAM_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---ADDR_PERI_WF_BASE_ADDR (0x1804F000 + 0x614)---

    CR_PERI_WF_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_wf base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_MASK 0x000FFFFF                // CR_PERI_WF_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---ADDR_PERI_BT_BASE_ADDR (0x1804F000 + 0x618)---

    CR_PERI_BT_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_bt base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_MASK 0x000FFFFF                // CR_PERI_BT_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---ADDR_PERI_GPS_BASE_ADDR (0x1804F000 + 0x61C)---

    CR_PERI_GPS_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_peri_gps base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_MASK 0x000FFFFF                // CR_PERI_GPS_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_REMAP_EN (0x1804F000 + 0x650)---

    CR_CONN2AP_REMAP_BYPASS[0]   - (RW) conn2ap remapping bypass , tie1 will do remap,tie0 will bypass remap
    CR_REMAP_MCU_0_EMI_EN[1]     - (RW) conn2ap remapping mcu_0_emi window remap enable
    CR_REMAP_MD_SHARED_EN[2]     - (RW) conn2ap remapping md_shared window remap enable
    CR_REMAP_GPS_EMI_EN[3]       - (RW) conn2ap remapping gps_emi window remap enable
    CR_REMAP_SCPSYS_SRAM_EN[4]   - (RW) conn2ap remapping scpsys_sram window remap enable
    CR_REMAP_PERI_WF_EN[5]       - (RW) conn2ap remapping peri_wf window remap enable
    CR_REMAP_PERI_BT_EN[6]       - (RW) conn2ap remapping peri_bt window remap enable
    CR_REMAP_PERI_GPS_EN[7]      - (RW) conn2ap remapping peri_gps window remap enable
    RESERVED8[10..8]             - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11] - (RW) set mcu_0_emi window as non_cacheable transfer type
    CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12] - (RW) set md_shared window as non_cacheable transfer type
    CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13] - (RW) set gps_emi as non_cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14] - (RW) set scpsys_sram as non_cacheable transfer type
    CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15] - (RW) set peri_wf as non_cacheable transfer type
    CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16] - (RW) set peri_bt as non_cacheable transfer type
    CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17] - (RW) set peri_gps as non_cacheable transfer type
    RESERVED18[20..18]           - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21] - (RW) set mcu_0_emi window as cacheable transfer type
    CR_REMAP_MD_SHARED_IF_CACHEABLE[22] - (RW) set md_shared window as cacheable transfer type
    CR_REMAP_GPS_EMI_IF_CACHEABLE[23] - (RW) set gps_emi as cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24] - (RW) set scpsys_sram as cacheable transfer type
    CR_REMAP_PERI_WF_IF_CACHEABLE[25] - (RW) set peri_wf as cacheable transfer type
    CR_REMAP_PERI_BT_IF_CACHEABLE[26] - (RW) set peri_bt as cacheable transfer type
    CR_REMAP_PERI_GPS_IF_CACHEABLE[27] - (RW) set peri_gps as cacheable transfer type
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_MASK 0x08000000                // CR_REMAP_PERI_GPS_IF_CACHEABLE[27]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_SHFT 27
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_MASK 0x04000000                // CR_REMAP_PERI_BT_IF_CACHEABLE[26]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_SHFT 26
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_MASK 0x02000000                // CR_REMAP_PERI_WF_IF_CACHEABLE[25]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_SHFT 25
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_MASK 0x01000000                // CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_SHFT 24
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_MASK 0x00800000                // CR_REMAP_GPS_EMI_IF_CACHEABLE[23]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_SHFT 23
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_MASK 0x00400000                // CR_REMAP_MD_SHARED_IF_CACHEABLE[22]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_SHFT 22
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_MASK 0x00200000                // CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_SHFT 21
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_MASK 0x00020000                // CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_SHFT 17
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_MASK 0x00010000                // CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_SHFT 16
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_MASK 0x00008000                // CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_SHFT 15
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_MASK 0x00004000                // CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_SHFT 14
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_MASK 0x00002000                // CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_SHFT 13
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_MASK 0x00001000                // CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_SHFT 12
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_MASK 0x00000800                // CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_SHFT 11
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_MASK 0x00000080                // CR_REMAP_PERI_GPS_EN[7]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_SHFT 7
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_MASK 0x00000040                // CR_REMAP_PERI_BT_EN[6]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_SHFT 6
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_MASK 0x00000020                // CR_REMAP_PERI_WF_EN[5]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_MASK 0x00000010                // CR_REMAP_SCPSYS_SRAM_EN[4]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_MASK 0x00000008                // CR_REMAP_GPS_EMI_EN[3]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_MASK 0x00000004                // CR_REMAP_MD_SHARED_EN[2]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_MASK 0x00000002                // CR_REMAP_MCU_0_EMI_EN[1]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_MASK 0x00000001                // CR_CONN2AP_REMAP_BYPASS[0]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_LOW_POWER_LAYER_CTRL (0x1804F000 + 0x700)---

    CR_FORCE_CONN2AP_CR_PATH[0]  - (RW) force all transaction go to conn2ap port directly
    CR_DECODE_BY_EMI_WINDOW[1]   - (RW) use decode window to distinguish whether transfer to conn_dma2ap port
    CR_DECODE_BY_ADDR_MSB[2]     - (RW) use decode addr MSB value to distinguish whether transfer to conn_dma2ap port
    CR_EMI_PATH_SWITCH_MODE[3]   - (RW) use this bit will switch transaction to conn_dma2ap port
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_MASK 0x00000008                // CR_EMI_PATH_SWITCH_MODE[3]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_SHFT 3
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_MASK 0x00000004                // CR_DECODE_BY_ADDR_MSB[2]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_SHFT 2
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_MASK 0x00000002                // CR_DECODE_BY_EMI_WINDOW[1]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_SHFT 1
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_MASK 0x00000001                // CR_FORCE_CONN2AP_CR_PATH[0]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_EMI_WINDOW_ADDR_START (0x1804F000 + 0x704)---

    CR_CONN2AP_EMI_WINDOW_ADDR_START[31..0] - (RW) define decode window start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_MASK 0xFFFFFFFF                // CR_CONN2AP_EMI_WINDOW_ADDR_START[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_EMI_WINDOW_ADDR_END (0x1804F000 + 0x708)---

    CR_CONN2AP_EMI_WINDOW_ADDR_END[31..0] - (RW) define decode window end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_MASK 0xFFFFFFFF                // CR_CONN2AP_EMI_WINDOW_ADDR_END[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG (0x1804F000 + 0x800)---

    SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010                // SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_MASK 0x0000000C                // SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_MASK 0x00000003                // SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_CFG (0x1804F000 + 0x804)---

    CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0                // CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_SHFT 6
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030                // CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008                // CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004                // CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002                // CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_MASK 0x00000001                // CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG (0x1804F000 + 0x808)---

    SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0] - (RW) specify synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_MASK 0x00000003                // SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_GALS_CFG (0x1804F000 + 0x80C)---

    CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0                // CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_SHFT 6
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030                // CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008                // CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004                // CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002                // CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_MASK 0x00000001                // CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_SHFT 0

/* =====================================================================================

  ---ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG (0x1804F000 + 0x810)---

    SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_MASK 0x00000003                // SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_GALS_CFG (0x1804F000 + 0x814)---

    CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0                // CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_SHFT 6
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030                // CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008                // CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004                // CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002                // CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_MASK 0x00000001                // CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_CFG (0x1804F000 + 0x818)---

    CONN2AP_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    CONN2AP_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AW channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_MASK 0x00000180                // CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_SHFT 7
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060                // CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_MASK 0x00000010                // CONN2AP_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000C                // CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_MASK 0x00000003                // CONN2AP_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_2CONN_AHB_GALS_CFG (0x1804F000 + 0x81C)---

    BT_ICAP_GALS_RX_SLV_SYNC_SEL[1..0] - (RW) Selects slaver synchronizer step
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_MASK 0x00000003                // BT_ICAP_GALS_RX_SLV_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_BIST_CFG (0x1804F000 + 0x820)---

    CONN2SUBSYS_0_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_0_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000                // CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_SHFT 20
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000                // CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_SHFT 18
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_MASK 0x0003C000                // CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_SHFT 14
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_MASK 0x00003000                // CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_SHFT 12
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_MASK 0x00000F00                // CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_SHFT 8
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0                // CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_MASK 0x00000018                // CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_MASK 0x00000004                // CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_MASK 0x00000002                // CONN2SUBSYS_0_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_MASK 0x00000001                // CONN2SUBSYS_0_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_BIST_CFG (0x1804F000 + 0x824)---

    CONN2SUBSYS_1_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_1_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000                // CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_SHFT 20
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000                // CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_SHFT 18
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_MASK 0x0003C000                // CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_SHFT 14
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_MASK 0x00003000                // CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_SHFT 12
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_MASK 0x00000F00                // CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_SHFT 8
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0                // CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_MASK 0x00000018                // CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_MASK 0x00000004                // CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_MASK 0x00000002                // CONN2SUBSYS_1_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_MASK 0x00000001                // CONN2SUBSYS_1_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_BIST_CFG (0x1804F000 + 0x828)---

    CONN2SUBSYS_1_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_1_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000                // CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_SHFT 20
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000                // CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_SHFT 18
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_MASK 0x0003C000                // CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_SHFT 14
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_MASK 0x00003000                // CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_SHFT 12
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_MASK 0x00000F00                // CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_SHFT 8
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0                // CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_MASK 0x00000018                // CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_MASK 0x00000004                // CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_MASK 0x00000002                // CONN2SUBSYS_1_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_MASK 0x00000001                // CONN2SUBSYS_1_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_0 (0x1804F000 + 0x82C)---

    CONN2AP_BIST_TX_BIST_EN[0]   - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2AP_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2AP_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2AP_BIST_TX_REG_AWID_EN[4..3] - (RW) reg_awid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWLEN_EN[6..5] - (RW) reg_awlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWADDR_EN[8..7] - (RW) reg_awaddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9] - (RW) reg_awsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWBURST_EN[12..11] - (RW) reg_awburst_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13] - (RW) reg_awcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWPROT_EN[16..15] - (RW) reg_awprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWUSER_EN[18..17] - (RW) reg_awuser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19] - (RW) reg_awdomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21] - (RW) reg_awultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_MASK 0x00600000                // CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_SHFT 21
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_MASK 0x00180000                // CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_SHFT 19
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_MASK 0x00060000                // CONN2AP_BIST_TX_REG_AWUSER_EN[18..17]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_SHFT 17
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_MASK 0x00018000                // CONN2AP_BIST_TX_REG_AWPROT_EN[16..15]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_SHFT 15
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_MASK 0x00006000                // CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_SHFT 13
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_MASK 0x00001800                // CONN2AP_BIST_TX_REG_AWBURST_EN[12..11]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_SHFT 11
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_MASK 0x00000600                // CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_SHFT 9
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_MASK 0x00000180                // CONN2AP_BIST_TX_REG_AWADDR_EN[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_SHFT 7
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_MASK 0x00000060                // CONN2AP_BIST_TX_REG_AWLEN_EN[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_MASK 0x00000018                // CONN2AP_BIST_TX_REG_AWID_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_MASK 0x00000004                // CONN2AP_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_MASK 0x00000002                // CONN2AP_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_SHFT 1
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_MASK 0x00000001                // CONN2AP_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_1 (0x1804F000 + 0x830)---

    CONN2AP_BIST_TX_REG_ARID_EN[1..0] - (RW) reg_arid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARLEN_EN[3..2] - (RW) reg_arlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARADDR_EN[5..4] - (RW) reg_araddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6] - (RW) reg_arsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARBURST_EN[9..8] - (RW) reg_arburst_en[1:-]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10] - (RW) reg_arcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARPROT_EN[13..12] - (RW) reg_arprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARUSER_EN[15..14] - (RW) reg_aruser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16] - (RW) reg_ardomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18] - (RW) reg_arultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WDATA_EN[21..20] - (RW) reg_wdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WSTRB_EN[23..22] - (RW) reg_wstrb_en[1:0]
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_BRESP_EN[25..24] - (RW) reg_bresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    CONN2AP_BIST_TX_REG_RDATA_EN[27..26] - (RW) reg_rdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_RRESP_EN[29..28] - (RW) reg_rresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_MASK 0x30000000                // CONN2AP_BIST_TX_REG_RRESP_EN[29..28]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_SHFT 28
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_MASK 0x0C000000                // CONN2AP_BIST_TX_REG_RDATA_EN[27..26]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_SHFT 26
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_MASK 0x03000000                // CONN2AP_BIST_TX_REG_BRESP_EN[25..24]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_SHFT 24
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_MASK 0x00C00000                // CONN2AP_BIST_TX_REG_WSTRB_EN[23..22]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_SHFT 22
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_MASK 0x00300000                // CONN2AP_BIST_TX_REG_WDATA_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_SHFT 20
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_MASK 0x000C0000                // CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_SHFT 18
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_MASK 0x00030000                // CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_SHFT 16
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_MASK 0x0000C000                // CONN2AP_BIST_TX_REG_ARUSER_EN[15..14]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_SHFT 14
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_MASK 0x00003000                // CONN2AP_BIST_TX_REG_ARPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_SHFT 12
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_MASK 0x00000C00                // CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_SHFT 10
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_MASK 0x00000300                // CONN2AP_BIST_TX_REG_ARBURST_EN[9..8]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_SHFT 8
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_MASK 0x000000C0                // CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_SHFT 6
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_MASK 0x00000030                // CONN2AP_BIST_TX_REG_ARADDR_EN[5..4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_SHFT 4
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_MASK 0x0000000C                // CONN2AP_BIST_TX_REG_ARLEN_EN[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_SHFT 2
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_MASK 0x00000003                // CONN2AP_BIST_TX_REG_ARID_EN[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_SHFT 0

/* =====================================================================================

  ---ADDR_AXI_LAYER_SLP_PROT (0x1804F000 + 0x834)---

    CR_SWITCH_MODE_SLP_PROT[0]   - (RW) select switch  mode slpprot tpye 0: fake tpye, 1: latch tpye
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AXI_LAYER_SLP_PROT_CR_SWITCH_MODE_SLP_PROT_ADDR CONN_BUS_CR_ADDR_AXI_LAYER_SLP_PROT_ADDR
#define CONN_BUS_CR_ADDR_AXI_LAYER_SLP_PROT_CR_SWITCH_MODE_SLP_PROT_MASK 0x00000001                // CR_SWITCH_MODE_SLP_PROT[0]
#define CONN_BUS_CR_ADDR_AXI_LAYER_SLP_PROT_CR_SWITCH_MODE_SLP_PROT_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_0_LIGHT_SECURITY_START_0 (0x1804F000 + 0x900)---

    ADDR_CMDBT_0_LIGHT_SECURITY_START_0[31..0] - (RW) cmdbt_0 access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFF                // ADDR_CMDBT_0_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_0_LIGHT_SECURITY_END_0 (0x1804F000 + 0x904)---

    ADDR_CMDBT_0_LIGHT_SECURITY_END_0[31..0] - (RW) cmdbt_0 access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFF                // ADDR_CMDBT_0_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_1_LIGHT_SECURITY_START_0 (0x1804F000 + 0x908)---

    ADDR_CMDBT_1_LIGHT_SECURITY_START_0[3..0] - (RW) cmdbt_1 access protector protection range 0 start addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_MASK 0x0000000F                // ADDR_CMDBT_1_LIGHT_SECURITY_START_0[3..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_CMDBT_1_LIGHT_SECURITY_END_0 (0x1804F000 + 0x90C)---

    ADDR_CMDBT_1_LIGHT_SECURITY_END_0[3..0] - (RW) cmdbt_1 access protector protection range 0 end addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_MASK 0x0000000F                // ADDR_CMDBT_1_LIGHT_SECURITY_END_0[3..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_MET_LIGHT_SECURITY_START_0 (0x1804F000 + 0x910)---

    ADDR_CONN_MET_LIGHT_SECURITY_START_0[31..0] - (RW) conn_met access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFF                // ADDR_CONN_MET_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_MET_LIGHT_SECURITY_END_0 (0x1804F000 + 0x914)---

    ADDR_CONN_MET_LIGHT_SECURITY_END_0[31..0] - (RW) conn_met access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFF                // ADDR_CONN_MET_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_COEX_ICER_LIGHT_SECURITY_START_0 (0x1804F000 + 0x918)---

    ADDR_COEX_ICER_LIGHT_SECURITY_START_0[3..0] - (RW) coex_icer access protector protection range 0 start addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_MASK 0x0000000F                // ADDR_COEX_ICER_LIGHT_SECURITY_START_0[3..0]
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_ADDR_COEX_ICER_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_COEX_ICER_LIGHT_SECURITY_END_0 (0x1804F000 + 0x91C)---

    ADDR_COEX_ICER_LIGHT_SECURITY_END_0[3..0] - (RW) coex_icer access protector protection range 0 end addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_MASK 0x0000000F                // ADDR_COEX_ICER_LIGHT_SECURITY_END_0[3..0]
#define CONN_BUS_CR_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_ADDR_COEX_ICER_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_LIGHT_SECURITY_START_0 (0x1804F000 + 0x920)---

    ADDR_BT_ICAP_LIGHT_SECURITY_START_0[31..0] - (RW) bt_icap access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFF                // ADDR_BT_ICAP_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_LIGHT_SECURITY_END_0 (0x1804F000 + 0x924)---

    ADDR_BT_ICAP_LIGHT_SECURITY_END_0[31..0] - (RW) bt_icap access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFF                // ADDR_BT_ICAP_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_UPSIZER_CFG (0x1804F000 + 0xB1C)---

    A_UP_N46_NO_DUMMY_READ_EN[0] - (RW) Dummy read will cause functional bug when slave has read-clear behavior,tie1 will change to no dummy read mode
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_MASK 0x00000001                // A_UP_N46_NO_DUMMY_READ_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0 (0x1804F000 + 0xC04)---

    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1] - (RW) bit = 1 will enable conn infra hclk DCM.
    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_INFRA_ACLK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_INFRA_ACLK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_INFRA_ACLK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_CONN_INFRA_ACLK_DCM[31] - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_MASK 0x80000000                // CR_FORCE_ON_CONN_INFRA_ACLK_DCM[31]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_SHFT 31
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_MASK 0x40000000                // CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_SHFT 30
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000                // CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_SHFT 18
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_MASK 0x0003E000                // CR_CONN_INFRA_ACLK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_SHFT 13
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_MASK 0x00001F00                // CR_CONN_INFRA_ACLK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_SHFT 8
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_MASK 0x00000080                // CR_CONN_INFRA_ACLK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_SHFT 7
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_MASK 0x00000040                // CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_SHFT 6
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_MASK 0x00000020                // CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_SHFT 5
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_MASK 0x00000010                // CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_SHFT 4
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_MASK 0x00000008                // CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000002                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1 (0x1804F000 + 0xC08)---

    CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS[0] - (RW) tie 1.not use this bit
    CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RO_CONN_INFRA_ACLK_DCM_RDY_ON[2] - (RO) conn infra hclk DCM generate clk ready signal
    RO_CONN_INFRA_ACLK_DCM_IDLE[3] - (RO) conn infra hclk DCM related nodes all in idle signal
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_MASK 0x00000008                // RO_CONN_INFRA_ACLK_DCM_IDLE[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_MASK 0x00000004                // RO_CONN_INFRA_ACLK_DCM_RDY_ON[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_MASK 0x00000002                // CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_MASK 0x00000001                // CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_SHFT 0

/* =====================================================================================

  ---ADDR_BT_DMA2CONN_AXI_GALS_CFG (0x1804F000 + 0xC40)---

    BT_DMA2CONN_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    BT_DMA2CONN_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_MASK 0x00000010                // BT_DMA2CONN_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000C                // BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_MASK 0x00000003                // BT_DMA2CONN_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_WF_DMA2CONN_AXI_GALS_CFG (0x1804F000 + 0xC50)---

    WF_DMA2CONN_GALS_RX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    WF_DMA2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010                // WF_DMA2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_MASK 0x0000000C                // WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_MASK 0x00000003                // WF_DMA2CONN_GALS_RX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AXI_GALS_CFG (0x1804F000 + 0xC58)---

    CONN_DMA2AP_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    CONN_DMA2AP_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AW channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_MASK 0x00000180                // CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_SHFT 7
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060                // CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_SHFT 5
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_MASK 0x00000010                // CONN_DMA2AP_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_SHFT 4
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000C                // CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_MASK 0x00000003                // CONN_DMA2AP_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AXI_BIST_CFG_0 (0x1804F000 + 0xC60)---

    CONN_DMA2AP_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN_DMA2AP_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN_DMA2AP_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN_DMA2AP_BIST_TX_REG_AWID_EN[4..3] - (RW) reg_awid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWLEN_EN[6..5] - (RW) reg_awlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWADDR_EN[8..7] - (RW) reg_awaddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN_DMA2AP_BIST_TX_REG_AWSIZE_EN[10..9] - (RW) reg_awsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWBURST_EN[12..11] - (RW) reg_awburst_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN_DMA2AP_BIST_TX_REG_AWCACHE_EN[14..13] - (RW) reg_awcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWPROT_EN[16..15] - (RW) reg_awprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWUSER_EN[18..17] - (RW) reg_awuser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19] - (RW) reg_awdomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_AWULTRA_EN[22..21] - (RW) reg_awultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWULTRA_EN_MASK 0x00600000                // CONN_DMA2AP_BIST_TX_REG_AWULTRA_EN[22..21]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWULTRA_EN_SHFT 21
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWDOMAIN_APC_EN_MASK 0x00180000                // CONN_DMA2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWDOMAIN_APC_EN_SHFT 19
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWUSER_EN_MASK 0x00060000                // CONN_DMA2AP_BIST_TX_REG_AWUSER_EN[18..17]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWUSER_EN_SHFT 17
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWPROT_EN_MASK 0x00018000                // CONN_DMA2AP_BIST_TX_REG_AWPROT_EN[16..15]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWPROT_EN_SHFT 15
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWCACHE_EN_MASK 0x00006000                // CONN_DMA2AP_BIST_TX_REG_AWCACHE_EN[14..13]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWCACHE_EN_SHFT 13
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWBURST_EN_MASK 0x00001800                // CONN_DMA2AP_BIST_TX_REG_AWBURST_EN[12..11]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWBURST_EN_SHFT 11
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWSIZE_EN_MASK 0x00000600                // CONN_DMA2AP_BIST_TX_REG_AWSIZE_EN[10..9]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWSIZE_EN_SHFT 9
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWADDR_EN_MASK 0x00000180                // CONN_DMA2AP_BIST_TX_REG_AWADDR_EN[8..7]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWADDR_EN_SHFT 7
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWLEN_EN_MASK 0x00000060                // CONN_DMA2AP_BIST_TX_REG_AWLEN_EN[6..5]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWLEN_EN_SHFT 5
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWID_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWID_EN_MASK 0x00000018                // CONN_DMA2AP_BIST_TX_REG_AWID_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_REG_AWID_EN_SHFT 3
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_FAIL_MASK 0x00000004                // CONN_DMA2AP_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_FAIL_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_DONE_MASK 0x00000002                // CONN_DMA2AP_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_DONE_SHFT 1
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_EN_MASK 0x00000001                // CONN_DMA2AP_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_0_CONN_DMA2AP_BIST_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AXI_BIST_CFG_1 (0x1804F000 + 0xC64)---

    CONN_DMA2AP_BIST_TX_REG_ARID_EN[1..0] - (RW) reg_arid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARLEN_EN[3..2] - (RW) reg_arlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARADDR_EN[5..4] - (RW) reg_araddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN_DMA2AP_BIST_TX_REG_ARSIZE_EN[7..6] - (RW) reg_arsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARBURST_EN[9..8] - (RW) reg_arburst_en[1:-]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN_DMA2AP_BIST_TX_REG_ARCACHE_EN[11..10] - (RW) reg_arcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARPROT_EN[13..12] - (RW) reg_arprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARUSER_EN[15..14] - (RW) reg_aruser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16] - (RW) reg_ardomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_ARULTRA_EN[19..18] - (RW) reg_arultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_WDATA_EN[21..20] - (RW) reg_wdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_WSTRB_EN[23..22] - (RW) reg_wstrb_en[1:0]
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_BRESP_EN[25..24] - (RW) reg_bresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    CONN_DMA2AP_BIST_TX_REG_RDATA_EN[27..26] - (RW) reg_rdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN_DMA2AP_BIST_TX_REG_RRESP_EN[29..28] - (RW) reg_rresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RRESP_EN_MASK 0x30000000                // CONN_DMA2AP_BIST_TX_REG_RRESP_EN[29..28]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RRESP_EN_SHFT 28
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RDATA_EN_MASK 0x0C000000                // CONN_DMA2AP_BIST_TX_REG_RDATA_EN[27..26]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_RDATA_EN_SHFT 26
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_BRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_BRESP_EN_MASK 0x03000000                // CONN_DMA2AP_BIST_TX_REG_BRESP_EN[25..24]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_BRESP_EN_SHFT 24
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WSTRB_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WSTRB_EN_MASK 0x00C00000                // CONN_DMA2AP_BIST_TX_REG_WSTRB_EN[23..22]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WSTRB_EN_SHFT 22
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WDATA_EN_MASK 0x00300000                // CONN_DMA2AP_BIST_TX_REG_WDATA_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_WDATA_EN_SHFT 20
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARULTRA_EN_MASK 0x000C0000                // CONN_DMA2AP_BIST_TX_REG_ARULTRA_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARULTRA_EN_SHFT 18
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARDOMAIN_APC_EN_MASK 0x00030000                // CONN_DMA2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARDOMAIN_APC_EN_SHFT 16
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARUSER_EN_MASK 0x0000C000                // CONN_DMA2AP_BIST_TX_REG_ARUSER_EN[15..14]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARUSER_EN_SHFT 14
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARPROT_EN_MASK 0x00003000                // CONN_DMA2AP_BIST_TX_REG_ARPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARPROT_EN_SHFT 12
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARCACHE_EN_MASK 0x00000C00                // CONN_DMA2AP_BIST_TX_REG_ARCACHE_EN[11..10]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARCACHE_EN_SHFT 10
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARBURST_EN_MASK 0x00000300                // CONN_DMA2AP_BIST_TX_REG_ARBURST_EN[9..8]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARBURST_EN_SHFT 8
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARSIZE_EN_MASK 0x000000C0                // CONN_DMA2AP_BIST_TX_REG_ARSIZE_EN[7..6]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARSIZE_EN_SHFT 6
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARADDR_EN_MASK 0x00000030                // CONN_DMA2AP_BIST_TX_REG_ARADDR_EN[5..4]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARADDR_EN_SHFT 4
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARLEN_EN_MASK 0x0000000C                // CONN_DMA2AP_BIST_TX_REG_ARLEN_EN[3..2]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARLEN_EN_SHFT 2
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARID_EN_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARID_EN_MASK 0x00000003                // CONN_DMA2AP_BIST_TX_REG_ARID_EN[1..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_BIST_CFG_1_CONN_DMA2AP_BIST_TX_REG_ARID_EN_SHFT 0

/* =====================================================================================

  ---ADDR_BT_ICAP_DBG (0x1804F000 + 0xC68)---

    CR_BT_ICAP_DBG[0]            - (RW) btdma2conn data path mux, 0: axi_layer to EMI, 1:off bus conn infra sysram or wfsys syram
    CR_FORCE_CONN_INFRA_ACLK_CG_EN[1] - (RW) force conn infra aclk cg disable, TBD
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_ADDR CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_MASK 0x00000002                // CR_FORCE_CONN_INFRA_ACLK_CG_EN[1]
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_SHFT 1
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_ADDR       CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_MASK       0x00000001                // CR_BT_ICAP_DBG[0]
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_SHFT       0

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_REGS_H__
