#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Feb 25 14:39:35 2016
# Process ID: 4055
# Log file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_5/planAhead.log
# Journal file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/cyrille/projetS4/clock_vhdl/pa.fromHdl.tcl
# create_project -name projetS4 -dir "/home/cyrille/projetS4/clock_vhdl/planAhead_run_5" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "principal.ucf" [current_fileset -constrset]
Adding file '/home/cyrille/projetS4/clock_vhdl/principal.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {principal.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top principal $srcset
# add_files [list {principal.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/cyrille/projetS4/clock_vhdl/principal.vhd" into library work
WARNING: [HDL 9-806] Syntax error near "if". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:81]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:83]
WARNING: [HDL 9-806] Syntax error near "while". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:86]
WARNING: [HDL 9-806] Syntax error near "LOOP". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:88]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:112]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:114]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:139]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:141]
WARNING: [HDL 9-806] Syntax error near "while". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:145]
WARNING: [HDL 9-806] Syntax error near "loop". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:147]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:170]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:172]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:196]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:199]
WARNING: [HDL 9-806] Syntax error near "while". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:202]
WARNING: [HDL 9-806] Syntax error near "LOOP". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:204]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:228]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:230]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:255]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:257]
WARNING: [HDL 9-806] Syntax error near "while". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:260]
WARNING: [HDL 9-806] Syntax error near "LOOP". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:262]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:286]
WARNING: [HDL 9-806] Syntax error near "{". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:288]
WARNING: [HDL 9-806] Syntax error near "}". [/home/cyrille/projetS4/clock_vhdl/principal.vhd:313]
INFO: [Common 17-14] Message 'HDL 9-806' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/cyrille/projetS4/clock_vhdl/principal.ucf]
Finished Parsing UCF File [/home/cyrille/projetS4/clock_vhdl/principal.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f68ada84
open_rtl_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2794.027 ; gain = 138.766
update_compile_order -fileset sim_1
startgroup
set_property package_pin G12 [get_ports {button[0]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {button[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {button[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {button[3]}]
endgroup
startgroup
set_property package_pin M5 [get_ports mode]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/cyrille/projetS4/clock_vhdl/planAhead_pid4055.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Feb 25 14:44:53 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
