<!DOCTYPE doctype PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
  <head>
    <title>Virtual AGC Assembly-Language Manual</title>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <meta name="author" content="Ron Burkey">
    <link rel="icon" type="image/png" href="favicon.png">
    <meta name="author" content="Ron Burkey">
    <script type="text/javascript" src="Header.js"></script>
  </head>
  <body style="background-image: url(gray3.jpg);">
    <script type="text/javascript">
document.write(headerTemplate.replace("@TITLE@","Programmer's Manual").replace("@SUBTITLE@","Block 2 AGC Assembly Language"))
</script>
    <h2>Contents</h2>
    <ul>
      <li><a href="#Blocks_for_All_Occasions">Blocks for All Occasions</a></li>
      <li><a href="#Intro">Introduction</a></li>
      <li><a href="#The_Interpreter_vs._the_CPU">The Interpreter vs. the
          CPU</a><br>
      </li>
      <li><a href="#Formatting">General Formatting Information</a></li>
      <li><a href="#Data_Representation">Data Representation</a></li>
      <li><a href="#CPU_Architecture_Registers">CPU Architecture
          (Registers)</a></li>
      <li><a href="#Memory_Map">Memory Map</a></li>
      <li><a href="#Interrupt_Processing">Interrupt Processing</a></li>
      <li><a href="#Instruction_Representation">Instruction
          Representation</a></li>
      <li><a href="#AGC4_Instruction_Set">AGC4_Instruction_Set</a></li>
      <li><a href="#Pseudo-Operations">Pseudo-Operations</a></li>
      <li><a href="#Interpreter_Instruction_Set">Interpreter Instruction
          Set</a></li>
      <li><a href="#io_channels">I/O Channels</a><br>
      </li>
      <li><a href="#Instruction-Set_Summary_Tables">Instruction-Set
          Summary Tables</a></li>
      <li><a href="#UnprogrammedSequences">Unprogrammed Sequences</a><br>
      </li>
    </ul>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Blocks_for_All_Occasions" id="Blocks_for_All_Occasions"></a>Blocks
for






      All Occasions</h2>
    <p>The design of the AGC went through several stages, which for the
      sake of this discussion we'll call "blocks".&nbsp; However, the
      different block designs, while similar in many ways, were quite
      different in others.&nbsp; Rather than try to cover all of them on
      this one page, the different blocks are covered in separate pages:<br>
    </p>
    <ul>
      <li><a href="NARA-SW/E-1077.pdf">"Block 0"</a> — Earliest
        preliminary design of the AGC for which I have any
        documentation, not used in any missions, and with no known
        existing code.&nbsp; There's a single document (that I know of)
        describing it, so the link is simply to that document, rather
        than to a separate page.</li>
      <li><a href="Block1.html">"Block 1"</a> — Used for the earlier
        designs of the Command Module, which were also referred to a
        Block 1 spacecraft.&nbsp; Used for the unmanned Apollo 4 and
        Apollo 6 unmanned missions.</li>
      <li>"Block 2" — Used for the later designs of the Command Module,
        which were also referred to a Block 2 spacecraft.&nbsp; Used for
        the (unmanned) Apollo 5 mission's Lunar Module, and for all
        manned missions.</li>
      <li><a href="BlockIII.html">"Block 3"</a> — There was no such
        thing in the Apollo program, but Hugh Blair-Smith has given us
        some ideas about what it might have looked like if there were.</li>
    </ul>
    <p>However, <i>this</i> page confines itself just to the Block 2
      design.<br>
    </p>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Intro" id="Intro"></a>Introduction</h2>
    This manual covers AGC4 assembly-language, as accepted by the <a
      href="yaYUL.html"><span style="font-weight: bold;">yaYUL</span></a>
    assembler program.&nbsp; Additionally, AGC4 interpreter-language is
    covered.<br>
    <br>
    The original Apollo documentation from which the information
    presented here was derived, in roughly descending order of
    importance, is:<br>
    <ol>
      <li><a href="NARA-SW/E-2052.pdf"><span style="font-style: italic;">E-2052:&nbsp;
AGC4






            Basic Training</span> <span style="font-style: italic;">Manual</span>,
          <span style="font-style: italic;">Volume I</span></a>, by
        Bernard Savage and Alice Drake, January 1967. <br>
      </li>
      <li><i>AGC4 Memo #9, Block II Instructions</i>, by Hugh
        Blair-Smith:<br>
      </li>
      <ul>
        <li><a href="hrst/archive/1689.pdf">July 1966 revision</a></li>
        <li><a href="Documents/agc4_memo9_rev_july1966.pdf">July 1966
            revision, better copy</a></li>
        <li><a href="Documents/agc4_memo9_rev_june1967.pdf">June 1967
            revision</a></li>
      </ul>
      <li><a href="Documents/agc4_memo8_appendices.pdf"><i>Appendices to
            AGC4 Memo #8</i></a>, by Hugh Blair-Smith, February 1965.<br>
      </li>
      <li><i><a href="hrst/archive/1029.pdf">R-700: MIT's Role In
            Project Apollo Volume III: Computer Subsystem</a></i>, by
        Eldon C. Hall, August 1972</li>
      <li><i><a href="ScansForConversion/Aurora12/">Aurora 12 assembly
            listing</a></i>, November 10, 1966</li>
      <li><i><a href="links2.html#EngineeringDrawings">Block II
            Electrical Schematics and ICDs</a></i>, 1966<br>
      </li>
      <li><a href="NARA-SW/E-1077.pdf" style="font-style: italic;">E-1077:&nbsp;
Preliminary






          MOD 3C Programmers Manual</a>, by R. Alonso, J. H. Laning,
        Jr., and H. Blair-Smith, November 1961.</li>
      <li><a href="hrst/archive/1706.pdf" style="font-style: italic;">Keyboard
and






          Display Program and Operation</a>, by Alan I. Greene and
        Robert J. Filene, June 1, 1967.</li>
      <li><a href="hrst/archive/1705.pdf" style="font-style: italic;">Block
II






          AGC Self-Check and Show-Banksum</a>, by Edwin D. Smally,
        December 1966.</li>
      <li><a href="ScansForConversion/Luminary131/"> Luminary 131 (1C)
          assembly listing</a>,&nbsp; December 19, 1969.&nbsp;</li>
      <li><a href="ScansForConversion/Colossus249/"> Colossus 1A (build
          249) assembly listing</a>, October 28, 1968.</li>
      <li><i><a href="Documents/Users_Guide_GAP_text.pdf">User's Guide
            to the General Assembler Program (GAP)</a></i>, March 1970.</li>
      <li><i><a href="Documents/yul_guide_to_opcodes_oct1967.pdf">Guide
            to Op Codes Recognized by YUL System for BLK2 and AGC</a></i>,
        by Hugh Blair-Smith, October 10, 1967.&nbsp; Or <a
href="https://archive.org/details/yulsystemsourcec00hugh/page/n25/mode/1up">a
          later version (December 13)</a> within the full source code
        for YUL.<br>
      </li>
    </ol>
    Where referenced below, I'll denote references 1 and 2 as
    "Savage&amp;Drake" and "Blair-Smith", respectively.&nbsp; Where I
    make statements that I believe to be true, but which I don't think
    are fully supported by the original Apollo documentation, <span
      style="color: rgb(0, 153, 0);">I will color the text green to
      indicate uncertainty</span>.<br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="The_Interpreter_vs._the_CPU"
        id="The_Interpreter_vs._the_CPU"></a>The Interpreter vs. the CPU<br>
    </h2>
    If all of the software-provided functionality required for the moon
    missions had been written straightforwardly in AGC assembly
    language—i.e., in the native language of the AGC's CPU—more memory
    would have been needed for program storage than was actually
    physically provided within the AGC.&nbsp; It is important to realize
    that the AGC had no capability of loading programs into memory at
    runtime, except for extremely tiny code fragments (keyed in manually
    by the astronauts or uploaded via telemetry uplink). All of the
    software needed for the mission was encoded in the "core ropes", and
    these had to be manufactured and hermetically sealed within the
    computer unit. In other words, all of the software needed to fit
    within the 38,912 15-bit words of core memory (36K of core rope and
    2K of RAM).<br>
    <br>
    To solve this problem, the designers of the AGC chose to use part of
    the precious core memory to implement a virtual
    computer-within-the-computer—in much the same way as <span
      style="font-weight: bold;">yaAGC</span> is a virtual computer
    within another computer. This virtual computer, the "interpreter",
    was a subprogram (within the larger <span style="font-weight:
      bold;">Colossus</span> or <span style="font-weight: bold;">Luminary</span>
    program) which when activated, read its own instructions from memory
    and executed them. Because each of the interpreter's instructions
    represented many AGC assembly-language instructions, a larger amount
    of functionality could be fitted into the same amount of core
    memory, even accounting for the fact that software was needed to
    implement the interpreter. The drawback was that implementing any
    particular functionality in interpretive language required far more
    execution time than implementing the same functionality directly in
    AGC assembly language. But as long as the program ran "fast enough",
    that didn't matter very much.<br>
    <br>
    The interpreted code is in some ways much more elegant and useful
    than the pure AGC assembly language.&nbsp; For example, the
    interpreter allows for a linear address space (which the pure
    assembly language does not), and has many "high-level" instructions
    for doing things like operating on position vectors or state vectors
    and performing trigonometric operations.&nbsp; (Thanks to Onno
    Hommes for pointing out that I wasn't giving as much credit to the
    developers of the interpreter language as they deserved.)<br>
    <br>
    It is important also to understand that <span style="font-weight:
      bold;">yaAGC</span> has no special support for the interpreter: <span
      style="font-weight: bold;">yaAGC</span> simply runs AGC4 machine
    code and, as far as it is concerned, the interpreter is just like
    any other subprogram within <span style="font-weight: bold;">Luminary</span>
    or <span style="font-weight: bold;">Colossus</span>. It "just
    works" with interpreter code.<br>
    <br>
    <span style="font-weight: bold;">yaYUL</span>, on the other hand,
    does require special support for AGC interpreter language.&nbsp;
    Interpretive instructions are simply intermixed with
    assembly-language instructions within a source-code file.&nbsp;
    Typically, you'll find a block of assembly-language instructions,
    followed by a block of interpretive instructions, followed by a
    block of assembly-language instructions, and so on.&nbsp; Between an
    assembly-language block and an interpretive block there will be a
    call (in assembly language) to the interpreter subroutine.&nbsp; In
    other words, the interpreter subroutine expects to find the code it
    is going to interpret following the assembly language instruction
    which called it.&nbsp; Similarly, a block of interpretive code ends
    with a specific interpreter instruction meaning "stop interpreting
    and jump to the next location in memory".<br>
    <br>
    Because of this intermixing, this manual describes both AGC assembly
    language and AGC interpretive language.<br>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Formatting" id="Formatting"></a>General Formatting
      Information<br>
    </h2>
    The format of source code accepted by <span style="font-weight:
      bold;">yaYUL</span> differs slightly from that accepted by <span
      style="font-weight: bold;">YUL</span>. This is partly because
    without documentation for <span style="font-weight: bold;">YUL</span>,
    determining the exact format required by it requires more effort
    than I care for; but also, formatting restrictions based on strict
    column alignment—which make a lot of sense with punch-cards—make
    little sense now that punch-cards have gone to their final resting
    place.&nbsp; (But see the <a href="NARA-SW/E-1077.pdf">MOD 3C
      Programmer's Manual</a>, which though covering an earlier,
    incompatible version of the AGC, does give some information on how <span
      style="font-weight: bold;">YUL</span> was used.)<br>
    <br>
    Here are the principles used in formatting <span
      style="font-weight: bold;">yaYUL</span> source files, along with
    my stylistic preferences:<br>
    <ul>
      <li>A source-code file is an ASCII (text) file, consisting of a
        series of lines.<br>
      </li>
      <li>Blank lines are ignored.</li>
      <li>The character '#' is used to begin comments. Everything on a
        source line following the '#' symbol is discarded. (In the
        original <span style="font-weight: bold;">YUL</span>, the
        source code was on punch cards, with one line of code per card.
        I believe that the entire card was a comment if a non-blank
        character appeared in column 1. I'm not certain how comments at
        the end of a line of source code were recognized; they were
        either column-dependent, or else the parser simply gave up after
        all valid fields had been parsed. In any case, <span
          style="font-weight: bold;">yaYUL</span> does not support any
        of the original <span style="font-weight: bold;">YUL</span>'s
        specific commenting methods.)</li>
      <li>If the character '$' is encountered in column 1 of a line,
        then the line contains the name of a source file which is to be
        inserted at that point. For example, if
        "$INTERRUPT_LEAD_INS.agc" is encountered in column 1, then <span
          style="font-weight: bold;">yaYUL</span> will process all of
        the file INTERRUPT_LEAD_INS.agc before proceeding to process the
        remainder of the original source file. (The original <span
          style="font-weight: bold;">YUL</span> had no such source-code
        directive, since it did not process "files".)<br>
      </li>
      <li>Programmer-defined names (such as program labels and constants
        being defined) begin in column 1. They are 8 characters or less
        in size, and may contain any character except '#', and may not
        begin with the character '$'. (For example, "-1/(D)+A" would be
        a <span style="font-style: italic;">legal</span> constant name
        or program label.)</li>
      <li>A typical arrangement of items on a line of assembly-code
        would be this: optional program label, followed by an AGC opcode
        or interpreter instruction, followed by an operand for the
        opcode, followed by an optional comment. In some cases,
        additional option fields may appear between the operand and the
        comment. All fields are separated by whitespace, except that no
        space needs to precede the '#' delimiter for a comment.&nbsp;
        Stylistically, my preference is for the opcode or interpreter
        instruction to begin at the second tab stop, the operand (if
        any) at the third tab stop, options to the operand are separated
        by spaces, and the comment (if any) to begin at the fifth tab
        stop, assuming that tab stops are 8 characters apart.<br>
      </li>
      <li>In some cases, a line may have no program label but may have a
        field such as "-1", "+1", "+110", etc., preceding the opcode.
        These notations appear to serve merely as comments, and are
        simply ignored by <span style="font-weight: bold;">yaYUL</span>.
        These notations cannot begin in column 1, or else they would be
        taken for program labels.&nbsp; Stylistically, I prefer that
        these notations begin at the first tab stop.</li>
    </ul>
    These principles are perhaps best understood by viewing actual
    source-code listings, such as ALARM_AND_ABORT.agc from the Luminary
    131 source code.<br>
    <h3><a name="ButBlankLines" id="ButBlankLines"></a>But ... Some
      Formatting Notes Regarding the Original AGC4 Assembly Language</h3>
    <p>An example of some kinds of things supported by <b>Yul</b> or <b>GAP</b>
      but not supported by <b>yaYUL</b> are provisions for formatting
      the output assembly listing.&nbsp; (By the way, notice that I said
      <b>Yul</b> rather than <b>YUL</b> in the preceding
      sentence.&nbsp; That's because "Yul" is an abbreviation—of
      "Yuletide—and not an acronym like "GAP", and so it really isn't
      appropriate to put it in all-caps, and I don't think the original
      developers did so.&nbsp; But I've only thought of this belatedly,
      and am too lazy to go back and change it everywhere.&nbsp; So
      that's the one and only time I won't call the original assembler
      "YUL".)&nbsp;<br>
    </p>
    <p>I personally didn't think that formatting commands were
      appropriate in the modern age, when computer-program listings are
      views on a computer screen, rather than as printed out on
      fixed-length paper pages.&nbsp; Plus, I didn't have any
      information about them when I wrote <b>yaYUL</b> anyway, and they
      seemed pretty mysterious.<br>
    </p>
    <p>But not everyone agrees with me about the significance of such
      formatting, and there's room for more than one opinion, even
      though I end up winning since I wrote <b>yaYUL</b>. ☺&nbsp;
      Here's what <b>YUL</b>'s author actually has to say, from a
      personal communication, regarding the formatting conventions of
      the source code and the formatting commands available in <b>YUL</b>,
      and the question of whether multiple consecutive blank lines are
      of any importance in AGC source code.&nbsp; This may be
      interesting to you if you try to read our online page images of
      AGC assembly listings.&nbsp; (Note that the reference below to
      "##Page" refers to the AGC source code we've created from those
      page images, and not to the original assembly listings.)<br>
    </p>
    <blockquote>
      <p><small>"One question is whether a manual page break falls into
          your definition of 'blank lines' in which case there could be
          any number of consecutive 'blank lines' up to fifty-something
          for a very short page. I believe the only way such page breaks
          were put in the code was to begin a remarks card with P
          instead of R in column 1, thereby forcing it to be the first
          line on a new page. That certainly implied a fairly major
          change of topic. On the other hand, it appears this info isn't
          entirely lost because somebody has put in what looks like a
          full set of page number indicators in the form ## Page 1234.
          They look as if they appear at the original automatic page
          breaks in most cases (as they should do because the symbol
          table and other indexy things are keyed to page numbers), but
          for manual page breaks they seem to appear after the page-top
          remarks cards and just ahead of the first non-remark code on
          that page. A (small) pity, that, since it would have expressed
          the purpose of the manual page breaks better if it had
          preceded the page-top remarks. But not a big thing.<br>
          <br>
          "Within the code on a page, the blank lines were put in under
          control of an unprinted digit in card column 8, between the
          card number field and the location field. A 2 there forced a
          double-space (1 blank line) after its card, a 3 there forced a
          triple-space (2 blank lines), and I'm pretty sure the values 4
          through 8 were never used, though they were defined and
          supported. Double-spacing separated groups of assembler
          control commands from actual code-generating lines, or within
          code generally meant that the line above it (often a branch
          instruction) was not always followed at run time by the line
          below it, and triple-spacing was generally a small change of
          topic, not big enough to induce a manual page break. So yes,
          triple-spacing did mark differences in sections of code, but I
          don't see that much was lost by reducing them to double
          spacing. If your friends would like to restore the
          triple-spacings, they could (aside from peeking at sites with
          scanned hard-copy pages) limit their attention to blank lines
          that are preceded by a non-remark and followed by a remark
          line. Within that set, an educated guess as to where topic
          breaks occur will get pretty close.<br>
          <br>
          "Having said all that, if you think there were any
          non-page-break cases with more than two consecutive blank
          lines, I like to hear about them.<br>
          <br>
          "And yes, I am indeed the right fellow to ask. These minutiae
          were part of my determination to make the code easy to read. I
          can't think of any reasons for blank lines beyond those stated
          above, and I'd be pretty surprised if anybody else could.<br>
          <br>
          "The reason for providing double-spacing and triple-spacing
          logic was to make it unnecessary to have physical blank cards
          in the decks, which were frequently pulled out, carried to and
          from keypunches, and put back. A Steelcase file drawer of 3000
          punched cards was a heavy mutha.<br>
          <br>
          "You can see evidence of the above in the fact that in the
          normal flow of card numbers, the one after such a spacing is
          generally 1 more than that of the card before</small><small>—no
missing






          numbers due to spacing. But having said that, I have to
          explain why the card number following a remark over 72 columns
          wide is generally 2 more than the one you can see on the
          remark line. That's because the only way to make such a remark
          was to have a second card, with a 9 in column 8, whose columns
          9-48 were printed in print positions 81-120 of the previous
          line. That feature was called 'right print'."<br>
        </small></p>
      <div align="right"> <small>— <i>Hugh Blair-Smith</i></small><br>
      </div>
      <p><br>
      </p>
    </blockquote>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Data_Representation" id="Data_Representation"></a>Data
      Representation</h2>
    <h3>Bit Numbering</h3>
    AGC memory "words" are 15 bits in size—or rather 15 data bits, plus
    an odd-parity bit used only by the hardware for error-detection
    purposes, and not accessible to software. The original AGC
    documentation referenced the individual bits within a word as<br>
    <br>
    <div style="text-align: center;"> 15, 14, 13, ..., 3, 2, 1, P,<br>
    </div>
    <br>
    where bit 15 is numerically the most significant bit, and bit 1 is
    the least significant bit.&nbsp; For <span style="font-weight:
      bold;">yaYUL</span> and <span style="font-weight: bold;">yaAGC</span>,
    the parity bit is not used and is always equal to 0.&nbsp; Thus, if
    you were able to inspect the data being used internally by <span
      style="font-weight: bold;">yaAGC</span> or <span
      style="font-weight: bold;">yaYUL</span>, you would often find that
    it is shifted one bit further to the left than you would otherwise
    expect.&nbsp; However, all data in source listings, in <span
      style="font-weight: bold;">yaAGC</span>'s --debug mode, etc.,
    eliminate the parity bit (rather than setting it to 0), and
    therefore symbolically appear exactly as one would expect.&nbsp;<br>
    <h3>Single-Precision (SP, 1's-complement) Format</h3>
    Most arithmetic operations by the CPU use the 15-bit Single
    Precision (SP) data-type, which is a variant of 1's-complement
    notation.<br>
    <br>
    In SP binary format, bit 15 is the sign and bits 14-1 represent the
    data.&nbsp; If bit 15 = 1, the magnitude is negative and is
    represented as the one's complement of the positive magnitude
    (discussed below). Bit 14 is the high order bit (highest value) and
    bit one is the low order bit (lowest value). For arithmetic purposes
    the value in bits 14-1 is thought of as a fraction. That is, the
    binary point is between the sign and bit 14. For instance, a one in
    bit 14 is equivalent to 1/2 . From a programmer's point of view, the
    programmer must keep track of the "imaginary" point's position
    within the word in accordance with the appropriate scaling.<br>
    <br>
    Notice that from this definition, zero has two different
    representations—as "+0" and as "-0".<br>
    <br>
    Some examples:<br>
    <ul>
      <li>+0 has the binary representation 000000000000000.</li>
      <li>-0 has the binary representation 111111111111111.</li>
      <li>1/2 has the binary representation 010000000000000.</li>
      <li>-1/2 has the binary representation 101111111111111.</li>
      <li>1/4 has the binary representation 001000000000000.</li>
      <li>3/4 has the binary representation 011000000000000.</li>
    </ul>
    To represent an SP number within the assembly-language source code,
    the constant—i.e., a constant representing a <span
      style="font-style: italic;">real</span> number—has an optional +/-
    sign, 0 or more decimal digits, an optional decimal point, and more
    decimal digits.<br>
    <br>
    In some circumstances, numerical constants may optionally be scaled
    by factors that are powers of 10 or of 2. To scale by factors of 10,
    the option field "<span style="font-family: monospace;">E</span><span
      style="font-style: italic;">n</span>" would be added, where <span
      style="font-style: italic;">n</span> is a decimal integer such as
    "-1" or "9". This scaling field is separated from the decimal number
    by whitespace.<br>
    <br>
    Similarly, to scale by factors of 2, the option field "<span
      style="font-family: monospace;">B</span><span style="font-style:
      italic;">n</span>" would be added.<br>
    <br>
    These options may be intermixed on the same line of code. For
    example, "<span style="font-family: monospace;">+656.0 E-4 B3</span>"
    has the numerical value&nbsp; 656×10<small><sup>-4</sup></small>×2<small><sup>3</sup></small>
    .&nbsp; The net result, however, must always be a value whose
    absolute value is less than 1.0.<br>
    <br>
    In rare cases, the original source code (for example, of <span
      style="font-weight: bold;">Luminary</span>) has a mutilated form
    of this syntax, of which a typical example would be "<span
      style="font-family: monospace;">+656.0E -4B3</span>". While <span
      style="font-weight: bold;">YUL</span> may have been forgiving of
    this, <span style="font-weight: bold;">yaYUL</span> is not; the
    spacing of the options needs to be corrected in such a case.<br>
    <h3>Double-Precision (DP) and Triple-Precision (TP) Format</h3>
    The fourteen magnitude bits of the SP format do not always allow us
    sufficient precision. To overcome this, we may represent data in a
    Double Precision (DP) quantity within two adjacent words of
    memory.&nbsp;&nbsp; Since each single precision word has 14
    magnitude bits, the combined quantity has 28 bits with which to
    represent the magnitude.&nbsp;&nbsp; Bits 14-1 of word 1 represent
    the more-significant bits and bits 14-1 of the second word represent
    the less-significant bits.<br>
    <br>
    Bit 15 of the first word contains the sign of the word, and usually
    of the value itself (unless, of course, the first word is +0 or -0).
    Bit 15 of the second word will <span style="font-style: italic;">normally</span>
    be the same as bit 15 of the first word but may differ in certain
    cases.&nbsp;&nbsp; When the signs of the two words agree, the words
    add together; when the signs differ, the words subtract.&nbsp; Every
    DP value in which the signs of the words differ can be converted to
    a representation in which the signs agree, though the reverse is not
    true.&nbsp; Some examples may clarify these points:<br>
    <ul>
      <li>Consider a DP value whose more-significant word is +37777
        octal and whose second word is also +37777 octal.&nbsp; This
        happens to be the maximum possible positive DP value, 1-2<sup>-28</sup>.</li>
      <li>Consider next a DP value whose more-significant word is +37777
        octal and whose less-significant word is -37777 octal (40000
        octal).&nbsp; How would one convert this to a representation in
        which both words have the same sign?&nbsp; Simply subtract 2<sup>-14</sup>
        (00001 octal) from the first word and add 2<sup>-14</sup> (40000
        octal, considered simply as an integet rather than an SP value)
        to the second word.&nbsp; This gives a first word of +37776 and
        a second word of +00001.&nbsp; I.e., the word-pairs 37777,40000
        and 37776,00001 represent the same DP value.<br>
      </li>
    </ul>
    You may wonder why a situation ever arises in which the sign bits of
    the words of a DP value don't match, but I do not know the answer.<br>
    <br>
    For even greater accuracy, a quantity may be contained within 3
    adjacent words and is called a Triple Precision (TP) quantity.&nbsp;
    In essence, we combine 14 additional low order bits so that we have
    42 bits to represent the magnitude. Again, the signs of the 3 words
    may not match, and therefore the individual words may add or
    subtract to/from each other.&nbsp; There are no CPU instructions
    that work with TP quantities, so TP quantities are used mostly by
    the interpreter.<br>
    <h3>Vectors</h3>
    Another Interpreter convention (rather than a format recognized by
    the CPU)&nbsp; is that the <span style="font-style: italic;">x,y,z</span>&nbsp;
components






    of a vector can be represented by three consecutive DP values.<br>
    <h3>Unsigned-Integer (2's-Complement) Format</h3>
    There are some cases, such as the CDU counters described in the next
    section, where the AGC CPU uses 2's-complement values rather than
    the 1's-complement SP and DP values described above.&nbsp;
    2's-complement is used by most computers these days, and in
    particular, is used by personal computers.&nbsp; Some examples
    should suffice to show how an unsigned integer is represented in
    2's-complement:<br>
    <ul>
      <li>0 has the binary representation (bits 15-1) 000000000000000.</li>
      <li>1 has the binary representation 000000000000001.</li>
      <li>&nbsp;2<small><sup>14</sup></small>&nbsp; (16384) has the
        binary representation 10000000000000.</li>
      <li>&nbsp;2<small><sup>15</sup></small>-1&nbsp; (32767) has the
        binary representation 111111111111111.</li>
    </ul>
    Double-precision unsigned integers are formed simply by using
    two&nbsp; consecutive single-precision unsigned integers, with the
    more-significant 15 bits preceding the less-significant 15 bits in
    memory.<br>
    <br>
    Integer constants within the assembly-language source code are
    written either in decimal or in octal form.&nbsp; In some cases, the
    context determines which format (octal or decimal) is used; for
    example, the <span style="font-family: monospace;">OCT</span>
    pseudo-op accepts an octal constant.&nbsp; In other cases, the
    structure of the constant itself determines whether it is octal or
    decimal:<br>
    <ul>
      <li>An octal-formatted number may have an optional leading +/-
        sign, and consists of a string of octal digits (0-7).</li>
      <li>A decimal-formatted number may have an optional leading +/-
        sign, followed by a string of decimal digits (0-9), followed by
        the character '<span style="font-family: monospace;">D</span>'.</li>
    </ul>
    Notice that there is some overlap betweed this definition and that
    of Single-Precision (SP) constants above. For example, "12345" could
    be either an octal integer constant or a real constant (but not a
    decimal integer constant). The difference is determined from
    context.<br>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="CPU_Architecture_Registers"
        id="CPU_Architecture_Registers"></a>CPU Architecture (Registers)</h2>
    All CPU registers are memory mapped (see the next section).&nbsp;
    The registers at addresses 00-23 (octal) are central to CPU
    operations, from the point of view of the instruction set. Registers
    from addresses 00-07 are flip-flops (well, except for 07) internal
    to the processor; all other registers are specially handled erasable
    memory locations. Whenever these flip-flop registers are accessed,
    their contents get copied to their corresponding erasable memory
    locations. This link is one-way; erasable memory locations 00-07 can
    never be read, as all attempts to do so will be redirected to the
    corresponding flip-flops.<br>
    <br>
    The registers at addresses 24-61 are generically referred to as
    "counters".&nbsp; While the counter registers can be modified under
    program control, they are typically only set up by the program and
    are then subsequently automatically incremented or decremented by
    events such as electrical pulses.&nbsp; The TIME1-TIME6 registers
    are even more specialized, in that the "pulses" that increment them
    are actually provided by an oscillator, so that these counters act
    as timers.&nbsp; Many of the counters can be used to trigger <a
      href="#Interrupt_Processing">interrupts</a> upon overflow, so that
    the CPU can use them to detect various hardware conditions or events
    without having to continuously poll the hardware.<br>
    <br>
    A reader familiar with the operation of counter/timer registers in
    modern CPU types may suppose that incrementing or decrementing the
    counter/timer registers is entirely a hardware operation having no
    effect on program flow other than that caused directly by reading
    the counter/timer registers or by the interrupts generated by the
    counter/timer registers.&nbsp; This is not so.&nbsp; Incrementing or
    decrementing the counter/timer registers is (and was) actually
    implemented by the use of "<a href="#UnprogrammedSequences">unprogrammed






      sequences</a>", which are similar to CPU instructions, but which
    cannot be directly used by the programmer.&nbsp; The unprogrammed
    sequences have names like <span style="font-family: monospace;">PINC</span>,
    <span style="font-family: monospace;">MINC</span>, <span
      style="font-family: monospace;">PCDU</span>, and so on.&nbsp; When
    an electrical pulse occurs that is supposed to affect a timer, the
    CPU selects an appropriate unprogrammed sequence (such as <span
      style="font-family: monospace;">PINC</span>), waits until a safe
    opportunity appears to execute the unprogrammed sequence, and then
    executes the unprogrammed sequence.&nbsp; For example, an
    unprogrammed sequence cannot be executed until a regular instruction
    or an unprogrammed sequence already in progress has completed.&nbsp;
    This is significant because it has two side-effects that may be
    observable:<br>
    <ol>
      <li>Counter/timer registers are updated shortly after the hardware
        pulses associated with them occur ... but not necessarily <span
          style="font-style: italic;">immediately</span> after the
        hardware pulse occurs.&nbsp; The exact length of time before
        updating the counter/timer is unpredictable and, in theory,
        could be as little as 1 machine cycles up to a large number
        (like 20) of machine cycles.&nbsp; A machine cycle is 11.7
        microseconds, and thus it is possible for the time-jitter in
        updating a counter to be near 0.2 ms.&nbsp; Since the fastest
        counters are updated about every 0.3 ms., this jitter can be
        very significant.&nbsp; On the other hand, the average delay is
        much shorter and most counters are updated much less rarely, and
        stackup of the delays is a very rare event, so this effect can
        usually be ignored.<br>
      </li>
      <li>Incrementing a counter/timer <span style="font-style:
          italic;">takes CPU time</span>.&nbsp; Each of the
        unprogrammed-sequence instructions which update counters
        actually take exactly one CPU cycle to execute.&nbsp; Therefore,
        the amount of time used by the CPU exceeds the time needed to
        execute the assembly-language instructions.&nbsp; Because there
        are so many counter/timer registers, the CPU time required by
        the unprogrammed sequences is not necessarily negligible.</li>
    </ol>
    It should also be noted that there are two additional timer-counter
    registers, HISCALAR and LOSCALAR, which appear as <a
      href="#io_channels">i/o channels</a> rather than as memory-mapped
    CPU registers, and therefore are not listed in the following table.<br>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="1">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold;">Address
            (octal)<br>
          </td>
          <td style="vertical-align: top; font-weight: bold;"> Name<br>
          </td>
          <td style="vertical-align: top; font-weight: bold;">
            Description<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">00<br>
          </td>
          <td style="vertical-align: top;">A<br>
          </td>
          <td style="vertical-align: top;"> The "accumulator".&nbsp;
            Almost every AGC instruction uses or modifies the
            accumulator in some way.&nbsp; The accumulator differs from
            all other memory or i/o locations addressed by the CPU, in
            that it is a <span style="font-style: italic;">16-bit
              register</span> rather than a 15-bit register.&nbsp; In
            most cases this is transparent to the programmer, because
            the 16th bit is not directly observable or modifiable, and
            because data within the accumulator is automatically
            adjusted to 15 bits before most uses of it.&nbsp; The 16th
            bit is present in order to allow detection of arithmetical
            overflow or underflow.<br>
            <br>
            Internally, when there is no overflow, the 16th bit of the
            accumulator is a duplicate of the 15th (sign) bit.&nbsp;
            When a value is loaded into the accumulator from memory, the
            value is sign-extended from the 15th bit to the 16th
            bit.&nbsp; In other words, for positive values the 15th and
            16th bits are both 0, while for negative values they are
            both 1.&nbsp; When overflow occurs, however, the 15th and
            16th bits differ:&nbsp; After an operation that causes
            positive overflow, the 16th bit is 0 and the 15th bit is
            1.&nbsp; After an operation that causes negative overflow,
            the 16th bit is 1 and the 15th bit is 0.<br>
            <br>
            Various CPU instructions can detect overflow and alter their
            actions somewhat upon finding it.&nbsp; The TS (transfer to
            storage) instruction is notable in this regard, because it
            can actually be used to provide a branch upon detection of
            overflow.<br>
            <br>
            In most cases, when data is transferred out of the
            accumulator to a true 15-bit register, it is <span
              style="font-style: italic;">overflow-corrected</span>.&nbsp;
Overflow-correction






            implies:<br>
            <ol>
              <li>The 16th bit of the accumulator is assumed to be the
                correct sign bit, and is copied into the 15th bit of the
                destination location; and</li>
              <li>The positive data and negative data are (separately)
                converted to a range of 0 to 2<sup>14</sup>-1.&nbsp; For
                example, if we were incrementing +16383, we would find
                that a positive overflow had occurred and that we had
                wrapped around to +0.&nbsp; Similarly, if we were
                decrementing -16383, then a negative overflow (an
                underflow) would occur, and the data would wrap around
                to -0.&nbsp; (On the other hand, incrementing -0 would
                take us to +1 and decrementing +0 would take us to -1,
                without underflow or overflow.)</li>
            </ol>
            The wraparound of under/overflowed data is very different
            from that which programmers of most modern computers using
            2's-complement arithmetic would expect, since they would
            expect that incrementing the maximum positive integer would
            give the "biggest" negative integer.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">01<br>
          </td>
          <td style="vertical-align: top;">L<br>
          </td>
          <td style="vertical-align: top;"><strike>Like the accumulator,
              this is a</strike> <strike><span style="font-style:
                italic;">16-bit register</span></strike> <strike>rather
              than a 15-bit register.&nbsp; This means, for example,
              that like the accumulator you can generate overflow
              conditions with instructions like</strike> <strike><span
                style="font-family: monospace;">ADS L</span></strike><strike>;
              also, the overflow can be transferred between the
              accumulator and L with instructions like</strike> <strike><span
                style="font-family: monospace;">XCH L</span></strike> <strike>or</strike><strike><span
                style="font-family: monospace;">LXCH A</span></strike><strike>.&nbsp;</strike>
            For a dozen years, the L register was described as being in
            this space as being a 16-bit register like the accumulator,
            our AGC simulator treated it as such, and our "validation
            suite" of AGC software did so too.&nbsp; An intrepid
            correspondent (thanks Mike Stewart!) recognized that while
            it may be a 16-bit register, the 16th bits is in fact
            discarded and cannot be queried by software.&nbsp;
            Consequently, for software versions 2016-08-23 and later,
            the L register is now <i>15 bits</i>, as the AGC
            programming gods apparently intended.<br>
            <br>
            This is the "lower product register".&nbsp; This is a
            general-purpose register, but many instructions pair it with
            the accumulator in cases where double precision (DP)
            operations are performed.&nbsp; In these cases, the A
            register holds the more-significant word, and the L register
            holds the less-significant word.<br>
            <br>
            Note that erasable-memory location 01 is automatically
            duplicated as i/o channel 01, and vice-versa.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">02<br>
          </td>
          <td style="vertical-align: top;">Q<br>
          </td>
          <td style="vertical-align: top;">Like the accumulator, this is
            a <span style="font-style: italic;">16-bit register</span>
            rather than a 15-bit register.&nbsp; This means, for
            example, that like the accumulator you can generate overflow
            conditions with instructions like <span style="font-family:
              monospace;">ADS Q</span>; also, the overflow can be
            transferred between the accumulator and Q with instructions
            like <span style="font-family: monospace;">XCH Q</span> or
            <span style="font-family: monospace;">QXCH A</span>.<br>
            <br>
            This register is intended to store return addresses of
            called procedures.&nbsp; Note that the AGC CPU has no
            hardware stack, and provides only a single memory location
            (the Q register) for storing return addresses.&nbsp;
            Therefore, it is not possible to have nested procedure calls
            unless the contents of the Q register are stored prior to
            calling a procedure and then restored after the procedure
            returns.&nbsp;&nbsp; The CPU's instruction TC is used to
            call a procedure, and the instruction automatically updates
            the Q register; similarly, the RETURN instruction returns
            from a called procedure by placing the contents of the Q
            register into the program-counter register (technically it
            does an indirect jump through Q, but the net effect is the
            same).<br>
            <br>
            Note that erasable-memory location 02 is automatically
            duplicated as i/o channel 02, and vice-versa.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">03<br>
          </td>
          <td style="vertical-align: top;">EB<br>
          </td>
          <td style="vertical-align: top;"> The "erasable bank
            register".&nbsp; This register contains a 3-bit field that
            determines which of the 8 banks of erasable memory (see
            "Memory Map" below) is mapped into the address range
            1400-1777 (octal).&nbsp; The 15 bits of the EB register are
            arranged as follows:<br>
            <div style="margin-left: 40px;"> 000 0EE E00 000 000<br>
            </div>
            where EEE are the bank-selector bits.<br>
            <br>
            Note that the EEE field of the EB register is duplicated
            into the BB register (see below).&nbsp; Internally, the two
            point to the same set of flip-flops, and simply provide
            different means of accessing them.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">04<br>
          </td>
          <td style="vertical-align: top;">FB<br>
          </td>
          <td style="vertical-align: top;"> The "fixed bank
            register".&nbsp; This register contains a 5-bit field that
            determines which of the 36 banks of fixed memory (see
            "Memory Map" below) is mapped into the address range
            2000-3777 (octal).&nbsp; 5 bits are not, of course, adequate
            for selecting among 36 banks, so these 5 bits are
            supplemented by a 7th bit (the "super bank" bit) from i/o
            channel 7.&nbsp; In most cases, the superbank bit is 0, and
            so the 5-bit field in the FB register simply selects from
            among banks 0-37 (octal).&nbsp; When the superbank bit is 1,
            on the other hand, the 5 bits of the FB register actually
            select from among banks 0, 1, ..., 27, 40, 41, ..., 47;
            i.e., bank-selection is the same as when the superbank bit
            is 0, except that banks 40-47 are used instead of
            30-37.&nbsp; Banks 44-47, however, do not exist. Though the
            AGC can internally calculate addresses in this range, the
            rope selection circuitry gives up and decides to select no
            rope at all when given such an address.&nbsp; <font
              color="#009900">The appropriate strands are still cycled,
              and a read is still attempted, but we can only guess as to
              what sort of data would be returned with no ropes
              selected. Presumably they would read all 0 or all 1, and
              trip the parity fail alarm, causing a reset.</font><br>
            <br>
            The 15 bits of the FB register are arranged as follows:<br>
            <div style="margin-left: 40px;"> FFF FF0 000 000 000<br>
            </div>
            where FFFFF are the bank-selector bits.<br>
            <br>
            Note that the FFFFF field of the FB register is duplicated
            into the BB register (see below).&nbsp; Internally, the two
            point to the same set of flip-flops, and simply provide
            different means of accessing them.<br>
            <br>
            Refer also to <a href="#io_channels">i/o channel</a> 07.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">05<br>
          </td>
          <td style="vertical-align: top;">Z<br>
          </td>
          <td style="vertical-align: top;"> The program-counter
            register.&nbsp; This 12-bit register always indicates the
            next instruction to be executed.&nbsp; It is always updated
            <span style="font-style: italic;">prior</span> to executing
            the instruction, so that an instruction which saved the
            value of the Z register would actually be the address of the
            next instruction in memory.<br>
            <br>
            Obviously, a 12-bit register cannot address all of
            memory.&nbsp; Full addresses are formed by combining the
            12-bits of the Z register with the 3 bits of the EB
            register, the 5 bits of the FB register, and the superbank
            bit of i/o channel 7.&nbsp; (Refer to "Memory Map" below,
            and to the descriptions of the EB and FB registers
            above.)&nbsp; 12 bits can represent values from 0-7777
            (octal), and these are interpreted as follows:<br>
            <ul>
              <li>0000-1377 (octal).&nbsp; These addresses are used
                as-is, and refer to an area of memory known as
                "unswitched erasable" memory.</li>
              <li>1400-1777 (octal).&nbsp; These addresses must be
                combined with the EEE field of the EB register, and
                refer to one of the memory banks in "switched erasable"
                memory.</li>
              <li>2000-3777 (octal).&nbsp; These addresses must be
                combined with the FFFFF field of the FB register and (in
                some cases) to the superbank bit of i/o channel 7, and
                refer to one of the memory banks in "common fixed"
                memory.</li>
              <li>4000-7777 (octal).&nbsp; These addresses are used
                as-is, and refer to an area of memory known as "fixed
                fixed" memory.<br>
              </li>
            </ul>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">06<br>
          </td>
          <td style="vertical-align: top;">BB<br>
          </td>
          <td style="vertical-align: top;"> The "both banks
            register".&nbsp; This register contains a 3-bit field
            duplicating the EEE field of the EB register, and a 5-bit
            field duplicating the FFFFF field of the FB register.&nbsp;
            Internally, it points to the same flip-flops as the EB and
            FB registers, so changing it directly changes the other
            two.&nbsp; The bits are arranged within the register as
            follows:<br>
            <div style="margin-left: 40px;"> FFF FF0 000 000 EEE<br>
              <br>
            </div>
            Refer also to <a
              href="assembly_language_manual.html#io_channels">i/o
              channel</a> 07. </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">07<br>
          </td>
          <td style="vertical-align: top;">(no name)<br>
          </td>
          <td style="vertical-align: top;">This location is not
            associated with core memory, but is hardwired to 0.&nbsp; In
            other words, it always contains the value 00000.&nbsp; It is
            very useful as a source of zeroes, because most AGC
            instructions have no "immediate" addressing
            mode.&nbsp;&nbsp; (In other words, you can't use a specific
            numerical value as an operand, but can only use the address
            of a memory location as an operand.)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">10<br>
          </td>
          <td style="vertical-align: top;">ARUPT<br>
          </td>
          <td style="vertical-align: top;">This register is provided as
            a convenient location for storing the value of the A
            register during an interrupt service routine.&nbsp; However,
            vectoring to the interrupt does not automatically load this
            register, nor does returning from the interrupt-service
            routine restore the A register from ARUPT.&nbsp; These
            actions must be done under program control by the interrupt
            service routine.&nbsp; Interrupts are automatically disabled
            while overflow is present in the accumulator, so the fact
            that overflow would be lost by writing A to ARUPT is not a
            concern.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">11<br>
          </td>
          <td style="vertical-align: top;">LRUPT<br>
          </td>
          <td style="vertical-align: top;">This register is provided as
            a convenient location for storing the value of the L
            register during an interrupt service routine.&nbsp; However,
            vectoring to the interrupt does not automatically load this
            register, nor does returning from the interrupt-service
            routine restore the L register from LRUPT.&nbsp; These
            actions must be done under program control by the interrupt
            service routine.</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">12<br>
          </td>
          <td style="vertical-align: top;">QRUPT<br>
          </td>
          <td style="vertical-align: top;">This register is provided as
            a convenient location for storing the value of the Q
            register during an interrupt service routine.&nbsp; However,
            vectoring to the interrupt does not automatically load this
            register, nor does returning from the interrupt-service
            routine restore the Q register from QRUPT.&nbsp; These
            actions must be done under program control by the interrupt
            service routine.</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">13-14<br>
          </td>
          <td style="vertical-align: top;">SAMPTIME<br>
          </td>
          <td style="vertical-align: top;">These registers store copies
            of TIME1 and TIME2, respectively, as sampled in the waitlist
            interrupt service routine. They are used for Noun 65
            displays.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">15<br>
          </td>
          <td style="vertical-align: top;">ZRUPT<br>
          </td>
          <td style="vertical-align: top;">This register stores the
            return address, plus one, of an interrupt service
            routine.&nbsp; When the CPU vectors to an interrupt service
            routine, it automatically transfers the value of the Z
            register (the program counter) into the ZRUPT
            register.&nbsp; When the interrupt-service routine returns,
            using the RESUME instruction, the value of ZRUPT is
            automatically transferred back into the Z register.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">16<br>
          </td>
          <td style="vertical-align: top;">BBRUPT<br>
          </td>
          <td style="vertical-align: top;">This register is provided as
            a convenient location for storing the value of the BB
            register during an interrupt service routine.&nbsp; However,
            vectoring to the interrupt does not automatically load this
            register, nor does returning from the interrupt-service
            routine restore the BB register from BBRUPT.&nbsp; These
            actions must be done under program control by the interrupt
            service routine.</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">17<br>
          </td>
          <td style="vertical-align: top;">BRUPT<br>
          </td>
          <td style="vertical-align: top;">(<span style="font-weight:
              bold;">Note</span>:&nbsp;&nbsp; As of 20050820, I no
            longer perform the instruction substitution described
            below.&nbsp; The internal mechanics of yaAGC are
            sufficiently different from the true AGC CPU that it should
            not been needed.&nbsp; I may restore it later.)<br>
            <br>
            This register stores the value stored at the return address
            of an interrupt service routine.&nbsp; In other words, it is
            the instruction (not the <span style="font-style: italic;">address</span>
            of the instruction) which will be executed when the
            interrupt-service routine returns.&nbsp; When the CPU
            vectors to an interrupt service routine, it automatically
            loads this register.&nbsp; When the interrupt-service
            routine returns, using the RESUME instruction, the value
            found in the BRUPT register will be used as the next
            instruction.<br>
            <br>
            It may seem from this description that an interrupt service
            routine can return to a position in memory from which the
            interrupt vector occurred, but can arrange to execute an
            entirely different instruction than what is found at that
            address.&nbsp; I believe that this statement is true, and
            obviously such a feature would need to be used with great
            care.&nbsp; (However, I don't believe that the BRUPT
            register was really provided for this purpose; I believe
            that the BRUPT register exists for the purpose of holding
            instruction which have been altered by a preceding INDEX
            instruction, as described below under the discussion of the
            instruction set.&nbsp; The true AGC allowed interrupts to
            occur between an INDEX instruction and the instruction
            affected by the INDEX instruction, and so this provision was
            necessary.&nbsp; However, <span style="font-weight: bold;">yaAGC</span>
            does not allow such interrupts, and conflicts between INDEX
            and the interrupt system do not arise in <span
              style="font-weight: bold;">yaAGC</span>.)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">20<br>
          </td>
          <td style="vertical-align: top;">CYR<br>
          </td>
          <td style="vertical-align: top;"> The "cycle right register",
            which is one of the four so-called "editing"
            registers.&nbsp; When a value is written to this register,
            the value is automatically cycled right (with the least
            significant bit, bit 1, wrapping into bit 15).&nbsp;&nbsp;
            For example, if the software attempted to write the
            following bits to the CYR register,<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">abc def ghi jkl mno</span><br>
            </div>
            then the value actually stored in the CYR register would be<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">oab cde fgh ijk lmn</span><br>
            </div>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">21<br>
          </td>
          <td style="vertical-align: top;">SR<br>
          </td>
          <td style="vertical-align: top;"> The "shift right register",
            which is one of the four so-called "editing"
            registers.&nbsp; When a value is written to this register,
            the value is automatically shifted right (with the most
            significant bit, bit 15, being duplicated into bit 14,and
            the least significant bit, bit 1, being
            discarded).&nbsp;&nbsp; For example, if the software
            attempted to write the following bits into the SR register,<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">abc def ghi jkl mno</span><br>
            </div>
            then the value actually stored in the SR register would be:<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">aab cde fgh ijk lmn</span><br>
              <br>
            </div>
            This operation corresponds arithmetically to division of a
            single-precision (SP) value by 2, as it automatically
            sign-extends the result.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">22<br>
          </td>
          <td style="vertical-align: top;">CYL<br>
          </td>
          <td style="vertical-align: top;"> The "cycle left register",
            which is one of the four so-called "editing"
            registers.&nbsp; When a value is read back from this
            register, the value is automatically cycled left (with the
            most significant bit, bit 15, wrapping into bit
            1).&nbsp;&nbsp; For example, if before readback the CYL
            register contained the bits<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">abc def ghi jkl mno</span><br>
            </div>
            then the value actually stored in the CYL register would be:<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">bcd efg hij klm noa</span><br>
            </div>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">23<br>
          </td>
          <td style="vertical-align: top;">EDOP<br>
          </td>
          <td style="vertical-align: top;"> The "edit polish opcode
            register", which is one of the four so-called "editing"
            registers.&nbsp; This register is used mainly by the
            interpreter for decoding interpreted instructions (which are
            packed two to a word), and has little value for other
            purposes.&nbsp; When a value is written to this register, it
            is automatically shifted right 7 positions, and the upper 8
            bits are zeroed.&nbsp; Though the zeroing of these bits is
            undefined in the reference documentation, it nevertheless
            was the behavior of the hardware.<br>
            <br>
            For example, if the software attempts to write the following
            bits into the EDOP register,<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">abc def ghi jkl mno</span><br>
            </div>
            then the value actually stored in the EDOP register would
            be:<br>
            <div style="margin-left: 40px; font-family: monospace;"> 000
              000 00b cde fgh </div>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">24<br>
          </td>
          <td style="vertical-align: top;">TIME2<br>
          </td>
          <td rowspan="2" style="vertical-align: top;"> TIME1 is a
            15-bit 1's-complement counter which is incremented every 10
            ms. TIME1 by itself overflows every 2<sup>14</sup>*10 ms.,
            or 163.84 seconds.&nbsp; Upon overflow of TIME1, the 14-bit
            counter TIME2 is automatically incremented.&nbsp; Thus, the
            two counters together form a 28-bit value which can keep
            track of time for up to 2<sup>28</sup>*10 ms., or just over
            31 days.&nbsp; The TIME1/TIME2 register pair acts as a
            master clock for the AGC.&nbsp;&nbsp; <span
              style="font-weight: bold;">yaAGC</span> internally clocks
            this counter.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">25<br>
          </td>
          <td style="vertical-align: top;">TIME1<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">26<br>
          </td>
          <td style="vertical-align: top;">TIME3<br>
          </td>
          <td style="vertical-align: top;">TIME3 is a 15-bit
            1's-complement counter which is incremented every 10
            ms.&nbsp; It is incremented synchronously with TIME1.&nbsp;
            Upon overflow, it requests an interrupt (T3RUPT), which
            results in vectoring to the interrupt service routine at
            address 4014 (octal).&nbsp; This interrupt is used by the
            "wait-list" for scheduling multi-tasking.&nbsp;<br>
            <br>
            Incrementing TIME3 is 7.5 ms. out of phase with incrementing
            TIME4 (i.e., TIME4 increments 7.5ms after TIME3).&nbsp;
            Thus, if the TIME3 interrupt service routine doesn't take
            any longer than 6ms. or so, the interrupts for the two will
            not conflict.&nbsp; Software typically uses this counter by
            having the interrupt service routine reload the counter with
            a value chosen to insure that the interrupts occur at a
            desired rate.&nbsp; For example, to make an interrupt occur
            once per second, at every interrupt the counter would be
            reloaded with 2<sup>14</sup>-100=16284 (decimal).&nbsp;
            Because 10 ms. is usually much longer than the amount of
            time needed to vector to the interrupt service routine, it
            is unnecessary in such calculations to account for the time
            taken by the interrupt vectoring.<br>
            <br>
            <span style="font-weight: bold;">yaAGC</span> internally
            clocks this counter.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">27<br>
          </td>
          <td style="vertical-align: top;">TIME4<br>
          </td>
          <td style="vertical-align: top;">TIME4 is a 15-bit
            1's-complement counter which is incremented every 10
            ms.&nbsp; Upon overflow, it requests an interrupt (T4RUPT),
            which results in vectoring to the interrupt service routine
            at address 4020 (octal).&nbsp;&nbsp; The T4RUPT program
            services the DSKY's display.&nbsp; (It does not service DSKY
            keypad.)<br>
            <br>
            Incrementing TIME3 is 7.5 ms. out of phase with incrementing
            TIME4 (i.e., TIME4 increments 7.5ms after TIME3).&nbsp;
            Thus, the TIME4 interrupt service routine doesn't take any
            longer than 2 ms. or so, the interrupts for the two will not
            conflict.&nbsp; Software typically uses this counter by
            having the interrupt service routine reload the counter with
            a value chosen to insure that the interrupts occur at a
            desired rate.&nbsp; For example, to make an interrupt occur
            once per second, at every interrupt the counter would be
            reloaded with 2<sup>14</sup>-100=16284 (decimal).&nbsp;
            Because 10 ms. is usually much longer than the amount of
            time needed to vector to the interrupt service routine, it
            is unnecessary in such calculations to account for the time
            taken by the interrupt vectoring.<br>
            <br>
            &nbsp;<span style="font-weight: bold;">yaAGC</span>
            internally clocks this counter.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">30<br>
          </td>
          <td style="vertical-align: top;">TIME5<br>
          </td>
          <td style="vertical-align: top;">TIME5 is a 15-bit
            1's-complement counter which is incremented every 10 ms. It
            is incremented 5 ms. out of ph ase with TIME1 and
            TIME3.&nbsp; Upon overflow, it requests an interrupt
            (T5RUPT), which results in vectoring to the interrupt
            service routine at address 4010 (octal).&nbsp;&nbsp; This is
            used by the digital autopilot (DAP)<br>
            <br>
            Software typically uses this counter by having the interrupt
            service routine reload the counter with a value chosen to
            insure that the interrupts occur at a desired rate.&nbsp;
            For example, to make an interrupt occur once per second, at
            every interrupt the counter would be reloaded with 2<sup>14</sup>-100=16284
(decimal).&nbsp;






            Because 10 ms. is usually much longer than the amount of
            time needed to vector to the interrupt service routine, it
            is unnecessary in such calculations to account for the time
            taken by the interrupt vectoring.<br>
            <br>
            <span style="font-weight: bold;">yaAGC</span> internally
            clocks this counter.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">31<br>
          </td>
          <td style="vertical-align: top;">TIME6<br>
          </td>
          <td style="vertical-align: top;"> TIME6 is a 15-bit
            1's-complement counter which is updated every 1/1600 second
            by means of a <span style="font-family: monospace;">DINC</span><a
              href="#UnprogrammedSequences">unprogrammed sequence</a>.&nbsp;
There






            is a CPU flag which can mask counting of TIME6 on or
            off.&nbsp;&nbsp; By writing 1 to bit 15 of i/o channel 13
            (octal), TIME6 counting is enabled; conversely, by writing 0
            to that bit, the TIME6 counting is disabled.&nbsp; Upon
            reaching ±0, the counter requests an interrupt (T6RUPT),
            which results in vectoring to the interrupt service routine
            at address 4004 (octal), and then turns off the T6RUPT
            counter-enable bit.<br>
            <br>
            The T6RUPT is used by the digital autopilot (DAP) of the LM
            to control the jets of the reaction control system (RCS).<br>
            <br>
            Thus a typical use might be:<br>
            <ol style="color: rgb(0, 153, 0);">
            </ol>
            <ol>
              <li><font color="black">Load TIME6 with a desired time
                  interval for firing a jet, in 1600ths of a
                  second.&nbsp; The maximum allowable count is 37777
                  octal, or just a little more than 10 seconds.</font></li>
              <li><font color="black">Enable the counter with bit 15 of
                  i/o channel 13 octal.</font></li>
              <li><font color="black">After the desired time has passed,
                  a T6RUPT occurs, and bit 15 of i/o channel 13 (octal)
                  is reset.</font></li>
            </ol>
            <ol style="color: rgb(0, 153, 0);">
            </ol>
            <span style="color: rgb(0, 153, 0);"><span
                style="font-weight: bold; color: rgb(0, 0, 0);">yaAGC</span><span
                style="color: rgb(0, 0, 0);">internally clocks this
                counter.</span><br>
            </span> </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">32<br>
          </td>
          <td style="vertical-align: top;">CDUX<br>
          </td>
          <td rowspan="3" style="vertical-align: top;"> These counters
            are used to monitor the orientation of the spacecraft.&nbsp;
            Three Control Data Units (CDUs) are dedicated to measuring
            the 3 gimbal angles in the Inertial Measurement Unit
            (IMU).&nbsp; CDUX refers to the "inner" gimbal angle, CDUY
            refers to the "middle" gimbal angle, and CDUZ refers to the
            "outer" gimbal angle.<br>
            <br>
            The CDUs are like analog-to-digital converters, and convert
            the analog angles to digital data comprehended by the
            CPU.&nbsp; The IMU provides a measurement platform which is
            stable with respect to the fixed stars, and maintains its
            orientation with respect to the stars even while the
            spacecraft itself rotates.&nbsp; The platform is physically
            mounted on gimbals, and by measuring the gimbal angles, the
            orientation of the spacecraft with respect to the IMU's
            stable platform can be deduced by calculation.&nbsp;
            (Because only 3 gimbals were used, it was possible for the
            spacecraft to rotate into positions beyond which the stable
            platform could no longer maintain its stability with respect
            to the fixed stars, and would thus begin to rotate with the
            spacecraft.&nbsp; This condition, "gimbal lock", resulted in
            an inability to continue monitoring spacecraft orientation
            and acceleration, and required re-entry of all orientation,
            position, and velocity data into the computer system.&nbsp;
            A 4th gimbal would have prevented gimbal lock, but was not
            provided for some reason.)<br>
            <br>
            These counters contain 15-bit 2's-complement unsigned
            values, and therefore can take values ranging from 0 to
            32767 (decimal).&nbsp; The counters are processed with the <span
              style="font-family: monospace;">PCDU</span> unprogrammed
            sequence (<a href="#UnprogrammedSequences">see below</a>) in
            order to increase the angles by one unit, and are processed
            with the <span style="font-family: monospace;">MCDU</span>
            unprogrammed sequence to decrease the angles by one
            unit.&nbsp;&nbsp; The units of measurement are quoted as 40"
            of arc in Savage&amp;Drake, but actually they were&nbsp;
            39.55078125" of arc, making the full range come out to
            exactly 360 degrees.&nbsp;</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">33<br>
          </td>
          <td style="vertical-align: top;">CDUY<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">34<br>
          </td>
          <td style="vertical-align: top;">CDUZ<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">35<br>
          </td>
          <td style="vertical-align: top;">OPTY<br>
          </td>
          <td rowspan="2" style="vertical-align: top;"> These counters
            are used to monitor the orientation of the optics subsystem
            (i.e., the line of sight) or LM rendezvous radar with
            respect to the spacecraft.&nbsp; Two Control Data Units
            (CDUs) are dedicated to measuring these relative
            angles.&nbsp; OPTY refers to the trunnion angle, whereas
            OPTX refers to the shaft angle.&nbsp; The CDUs are like
            analog-to-digital converters, and convert the analog angles
            to digital data comprehended by the CPU.<br>
            <br>
            These counters contain 15-bit 2's-complement unsigned
            values, and therefore can take values ranging from 0 to
            32767 (decimal).&nbsp; The counters are processed with the <span
              style="font-family: monospace;">PCDU</span> unprogrammed
            sequence (<a
              href="assembly_language_manual.html#UnprogrammedSequences">see






              below</a>) in order to increase the angles by one unit,
            and are processed with the <span style="font-family:
              monospace;">MCDU</span> unprogrammed sequence to decrease
            the angles by one unit.&nbsp;&nbsp; The units of measurement
            are quoted in Savage&amp;Drake as 10" of arc for the optical
            trunnion angle, or 40" of arc for the radar trunnion angle
            or optical or radar shaft angles; but they were actually
            9.887695312" and&nbsp; 39.55078125" of arc, respectively,
            making the full range come out to exactly 90 or 360 degrees.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">36<br>
          </td>
          <td style="vertical-align: top;">OPTX<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">37<br>
          </td>
          <td style="vertical-align: top;">PIPAX<br>
          </td>
          <td rowspan="3" style="vertical-align: top;"> "PIPA" stands
            for "Pulsed Integrating Pendulous Accelerometer".&nbsp;
            There are 3 PIPAs mounted on the stable platform of the
            Inertial Management Unit (IMU).&nbsp; Since the PIPAs are
            "integrating", they measure changes in velocity (i.e.,
            "delta-V") rather than acceleration, and the counters PIPAX,
            PIPAY, PIPAZ thus monitor the velocity of the spacecraft (as
            long as gimbal lock has not occurred).&nbsp;
            Savage&amp;Drake quote the units as 5.85 cm./sec or 1
            cm./sec., but do not state the conditions under which the
            two different units are used.<br>
            <br style="color: rgb(0, 153, 0);">
            These counters are incremented or decremented with <span
              style="font-family: monospace;">PINC</span> or <span
              style="font-family: monospace;">MINC</span> <a
              style="color: rgb(0, 153, 0);"
              href="#UnprogrammedSequences">unprogrammed sequences</a>.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">40<br>
          </td>
          <td style="vertical-align: top;">PIPAY<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">41<br>
          </td>
          <td style="vertical-align: top;">PIPAZ<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">42<br>
          </td>
          <td style="vertical-align: top;">Q-RHCCTR<br>
            (RHCP)<br>
            "Pitch"<br>
          </td>
          <td rowspan="3" style="vertical-align: top;">LM only.&nbsp;
            Each of these registers holds a count in 1's-complement
            format, indicating the displacement of the rotational hand
            controller (RHC) in the pitch, yaw, or roll axes.&nbsp; The
            way this is supposed to work is as follows:&nbsp; There is a
            deadband near the detent, where the count is supposed to be
            zero.&nbsp; When outside of the deadband, the counter is
            supposed to continually update to correspond to the angular
            displacement.&nbsp; The count begins to be non-zero after
            the angle has reached about 2°, is calibrated to a count of
            42 at 10° (which is the nominal full-scale position), and
            increases until reaching a mechanical stop at 13°.&nbsp; The
            counts are supposed to update only if the RHC counts are
            enabled (bit 8 of output channel 013 set) and when the count
            is requested (bit 9 of output channel 013 set).&nbsp; In
            other words, the flight software must enable the counters
            and then request new data whenever it wants new data.&nbsp;
            Furthermore, the fact that the RHC is out of detent is
            reported to the CPU by clearing bit 15 of channel 031 to
            zero.<br>
            <br>
            In practice, of course, people will be using 3D joysticks
            intended for games, rather than the actual LM RHC, so
            there's no way the <span style="font-weight: bold;">yaACA</span>
            program that manages all this can enforce these
            angles.&nbsp; So the way it actually works is this:&nbsp; <span
              style="font-weight: bold;">yaACA</span> assumes that the
            usable range in each axis, as reported by the joystick
            driver, is -127 to +127.&nbsp; (Any values outside this
            range are simply forced to be -127 or +127.)&nbsp; A raw
            value of 13 or less appears in the counter register as 0, a
            raw value of 97 appears in the counter register as 42, and
            all other values are scaled linearly from these reference
            points.&nbsp; The formula is Counter = (Raw - 13)/2.&nbsp;
            The maximum possible count is thus 57.&nbsp; For negative
            deflections, of course, the same formula applies but is
            simply negative.&nbsp; This formula is based partially on
            the characteristics of the LM RHC, but is also partially
            based on being able to translate from raw joystick values to
            RHCCTR registers relatively elegantly.<br>
            <br>
            It is, of course, possible to use MINC and PINC commands to
            alter the value of these register, but in the interest of
            reliablity, <span style="font-weight: bold;">yaACA</span>
            reports the count to <span style="font-weight: bold;">yaAGC</span>
            via <a href="developer.html#Fictitious_IO_Channels">fictitious
input






              channels</a>, 0170 (roll) or 0167 (yaw) or 0166
            (pitch).&nbsp; The value in the input channel is a
            1's-complement value in the range -57 to +57, and is placed
            directly in the counter by <span style="font-weight: bold;">yaAGC</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">43<br>
          </td>
          <td style="vertical-align: top;">P-RHCCTR<br>
            (RHCY)<br>
            "Yaw"<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">44<br>
          </td>
          <td style="vertical-align: top;">R-RHCCTR<br>
            (RHCR)<br>
            "Roll"<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">45<br>
          </td>
          <td style="vertical-align: top;">INLINK<br>
          </td>
          <td style="vertical-align: top;">This register is used to
            receive digital uplink data from a ground station.&nbsp;
            After the incoming data word is deposited in the register,
            the UPRUPT interrupt-request is set.&nbsp; Correct data is
            in one of two forms:&nbsp; the value 0 (which the ground
            station may uplink for error-recovery purposes) or the
            triply-redundant bit pattern <span style="font-family:
              monospace;">cccccCCCCCccccc</span>, where <span
              style="font-family: monospace;">CCCCC</span> is meant to
            be the logical complement of <span style="font-family:
              monospace;">ccccc</span> , which is always a DSKY-type
            keycode.&nbsp; Other patterns will be interpreted by the
            flight software as corrupted data.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">46<br>
          </td>
          <td style="vertical-align: top;">RNRAD<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">47<br>
          </td>
          <td style="vertical-align: top;">GYROCTR<br>
            (GYROCMD)<br>
          </td>
          <td style="vertical-align: top;">These registers are used
            during IMU fine alignment to torque the gyro to the the
            precise alignment expected by the AGS.&nbsp; (The tolerance
            of fine alignment is approximately ±80" of arc.)&nbsp;&nbsp;
            This register is written by the flight software with counts
            (in AGC 1's-complement format) that represent the desired
            drive on the currently selected axis.&nbsp; Only one axis
            can be selected at any given time—namely, +X, -X, +Y, -Y,
            +Z, or -Z—using bits 7-9 of output channel 014.&nbsp; Each
            count represents ±0.617981" of arc.&nbsp; Actual torquing of
            the gyro does not begin until bit 10 of output channel 014
            is set.&nbsp; (For completeness, note also that bit 6 of
            channel 014 is supposed to be set at least 20 ms. prior to
            any of the other stuff just mentioned.)<br>
            <br>
            If the torque is supposed to be 1-16383 counts, it should be
            achieved in a single burst.&nbsp; However, if it is greater
            than that, it should be achieved by bursts of 8192 counts
            each, with bursts separated by 30 ms.&nbsp; If you examine
            the <span style="font-weight: bold;">Luminary131</span>
            software, you'll see that it does exactly this.<br>
            <br>
            <span style="color: rgb(0, 0, 0);">Upon detecting a non-zero
              value in the GYROCTR register while the gyro activity bit
              (10) in channel 014 is set, the true AGC would emit a
              stream of electronic pulses at a rate of 3200 pulses per
              second, with a pulse-count equal to the register
              value.&nbsp;</span> <span style="color: rgb(0, 153, 0);"><span
                style="color: rgb(0, 0, 0);"><span style="font-weight:
                  bold;">yaAGC</span> behaves simularly, except that it
                emits</span> <a style="color: rgb(0, 0, 0);"
                href="developer.html#Fictitious_IO_Channels">fictitious
                output channels 0174-0176</a><span style="color: rgb(0,
                0, 0);">, each one of which can contain multiple pulses,
                scheduled to roughly correspond to the 3200 pps.
                timing.&nbsp;</span> As soon as yaAGC has read the
              GYROCTR register, it resets it to zero.&nbsp; I have no
              idea if the actual AGC did this or not.</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">50<br>
          </td>
          <td style="vertical-align: top;">CDUXCMD<br>
          </td>
          <td rowspan="3" style="vertical-align: top;"> These registers
            are used during IMU coarse alignment to drive the IMU stable
            platform to approximately the orientation expected by the
            AGC.&nbsp; (The tolerance of coarse alignment is
            approximately ±1.5°.)&nbsp; These registers are written by
            the flight software with counts (in AGC 1's-complement
            format) that represent the desired drive in each axis.&nbsp;
            Each count represents ±0.04375°.&nbsp; (192 counts represent
            ±8.4 degrees.)&nbsp; The drive sequence does not actually
            commence until the corresponding drive-enable bit is set in
            output channel 14 (octal).&nbsp; Bit 15 (the most
            significant bit) of channel 14 must be set to drive in the X
            axis, bit 14 in the Y axis, and bit 13 in the Z axis.&nbsp;
            <span style="font-weight: bold;">yaAGC</span> does not
            perform this operation instantly, but instead simulates the
            true AGC timing (which emits a burst of 192 count-pulses
            every 600 ms. when active), using the <a style="color:
              rgb(0, 0, 0);"
              href="developer.html#Fictitious_IO_Channels">fictitious
              output channel 0177</a>.&nbsp;&nbsp; Notice that all three
            axes can be slewed simultaneously if multiple drive bits are
            set in channel 014.<br>
            <br>
            <span style="font-weight: bold; color: rgb(0, 153, 0);">yaAGC</span><span
              style="color: rgb(0, 153, 0);">zeroes the CDUxCMD
              registers as soon as it has read them while the
              corresponding drive-bit in channel 014 is set.&nbsp;</span><span
              style="color: rgb(0, 153, 0);">I have no idea if the
              actual AGC behaved this way or not.</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">51<br>
          </td>
          <td style="vertical-align: top;">CDUYCMD<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">52<br>
          </td>
          <td style="vertical-align: top;">CDUZCMD<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">53<br>
          </td>
          <td style="vertical-align: top;">OPTYCMD<br>
          </td>
          <td rowspan="2" style="vertical-align: top;"> <br>
            <br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">54<br>
          </td>
          <td style="vertical-align: top;">OPTXCMD<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">55<br>
          </td>
          <td style="vertical-align: top;">THRUST<br>
          </td>
          <td style="vertical-align: top;">LM only.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">56<br>
          </td>
          <td style="vertical-align: top;">LEMONM<br>
          </td>
          <td style="vertical-align: top;">LM only.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">57<br>
          </td>
          <td style="vertical-align: top;">OUTLINK<br>
          </td>
          <td style="vertical-align: top;">One might suppose that since
            the INLINK register is used for digital uplinks, then the
            OUTLINK register is used for digital downlinks.&nbsp;
            Actually, output channels 013, 034, and 035 are used for
            digital downlinks, and OUTLINK apparently was not used at
            all, at least according to the description of it in <font
              color="#000000"><a
                href="Documents/SymbolicListingInformation.pdf">the
                symbolic information listing document</a> (p. 33).&nbsp;
              That document says<br>
            </font>
            <blockquote><small>Not used. Originally intended for use to
                provide "crosslink" capability for serial binary data to
                cell 0045<sub>8</sub> of another computer ....</small><br>
            </blockquote>
            <font color="#000000">and then proceeds with a lengthy
              explanation of exactly how to use the "unused" register
              that I won't bother to cover here.<br>
            </font> </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">60<br>
          </td>
          <td style="vertical-align: top;">ALTM<br>
          </td>
          <td style="vertical-align: top;">LM only.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Memory_Map" id="Memory_Map"></a>Memory Map</h2>
    The memory map of the AGC is tricky (to say the least!), and it is
    necessarily to thoroughly understand the memory map before code can
    be reasonably written or even understood.&nbsp; Mirko Mattioli
    (thanks Mirko!) has sent us a <a href="MirkoMattioliMemoryMap.pdf">diagram
of






      the structure of the memory map</a>, and it may prove helpful to
    have his diagram at hand whilst reading the following description.<br>
    <br>
    Memory may be categorized in several ways.&nbsp; Firstly, it may be
    read-only ("fixed", in AGC terminology) or it may be read-write
    ("erasable").&nbsp; Both fixed memory and erasable memory were
    implemented using magnetic-core technology, but (obviously) using
    the cores in very different ways.&nbsp; The AGC also had a
    memory-like space called "i/o channels", which could not be used for
    general purposes, but which was used to convey commands or data
    between the CPU and peripheral devices like the DSKY.<br>
    <br>
    Secondly, the memory (but not the i/o channels) can be categorized
    as directly addressable via an address ("unswitched") or as
    addressable only via an address plus a bank number
    ("switched").&nbsp; This situation resulted from the fact that
    10-bit addresses for erasable memory and 12-bit addresses for fixed
    memory were built into the AGC instruction set, but that the actual
    amount of memory required eventually increased far beyond these puny
    limitations, until eventually 16-bit addressability was
    required.&nbsp; With each successive increase in the amount of
    supportable memory, the methods for supporting the additional memory
    became more and more ponderous.&nbsp; The CPU registers EB, FB, and
    BB, and i/o channel 7 (sometimes denoted FEB) were added for no
    other reason than to support memory-bank selection.<br>
    <br>
    With these facts in mind, we note that there are 5 basically
    different types of memory:<br>
    <ul>
      <li>"Unswitched-erasable" memory appears within the address range
        0000-1377 (octal).&nbsp; A 15-bit read-write word appears at
        each of these addresses, and the memory-bank selection registers
        (EB, FB, BB, and FEB) have no effect on them.&nbsp; This area
        includes all of the <a href="#CPU_Architecture_Registers">CPU
          registers</a> discussed earlier.<br>
      </li>
      <li>"Switched-erasable" read-write memory appears within the
        address range 1400-1777 (octal).&nbsp; There are 8 such memory
        banks (designated E0-E7), each containing 400 (octal) 15-bit
        words, and any of these banks can be mapped to the address-range
        1400-1777 by manipulating the bits within register EB (or the
        equivalent bits within the register BB).</li>
      <li>"Common-fixed" read-only memory appears within the address
        range 2000-3777 (octal).&nbsp; There are 36 (decimal) such banks
        (designated 00-43 in octal notation), each containing 2000
        (octal) 15-bit words, and any of the banks can be mapped to the
        address range 2000-3777.&nbsp; Originally, this mapping was
        performed by manipulating 5 bits within the FB register (or the
        equivalent bits within the BB register).&nbsp; However, 5 bits
        are only capable of manipulating 32 banks, and as the amount of
        required read-only&nbsp; memory increased beyond 32 banks, it
        was necessary to add an additional manipulation bit, called the
        "super-bank bit", within i/o channel 7 (FEB).&nbsp; For banks
        00-27, the state of the super-bank bit is irrelevant.&nbsp; But
        banks 30-37 (octal) are selected by setting the super-bank bit
        to 0 and writing 30-37 to the appropriate bits within the FB
        (BB) register.&nbsp; Banks 40-43 (octal), on the other hand, are
        selected by setting the super-bank bit to 1 and writing 30-33
        (octal) into the relevant bits of the FB register.&nbsp; (A
        sharp-eyed reader may notice that the super-bank mechanism
        allows 4 more banks than I've stated, by setting the super-bank
        bit and writing 34-37 into the FB register; however, these extra
        banks, 44-47, were not physically present in the AGC.&nbsp; <span
          style="font-weight: bold;">yaAGC</span> does implement these
        extra banks, but they are filled with the value 0.)<br>
      </li>
      <li>"Fixed-fixed" read-only memory appears within the address
        range 4000-7777 (octal).&nbsp; This memory is directly
        addressable, and requires no manipulation of the bank-selection
        registers (EB, FB, BB, and FEB).</li>
      <li>"I/O-channels" appear within the address range 000-777
        (octal).&nbsp; The fact that the address range overlaps that
        used for unswitched-erasable memory isn't important, since
        instructions requiring memory addresses cannot access
        i/o-channel space, or vice-versa, so there is no potential
        ambiguity between the two types of addresses.&nbsp; The actual
        set of valid addresses within the 000-777 range, and the number
        of bits used at each of these addresses, depends on the actual
        peripherals attached.&nbsp; Therefore, the set of valid
        addresses and the bit-usage varies between the Command Module
        AGC and the Lunar Module AGC, and probably also varies somewhat
        from mission to mission.&nbsp; (I say "probably", because I
        don't actually know if it varied from mission to mission or
        not.)<br>
      </li>
    </ul>
    But wait (you ask), what about the BB register?&nbsp; I say it is
    used for bank selection, but I've not mentioned any functionality
    for it.&nbsp; Well, the BB ("both banks") register combined and
    duplicated the functionality of the EB ("erasable banks") and FB
    ("fixed banks") registers.&nbsp; In other words, if the EB and FB
    registers were completely eliminated, the same bank-selection
    effects could be obtained by working only with the BB
    register.&nbsp; Changes to the BB register are automatically,
    immediately reflected in changes to the EB/FB registers, and
    vice-versa.<br>
    <br>
    As if this scheme is not complicated enough, there is yet another
    complication:&nbsp; Small areas of some of these memory spaces
    overlap, so that there is actually not as much memory present in the
    system as it would seem from the description above.<br>
    <ul>
      <li>Unswitched-erasable memory overlaps with banks E0, E1, and E2
        of switched-erasable memory.&nbsp; Switched-erasable bank E0
        appears at unswitched-erasable address 0000 independently of the
        settings in the EB register, while switched-erasable bank E1
        appears at unswitched-erasable address 0400 (octal), and
        switched-erasable bank E2 appears at unswitched-erasable address
        1000 (octal).&nbsp; If the currently-selected switched-erasable
        bank was E2, for example, the words stored within the address
        range 1000-1377 would be identical to the words stored in the
        range 1400-1777.</li>
      <li>Common-fixed memory overlaps with banks 02 and 03 of
        fixed-fixed memory.&nbsp; Common-fixed bank 02 appears at
        fixed-fixed address 4000 (octal) independently of the settings
        of registers FB/FEB, while common-fixed bank 03 appears at
        fixed-fixed address 6000.</li>
      <li>I/O channels 1 and 2 coincide with the unswitched-erasable
        addresses 1 and 2, or (as implied by the description above) with
        the switched-erasable addressed E0,1 and E0,2.&nbsp; Though
        there may be some documentation that suggests I/O channel 0 was
        mapped to address 0, this was not the case.<br>
      </li>
    </ul>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Interrupt_Processing" id="Interrupt_Processing"></a>Interrupt






      Processing</h2>
    The AGC has 11 interrupt types.&nbsp; Interrupts are triggered by
    external events, but usually not directly so.&nbsp; Various external
    signals affect the counter registers (see <a
      href="#CPU_Architecture_Registers">above</a>), and
    underflow/overflow of certain of these counters then trigger the
    actual interrupts.<br>
    <br>
    An interrupt-vector table appears at address 4000 octal in
    fixed-memory, with table entries spaced at intervals of 4
    words.&nbsp; Each interrupt type vectors to its dedicated address in
    the vector table.<br>
    <br>
    <table summary="" style="text-align: left; margin-left: auto;
      margin-right: auto;" cellspacing="2" cellpadding="2" border="1">
      <tbody>
        <tr>
          <td style="font-weight: bold; text-align: center;
            vertical-align: middle;"> Vector&nbsp; Address&nbsp; (octal)<br>
          </td>
          <td style="font-weight: bold; text-align: center;
            vertical-align: middle;"> Interrupt&nbsp; Name<br>
          </td>
          <td style="font-weight: bold; text-align: center;
            vertical-align: middle;"> Trigger Condition<br>
          </td>
          <td style="font-weight: bold; vertical-align: middle;
            text-align: left;"> Description<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            (boot)<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Power-up or <a href="#UnprogrammedSequences"><span
                style="font-family: monospace;">GOJ</span> signal</a>.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">This is
            where the program begins executing at power-up, and where
            hardware resets cause execution to go.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4004<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            T6RUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Counter-register TIME6 decremented to 0.</td>
          <td style="vertical-align: middle; text-align: left;">The
            digital autopilot (DAP) for controlling thrust times of the
            jets of the reaction control system (RCS).</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4010<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            T5RUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Overflow of counter-timer TIME5.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">Used by
            the autopilot.</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4014<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            T3RUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Overflow of counter-timer TIME3.</td>
          <td style="vertical-align: middle; text-align: left;">Used by
            the task scheduler (WAITLIST).</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4020<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            T4RUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Overflow of counter-timer TIME4.</td>
          <td style="vertical-align: middle; text-align: left;">Used for
            various DSKY-related activities such as monitoring the PRO
            key and updating display data.</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4024<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            KEYRUPT1</td>
          <td style="text-align: center; vertical-align: middle;">
            Keystroke received from DSKY.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">The DSKY
            transmits codes representing keystrokes to the AGC.&nbsp;
            Reception of these codes by the AGC hardware triggers an
            interrupt.<br>
          </td>
        </tr>
        <tr>
          <td rowspan="1" style="text-align: center; vertical-align:
            middle;">4030<br>
          </td>
          <td rowspan="1" style="text-align: center; vertical-align:
            middle;">KEYRUPT2</td>
          <td rowspan="1" style="text-align: center; vertical-align:
            middle;"><span style="color: rgb(0, 0, 0);">Keystroke
              received from secondary DSKY.</span><br>
          </td>
          <td rowspan="1" style="vertical-align: middle; text-align:
            left; color: rgb(0, 0, 0);"> In the CM, there was a second
            DSKY at the navigator's station, used for star-sighting
            data, in conjunction with the Alignment Optical Telescope
            (AOT).&nbsp; There was no 2nd DSKY in the LM, but the
            interrupt was not re-purposed.<br>
          </td>
        </tr>
        <tr>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4034<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            UPRUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Uplink word available in the INLINK register.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">Data
            transmitted from ground-control for the purpose of
            controlling or monitoring the AGC is in the form of a serial
            data stream which is assembled in AGC INLINK
            counter-register.&nbsp; When a word has been assembled in
            this fashion, an interrupt is triggered.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4040<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            DOWNRUPT</td>
          <td style="text-align: center; vertical-align: middle;">The
            downlink shift register is ready for new data (output
            channels 34 &amp; 35).<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">Used for
            telemetry-downlink.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;"> 4044<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> RADAR
            RUPT</td>
          <td style="text-align: center; vertical-align: middle;">
            Automatically generated inside the AGC after a set pulse
            sequence has been sent to the radars.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;">Data
            from the rendezvous radar is assembled similarly to the
            uplink data described above.&nbsp; When a data word is
            complete, an interrupt is triggered.<br>
          </td>
        </tr>
        <tr>
          <td rowspan="1" style="text-align: center; vertical-align:
            middle;">4050<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            RUPT10, aka HANDRUPT<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Selectable from three possible sources:<br>
            Trap 31A, Trap 31B, and Trap 32.<br>
          </td>
          <td style="vertical-align: middle; text-align: left;"> <span
              style="color: rgb(0, 153, 0);"><span style="color: rgb(0,
                0, 0);">Used for the hand controller. Only trap 31A is
                ever used.<br>
                <br>
                Trap 31-A (enabled by resetting CH13 bit 12): Causes a
                RUPT10 when any of CH31 bits 1-6 are set.<br>
                Trap 31-B (enabled by resetting CH13 bit 13): Causes a
                RUPT10 when any of CH31 bits 7-12 are set.<br>
                Trap 32 (enabled by resetting CH13 bit 14): Causes a
                RUPT10 when any of CH32 bits 1-10 are set.<br>
              </span></span></td>
        </tr>
      </tbody>
    </table>
    <br>
    <br>
    There is a master interrupt-enable mask, and when interrupts are
    disabled the interrupt-vectoring described above does not take
    place.&nbsp; Interrupts are globally enabled by the <span
      style="font-family: monospace;">RELINT</span> instruction (see <a
      href="#AGC4_Instruction_Set">below</a>), and are globally disabled
    by the <span style="font-family: monospace;">INHINT</span>
    instruction.<br>
    <br>
    Enabling interrupts globally does not necessarily cause an interrupt
    to immediately occur even if one has been requested.&nbsp; Other
    conditions which defer processing of interrupts include:<br>
    <ul>
      <li>The Extracode flag is set (<a
          href="#Instruction_Representation">see below</a>) — i.e., if a
        two-word instruction has been found, but only the first word of
        it has been read from memory so far.<br>
      </li>
      <li>The registers contain overflow or underflow conditions.&nbsp;
        (Since these are the only 16-bit registers, an interrupt-service
        routine would have no way of preserving the full values of these
        registers if they contained overflow.&nbsp; When there is no
        overflow, the data is effectively 15 bits, and can be saved and
        restored without difficulty from normal 15-bit storage
        locations.)<br>
      </li>
      <li>Following the <span style="font-family: monospace;">INDEX</span>
        instruction.&nbsp;&nbsp; (The AGC actually allowed interrupts
        between an <span style="font-family: monospace;">INDEX</span>
        instruction and the instruction being indexed, and somehow
        employed the hidden register B to avoid problems.&nbsp; However,
        <span style="font-weight: bold;">yaAGC</span> does not have a B
        register, and sidesteps the issue by delaying the interrupt.)</li>
      <li>An interrupt-service routine is already in progress, and not
        yet terminated by a <span style="font-family: monospace;">RESUME</span>
        instruction.</li>
      <li><span style="font-style: italic;">Immediately</span> preceding
        an <span style="font-family: monospace;">INHINT</span>, <span
          style="font-family: monospace;">RELINT</span>, or <span
          style="font-family: monospace;">EXTEND</span> instruction.<br>
      </li>
      <li><span style="text-decoration: line-through;">When the program
          counter is in the range 0-060.&nbsp; (The true AGC did not
          inhibit such interrupts, but at least for the present I am
          doing so.&nbsp; This should not have any perceptible affect
          other than delaying interrupts that occur with Z=0,1,2 for a
          cycle or two.&nbsp; I may relax this restriction later.)</span><br>
      </li>
    </ul>
    When an interrupt request is processed, the following steps are
    taken:<br>
    <ol>
      <li>The current contents of the program counter (Z register) is
        saved into the ZRUPT register.</li>
      <li>The instruction appearing at the memory location pointed to by
        the program counter is saved into the BRUPT register.</li>
      <li>Control passes to the appropriate vector-table location, as
        listed above.</li>
      <li>Execution then continues (with interrupts inhibited) until the
        interrupt-service routine returns using the <span
          style="font-family: monospace;">RESUME</span> instruction.<br>
      </li>
    </ol>
    It should also be pointed out that since an interrupt service
    routine does not preserve the values of any memory locations not
    specifically allocated to it, including the central registers, it is
    necessary for an interrupt-service routine to specifically save all
    registers which it intends to use, and then to restore them before
    returning.&nbsp; The registers ARUPT, LRUPT, QRUPT, and BBRUPT are
    provided for the specific purpose of temporarily storing the A, L,
    Q, and BB registers during interrupt processing.<br>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Instruction_Representation"
        id="Instruction_Representation"></a>Instruction Representation</h2>
    <h3>Assembly-Language Instructions</h3>
    By original design, every instruction in the AGC instruction set
    occupied precisely one word of memory (including operand), and
    consisted of 15 bits as follows:<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-family:
        monospace;">CCC AAA AAA AAA AAA<br>
      </span> </div>
    <br>
    The 3-bit field <span style="font-family: monospace;">CCC</span>
    represents the instruction type (the "code"), while the 12-bits <span
      style="font-family: monospace;">AAAAAAAAAAAA</span> represent a
    memory address.&nbsp; With this simple scheme, there are at most 8
    instruction types, each of which can operate on any memory location
    (assuming that memory consists of 4096 words).&nbsp; However, as the
    number of required instruction types ballooned, more complex
    instruction encoding was introduced, and several different new types
    of encoding appeared.&nbsp; The required memory also ballooned but
    (as described <a href="#Memory_Map">above</a>), the introduction of
    banking allowed continued use of 12-bit addressing in the
    instruction encoding.<br>
    <ul>
      <li>Some of the more-primitive instruction types, such as <span
          style="font-family: monospace;">AD</span> (addition), <span
          style="font-family: monospace;">CA</span> (accumlator load), <span
          style="font-family: monospace;">CCS</span> (compare), and so
        forth, continue to be encoded by the simple 3+12 encoding
        mentioned above.</li>
      <li>Instructions which operate only on erasable memory, and
        therefore can use a truncated 10-bit address space, are encoded
        with a scheme like <span style="font-family: monospace;">CCC
          QQA AAA AAA AAA</span>.&nbsp; Instruction-types in this case
        can thus be encoded in 5 bits, <span style="font-family:
          monospace;">CCCQQ</span>.&nbsp; The bits <span
          style="font-family: monospace;">QQ</span> are referred to as
        "quarter code" or "QC".</li>
      <li>Instructions which operate only i/o channels can use and even
        more truncated 9-bit address space, and are encoded as <span
          style="font-family: monospace;">CCC PPP AAA AAA AAA</span>.&nbsp;
The






        field <span style="font-family: monospace;">PPP</span> is
        referred to as the "peripheral code" or "PC".</li>
      <li>Finally, a fourth bit was made available beyond the 15 within
        the instruction itself by introducing the concept of an
        "extracode".&nbsp; Instructions encoded as described above are
        referred to as <span style="font-style: italic; font-weight:
          bold;">basic instructions</span>.&nbsp; However, the
        instruction called <span style="font-family: monospace;">EXTEND</span>
        was introduced as a kind of escape code, in that any instruction
        immediately following the <span style="font-family: monospace;">EXTEND</span>
        instruction is no longer interpreted by the CPU as being in the
        set of "basic instructions", but instead is taken from a
        completely different set of instructions called <span
          style="font-style: italic; font-weight: bold;">extracodes</span>.&nbsp;
In






        effect, "basic instructions" use one word of memory, while
        "extracodes" use two words of memory.</li>
    </ul>
    It is also worth noting that when an instruction operates on
    double-precision (DP) values, it necessarily addresses a pair of
    words in memory rather than a single memory word.&nbsp; In these
    cases, the address field points to the <span style="font-style:
      italic;">second</span> word of the pair.&nbsp; For example
    consider the "double exchange" instruction <span
      style="font-family: monospace;">DXCH</span>, which has Code=5 (<span
      style="font-family: monospace;">CCC</span>) and QC=1 (<span
      style="font-family: monospace;">QQ</span>).&nbsp; The instruction
    "<span style="font-family: monospace;">DXCH K</span>", where (say) <span
      style="font-family: monospace;">K</span> is the program label
    associated with address 70 octal.&nbsp; This instruction would
    exchange the contents of the A,L register pair with the values
    stored at addresses 70 and 71.&nbsp; The address field <span
      style="font-family: monospace;">AAAAAAAAAA</span> would be encoded
    as 00071 rather than 00070.&nbsp; The instruction itself would be
    encoded as the octal value 52071.&nbsp; This is, of course, handled
    automatically by the assembler and is not usually something of
    direct concern to the programmer.<br>
    <h3>Interpretive Instructions</h3>
    TBD<br>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="AGC4_Instruction_Set" id="AGC4_Instruction_Set"></a>AGC4
Instruction






      Set</h2>
    <h3>AD<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Add" instruction adds
            the contents of a memory location into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">AD K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow depends on the
            result of the operation, and can be positive, negative, or
            none.&nbsp; The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">60000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The accumulator is not
            overflow-corrected prior to the addition.&nbsp; The contents
            of <span style="font-family: monospace;">K</span> are added
            to the accumulator, which retains any overflow that resulted
            from the addition.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K</span> is rewritten
            after its value is written to the accumulator; this means
            that if <span style="font-family: monospace;">K</span> is
            CYR, SR, CYL, or EDOP, then it is re-edited.<br>
            <br>
            Note that the normal result of AGC arithmetic such as
            (+1)+(-1) is -0.<br>
            <br>
            For the special case "<span style="font-family: monospace;">AD






              A</span>", refer instead to the <span style="font-family:
              monospace;">DOUBLE</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>ADS</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Add to Storage"
            instruction adds the accumulator to an erasable-memory
            location (and vice-versa).<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">ADS K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the addition.&nbsp; The Extracode flag
            remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">26000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The contents of the
            accumulator and <span style="font-family: monospace;">K</span>
            are added together, and the result is stored both in the
            accumulator and in <span style="font-family: monospace;">K</span>.&nbsp;
The






            accumulator is neither overflow-corrected prior to the
            addition nor after it.&nbsp; However, the sum is
            overflow-corrected prior to being saved at <span
              style="font-family: monospace;">K</span> if <span
              style="font-family: monospace;">K</span> is a 15-bit
            register.&nbsp; If <span style="font-family: monospace;">K</span>
            is a 16-bit register like L or Q, then the sum is not
            overflow corrected before storage.<br>
            <br>
            Note that the normal result of AGC arithmetic such as
            (+1)+(-1) is -0.<br>
            <br>
            If the destination register is 16-bits (L or Q register),
            then the non-overflow-corrected values added.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>AUG<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Augment" instruction
            increments a positive value in an erasable-memory location
            in-place by +1, or a negative value by -1.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">AUG K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">24000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><span style="color: rgb(0, 0,
              0);">If <span style="font-family: monospace;">K</span> is
              a 16-bit register like A, L, or Q, then arithmetic is
              performed on the full 15-bit value (plus sign).&nbsp;
              Otherwise, only the available 14-bit value (plus sign) is
              used.</span><br style="color: rgb(0, 153, 0);">
            <br>
            If the contents of <span style="font-family: monospace;">K</span>
            before the operation is greater than or equal to +0, it is
            incremented by +1.&nbsp; On the other hand, if it is less
            than or equal to -0, it is decremented.<br>
            <br>
            If <span style="font-family: monospace;">K</span> is one of
            the counter registers which triggers an interrupt upon
            overflow, then an oveflow caused by <span
              style="font-family: monospace;">AUG</span> will trigger
            the interrupt also.&nbsp; These registers include
            TIME3-TIME6.&nbsp; Furthermore, if <span
              style="font-family: monospace;">K</span> is the TIME1
            counter and the <span style="font-family: monospace;">AUG</span>
            causes an overflow, the TIME2 counter will be
            incremented.&nbsp; Some of the counter registers such as
            CDUX-CDUZ are formatted in 2's-complement format, but the <span
              style="font-family: monospace;">AUG</span> instruction is
            insensitive to this distinction and always uses normal
            1's-complement arithmetic.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>BZF</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Branch Zero to Fixed"
            instruction jumps to a memory location in fixed (as opposed
            to erasable) memory if the accumulator is zero.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">BZF K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address
            in fixed memory.&nbsp; (In other words, the two most
            significant bits of address <span style="font-family:
              monospace;">K</span> cannot be 00.)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs) if the
            accumulator is plus zero or minus zero, or 2 MCT (about 23.4
            µs) if the accumulator is non-zero.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is cleared.&nbsp; The Q
            register is unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not affected.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">10000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">If the accumulator is
            non-zero, then control proceeds to the next
            instruction.&nbsp; Only if the accumulator is plus zero or
            minus zero does the branch to address <span
              style="font-family: monospace;">K</span> occur.&nbsp; The
            accumulator (and its stored overflow) are not actually
            modified.<br>
            <br>
            Note that if the accumulator contains overflow, then the
            accumulator is <span style="font-style: italic;">not</span>
            treated as being zero, even if the sign-corrected value
            would be +0 or -0.<br>
            <br>
            This instruction <span style="font-style: italic;">does not</span>
            set up a later return.&nbsp; Use the <span
              style="font-family: monospace;">TC</span> instruction
            instead for that.<br>
            <br>
            <span style="text-decoration: underline;">Indirect
              conditional branch</span>:&nbsp; For an indirect
            conditional branch, it is necessary to combine an <span
              style="font-family: monospace;">INDEX</span> instruction
            with a <span style="font-family: monospace;">BZF</span>
            instruction.&nbsp; Refer to the entry for the <span
              style="font-family: monospace;">INDEX</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>BZMF</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Branch Zero or Minus to
            Fixed" instruction jumps to a memory location in fixed (as
            opposed to erasable) memory if the accumulator is zero or
            negative.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">BZMF K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address
            in fixed memory.&nbsp; (In other words, the two most
            significant bits of address <span style="font-family:
              monospace;">K</span> cannot be 00.)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs) if the
            accumulator is zero or negative, or 2 MCT (about 23.4 µs) if
            the accumulator is positive non-zero.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is cleared.&nbsp; The Q
            register is unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not affected.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">60000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">If the accumulator is
            positive non-zero, then control proceeds to the next
            instruction.&nbsp; Only if the accumulator is plus zero or
            negative does the branch to address <span
              style="font-family: monospace;">K</span> occur.&nbsp; The
            accumulator and its stored oveflow are not actually
            modified.<br>
            <br>
            Note that if the accumulator contains +overflow, then the
            accumulator is <span style="font-style: italic;">not</span>
            treated as being zero, even if the sign-corrected value
            would be +0.&nbsp; If the accumulator contains negative
            overflow, then the value is treated as being negative
            non-zero, so the jump is taken.<br>
            <br>
            This instruction <span style="font-style: italic;">does not</span>
            set up a later return.&nbsp; Use the <span
              style="font-family: monospace;">TC</span> instruction
            instead for that.<br>
            <br>
            <span style="text-decoration: underline;">Indirect
              conditional branch</span>:&nbsp; For an indirect
            conditional branch, it is necessary to combine an <span
              style="font-family: monospace;">INDEX</span> instruction
            with a <span style="font-family: monospace;">BZMF</span>
            instruction.&nbsp; Refer to the entry for the <span
              style="font-family: monospace;">INDEX</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>CA (or CAE or CAF)<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Clear and Add" (or
            "Clear and Add Erasable" or "Clear and Add Fixed")
            instruction moves the contents of a memory location into the
            accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">CA K<br>
            </span> <span style="font-style: italic;">or</span><span
              style="font-family: monospace;"><br>
              CAE K<br>
            </span> <span style="font-style: italic;">or</span><span
              style="font-family: monospace;"><br>
              CAF K<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory
            address.&nbsp; The <span style="font-family: monospace;">CAE</span>
            or <span style="font-family: monospace;">CAF</span>
            variants differ from the generic <span style="font-family:
              monospace;">CA</span>, only in that the assembler is
            supposed to display error messages if <span
              style="font-family: monospace;">K</span> is not in
            erasable or fixed memory, respectively.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared,
            unless <span style="font-family: monospace;">K</span> is
            the accumulator or the Q register.&nbsp; The Extracode flag
            remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">30000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">A side-effect of this
            instruction is that <span style="font-family: monospace;">K</span>
            is rewritten after its value is written to the accumulator;
            this means that if <span style="font-family: monospace;">K</span>
            is CYR, SR, CYL, or EDOP, then it is re-edited.&nbsp; <span
              style="color: rgb(0, 0, 0);"><br>
              <br>
              Note that if the source register contains 16-bits (like
              the L or Q register), then all 16 bits will be transferred
              to the accumulator, and thus the overflow will be
              transferred into A.&nbsp; On the other hand, if the source
              register is 15 bits, then it will be sign-extended to 16
              bits when placed in A.<br>
            </span><br>
            For the special case "<span style="font-family: monospace;">CA






              A</span>", refer instead to the <span style="font-family:
              monospace;">NOOP</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>CCS</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Count, Compare, and
            Skip" instruction stores a variable from erasable memory
            into the accumulator (which is decremented), and then
            performs one of several jumps based on the original value of
            the variable.&nbsp; This is the only "compare" instruction
            in the AGC instruction set.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">CCS K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag
            remains cleared.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The contents of <span
              style="font-family: monospace;">K</span> is edited if <span
              style="font-family: monospace;">K</span> is one of the
            special registers CYR, SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">10000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> The operation of this
            instruction is rather complex:<br>
            <ol>
              <li>The "Diminished ABSolute value" of the contents of
                memory-location <span style="font-family: monospace;">K</span>
                is loaded into the A register.&nbsp; The diminished
                absolute value is defined as DABS(x)=|x|-1 if |x|&gt;1,
                or +0 otherwise.&nbsp;&nbsp; (If <span
                  style="font-family: monospace;">K</span> is a 16-bit
                register like A, L, or Q, then its contents may contain
                + or - overflow; overflow correction is <span
                  style="font-style: italic;">not</span> performed prior
                to the operation.)<br>
              </li>
              <li>After computing the contents of the accumulator, the
                contents of <span style="font-family: monospace;">K</span>
                is "edited", if <span style="font-family: monospace;">K</span>
                is one of the registers CYR, SR, CYL, or EDOP, but is
                otherwise unchanged from its original value.&nbsp;<br>
              </li>
              <li>A jump is performed, depending on the <span
                  style="font-style: italic;">original</span> (unedited)
                contents of <span style="font-family: monospace;">K</span><span
                  style="font-family: monospace;">:</span> If greater
                than +0 or positive overflow exists, execution continues
                at the next instruction after the <span
                  style="font-family: monospace;">CCS</span>.&nbsp; If
                equal to +0, execution continues at the 2<sup>nd</sup>
                instruction after the <span style="font-family:
                  monospace;">CCS</span>.&nbsp; If less than -0 or
                negative overflow exists, execution continues at the 3<sup>rd</sup>
                instruction after the <span style="font-family:
                  monospace;">CCS</span>.&nbsp; If equal to -0,
                execution continues at the 4<sup>th</sup> instruction
                after the <span style="font-family: monospace;">CCS</span>.&nbsp;&nbsp;






                <span style="color: rgb(0, 0, 0);">(If <span
                    style="font-family: monospace;">K</span> is 16 bits,
                  then the original contents may contain + or -
                  overflow; in this case, the value is treated as + or -
                  <span style="font-style: italic;">non-zero</span>,
                  even if the sign-corrected value would have been 0.)</span><br>
              </li>
            </ol>
            A typical use of this instruction would be for loop control,
            with "<span style="font-family: monospace;">CCS A</span>".<br>
            <br>
            Note that the net effect of the way overflow is treated when
            <span style="font-family: monospace;">K</span> is A, L, or Q
            is to allow 16-bit loop counters rather than mere 15-bit
            loop counters.&nbsp; For example, if A contains +1 with
            +overflow, then <span style="font-family: monospace;">CCS A</span>
            will place +0 with +overflow into A, and another <span
              style="font-family: monospace;">CCS A</span> will place
            037777 without overflow into A, and thus no anomaly is seen
            when decrementing from +overflow to no overflow. If <span
              style="font-family: monospace;">K</span> has negative
            overflow going into CCS, the absolute value operation will
            change it into positive overflow. All overflow conditions
            are taken into account before this operation; thus, if a
            given <span style="font-family: monospace;">K</span> has
            negative overflow, the negative branch of CCS is taken.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>COM<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Complement the Contents
            of A" bitwise complements the accumulator<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">COM</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is unaffected.
            The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">40000</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">All 16 bits of the
            accumulator are complemented.&nbsp; Therefore, in addition
            to negating the contents of the register (i.e., converting
            plus to minus and minus to plus), the overflow is preserved,
            but swtiches type (i.e., negative overflow will become
            positive overflow).<br>
            <br>
            This instruction assembles as "<span style="font-family:
              monospace;">CS A</span>".<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>CS<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Clear and Subtract"
            instruction moves the 1's-complement (i.e., the negative) of
            a memory location into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">CS K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared,
            unless <span style="font-family: monospace;">K</span> is
            the accumulator.&nbsp; The Extracode flag remains
            clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">40000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">A side-effect of this
            instruction is that <span style="font-family: monospace;">K</span>
            is rewritten with its original value after the accumulator
            is written; this means that if <span style="font-family:
              monospace;">K</span> is CYR, SR, CYL, or EDOP, then it is
            re-edited.<br>
            <span style="color: rgb(0, 0, 0);"><br>
              Note that if the source register contains 16 bits (the A
              or Q register), then all 16 bits will be complemented and
              transferred to the accumulator, and thus the overflow in
              the source register will be inverted and transferred into
              A.&nbsp; (For example, +overflow in Q will turn into
              -overflow in A.)&nbsp; On the other hand, if the source
              register is 15 bits, then it will be complemented and
              sign-extended to 16 bits when placed in A.<br>
            </span><br>
            For the special case "<span style="font-family: monospace;">CS






              A</span>", refer instead to the <span style="font-family:
              monospace;">COM</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DAS</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Add to Storage"
            instruction does a double-precision (DP) add of the A,L
            register pair to a pair of variables in erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DAS K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp; The location <span
              style="font-family: monospace;">K</span> contains the
            more-significant word of a pair of variables containing a DP
            value, while <span style="font-family: monospace;">K+1</span>
            contains the less-significant word.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done if the <span
              style="font-family: monospace;">K,K+1</span> variable pair
            overlaps the CYR, SR, CYL, and EDOP registers.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">20001 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">A variant on this instruction
            is the case "<span style="font-family: monospace;">DAS A</span>"&nbsp;
Refer






            to the <span style="font-family: monospace;">DDOUBL</span>
            instruction for an explanation of this case.<br>
            <br>
            Prior to the instruction, the A,L register pair and the <span
              style="font-family: monospace;">K,K+1</span> pair each
            contain a double precision (DP) value, with the
            more-significant word first and the less-significant word
            second.&nbsp; <span style="color: rgb(0, 153, 0);"><span
                style="color: rgb(0, 0, 0);">The signs of the contents
                of A and L need not agree, nor need the signs of </span><span
                style="font-family: monospace; color: rgb(0, 0, 0);">K </span><span
                style="color: rgb(0, 0, 0);">and</span> <span
                style="font-family: monospace; color: rgb(0, 0, 0);">K+1</span><span
                style="color: rgb(0, 0, 0);">.&nbsp;</span> (</span><a
              style="color: rgb(0, 153, 0);" href="#Data_Representation">See






              above</a><span style="color: rgb(0, 153, 0);">.)<br>
              <br>
              <span style="color: rgb(0, 0, 0);">16-bit values (the A,
                L, and Q registers) are not overflow-corrected prior to
                the addition.&nbsp; The words of the sum are
                overflow-corrected when saved to 15-bit registers but
                not when saved to 16-bit registers.&nbsp;</span></span><br>
            <br>
            The two DP values are added together, and the result is
            stored back in the <span style="font-family: monospace;">K,K+1</span>
            pair.&nbsp; The signs of the resulting words <span
              style="font-style: italic;">need not</span> agree; the
            sign of the less significant word is the same as the sign
            from an SP addition of the less-significant words.&nbsp; Any
            overflow or underflow from addition of the less-significant
            words rolls over into the addition of the more-significant
            words.<br>
            <br>
            If either of <span style="font-family: monospace;">K</span>
            or <span style="font-family: monospace;">K+1</span> are
            editing registers (CYR, SR, CYL, or EDOP), then the
            appropriate editing occurs when <span style="font-family:
              monospace;">K,K+1</span> are written.<br>
            <br>
            Note that the normal result of AGC arithmetic such as
            (+1)+(-1) is -0.<br>
            <br>
            After the addition, the L register is set to +0, and the A
            register is set to +1, -1, or +0, depending on whether there
            had been positive overflow, negative overflow, or no
            overflow during the addition.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DCA<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Clear and Add"
            instruction moves the contents of a pair of memory locations
            into the A,L register pair.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DCA K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory
            address.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done after the
            operation, if <span style="font-family: monospace;">K,K+1</span>
            coincides with CYR, SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">30001 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The value from <span
              style="font-family: monospace;">K</span> is transferred
            into the accumulator, while the value from <span
              style="font-family: monospace;">K+1</span> is transferred
            into the L register.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K,K+1</span> are rewritten
            after their values are written to the A,L register pair;
            this means that if <span style="font-family: monospace;">K</span>
            or <span style="font-family: monospace;">K+1</span> is CYR,
            SR, CYL, or EDOP, then they are re-edited.&nbsp;&nbsp;<span
              style="color: rgb(0, 153, 0);"><span style="color: rgb(0,
                0, 0);"><br>
                <br>
                The instruction "<span style="font-family: monospace;">DCA






                  L</span>" is an unusual case.&nbsp;&nbsp; Since the
                less-significant word is processed first and then the
                more-significant word, the effect will be to first load
                the L register with the contents of the Q register, and
                then to load the A register with the contents of
                L.&nbsp; In other words, A and L will <span
                  style="font-style: italic;">both</span> be loaded with
                the contents of the 16-bit register Q.<br>
                <br>
              </span></span> On the other hand, the instruction <span
              style="font-family: monospace;">"DCA Q"</span> will cause
            the full 16-bit contents (including overflow) of Q to be
            loaded into A, and the 15-bit contents of EB to be loaded
            into L.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DCOM<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Complement"
            bitwise complements the register pair A,L<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DCOM</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is unaffected.
            The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">40001</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">All 16 bits of the
            accumulator and all 15 bits of the L register are
            complemented.&nbsp; Therefore, in addition to negating the
            DP value (i.e., converting plus to minus and minus to plus),
            the overflow in the accumulator is preserved.<br>
            <br>
            This instruction assembles as "<span style="font-family:
              monospace;">DCS A</span>".<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DCS<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Clear and
            Subtract" instruction moves the 1's-complement (i.e., the
            negative) of the contents of a pair of memory locations into
            the A,L register pair.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DCS K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory
            address.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done after the
            operation, if <span style="font-family: monospace;">K,K+1</span>
            coincides with CYR, SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">40001 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The negative of the value
            from <span style="font-family: monospace;">K</span> is
            transferred into the accumulator, while the negative of the
            value from <span style="font-family: monospace;">K+1</span>
            is transferred into the L register.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K,K+1</span> are rewritten
            after their values are written to the A,L register pair;
            this means that if <span style="font-family: monospace;">K</span>
            or <span style="font-family: monospace;">K+1</span> is CYR,
            SR, CYL, or EDOP, then they are re-edited.<br>
            <br>
            For the special case "<span style="font-family: monospace;">DCS






              A</span>", refer to the <span style="font-family:
              monospace;">DCOM</span> instruction.<span style="color:
              rgb(0, 153, 0);"><span style="color: rgb(0, 0, 0);"><br>
                <br>
                The instruction "<span style="font-family: monospace;">DCS






                  L</span>" is an unusual case.&nbsp;&nbsp; Since the
                less-significant word is processed first and then the
                more-significant word, the effect will be to first load
                the L register with the negative of the contents of the
                16-bit Q register, and then to load the A register with
                the negative of the contents of L.&nbsp; In other words,
                A will be loaded with the contents of Q, and L will be
                loaded with the negative of the contents of Q.<br>
                <br>
                On the other hand, the instruction "<span
                  style="font-family: monospace;">DCS Q</span>" will
                load A with the full 16-bit complement of Q, and will
                load L with the 15-bit complement of EB.</span></span><span
              style="color: rgb(0, 153, 0);"><span style="color: rgb(0,
                0, 0);"><br>
              </span></span></td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DDOUBL<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Precision Double"
            instruction — and yes, that's really what it's called — adds
            the double-precision (DP) value in the A,L register pair to
            itself.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DDOUBL</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation. The Extracode flag remains
            clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">20001</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The A,L register pair is
            treated as a DP value, and is added to itself, returning a
            DP value in the A,L register.<br>
            <br>
            Note that if the accumulator contains overflow prior the
            addition, the accumulator will <span style="font-style:
              italic;">not</span> be overflow-corrected prior to the
            addition, and thus the sign of the resulting sum will not be
            correct.&nbsp; As Blair-Smith and Savage&amp;Drake state,
            the results will be "messy".<br>
            <br>
            Refer to the <span style="font-family: monospace;">DAS</span>
            instruction for a discussion of mismatched signs in the
            less-significant and more-significant words.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DIM<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Diminish" instruction
            decrements a positive non-zero value in an erasable-memory
            location in-place, or increments a negative non-zero value.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DIM K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set as a
            result of the operation.&nbsp; The Extracode flag is
            cleared.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">26000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><span style="color: rgb(0,
              153, 0);"><span style="color: rgb(0, 0, 0);">If <span
                  style="font-family: monospace;">K</span> is a 16-bit
                register like A or Q, then arithmetic is performed on
                the full 15-bit value (plus sign).&nbsp; Otherwise, only
                the available 14-bit value (plus sign) is used.&nbsp;</span></span><br>
            <br>
            If the contents of <span style="font-family: monospace;">K</span>
            before the operation is greater than +0, it is decremented
            by +1.&nbsp; On the other hand, if it is less than&nbsp; -0,
            it is incremented by +1.&nbsp; (For example, 6 would become
            5, or -6 would become -5.)&nbsp; A value of +0 or -0 would
            be unchanged by the operation.&nbsp; Note, by the way, that
            +1 decrements to -0, as is normal for AGC additions.<br>
            <br>
            A sharp-eyed reader may notice that the <span
              style="font-family: monospace;">DIM</span> instruction
            behaves simularly to the <span style="font-family:
              monospace;">DINC</span> <a
              href="assembly_language_manual.html#UnprogrammedSequences">
              unprogrammed sequence</a>, and wonder if it likewise emits
            <span style="font-family: monospace;">POUT</span>, <span
              style="font-family: monospace;">MOUT</span>, and <span
              style="font-family: monospace;">ZOUT</span> output pulses;
            it does <span style="font-style: italic;">not</span> do so.
            Because <span style="font-family: monospace;">ZOUT</span>
            is one of the conditions for T6RUPT to occur, <span
              style="font-family: monospace;">DIM</span> <span
              style="font-family: monospace;">TIME6</span> cannot
            trigger the interrupt.&nbsp; Some of the counter registers
            such as CDUX-CDUZ are formatted in 2's-complement format,
            but the <span style="font-family: monospace;">DIM</span>
            instruction is insensitive to this distinction and always
            uses normal 1's-complement arithmetic.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DOUBLE<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double the Contents of
            A" instruction adds the accumulator to itself.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DOUBLE</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 35.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation. The Extracode flag remains
            clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">60000</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The value in the accumulator
            is added to itself, and then placed back into the
            accumulator.&nbsp; <br>
            <br>
            This instruction assembles as "<code>AD A</code>".<br>
            <br>
            Note that if the accumulator contains overflow prior the
            addition, the accumulator will <span style="font-style:
              italic;">not</span> be overflow-corrected prior to the
            addition, and thus the sign of the resulting sum will not be
            correct.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DTCB<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Transfer Control,
            Switching Both Banks" instruction performs a jump and
            switching both fixed and erasable banks, by simultaneously
            loading the BB and Z registers.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DTCB</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared. The
            Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">52006</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction exchanges
            the contents of A with Z, and the contents of L with
            B.&nbsp; Thus by preloading the A,L register pair, we can
            effectively perform a jump to a different memory bank, and
            switching both fixed and erasable banks, whilst preserving
            the current address and erasable- and fixed-memory banks for
            a later return.<br>
            <br>
            The assembler, <span style="font-weight: bold;">yaYUL</span>,
            provides a pseudo-op <span style="font-family: monospace;">2BCADR</span>
            for the purpose of creating data suitable for preloading
            into A,L.&nbsp; <span style="font-family: mon;"><span
                style="font-style: italic;"><br>
                <br>
              </span></span> This assembles as a <span
              style="font-family: monospace;">DXCH</span> to address
            5.&nbsp; Recall that registers 5 and 6 are the Z and BB
            registers.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DTCF<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Transfer Control,
            Switching F Bank" instruction performs a jump to a different
            fixed memory bank, by simultaneously loading the FB and Z
            registers.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DTCF</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared. The
            Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">52005</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction exchanges
            the contents of A with FB, and the contents of L with
            Z.&nbsp; Thus by preloading the A,L register pair, we can
            effectively perform a jump to a different fixed-memory bank,
            whilst preserving the current address and fixed-memory bank
            for a later return.<br>
            <br>
            The assembler, <span style="font-weight: bold;">yaYUL</span>,
            provides a pseudo-op <span style="font-family: monospace;">2FCADR</span>
            for the purpose of creating data suitable for preloading
            into A,L.<br>
            <br>
            This assembles as a <span style="font-family: monospace;">DXCH</span>
            to address 4.&nbsp; Recall that registers 4 and 5 are the FB
            and Z registers.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DV<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Divide" instruction
            performs a division, giving a remainder and a quotient.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DV K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address,
            and must therefore be in a subrange of erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">6 MCT (about 70.2 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">10000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> The accumulator (and the Q
            register if <span style="font-family: monospace;">K</span>
            is Q) is considered as overflow-corrected during this
            operation.<br>
            <br>
            There are two alternate but equally valid ways of looking at
            this operation.&nbsp;<br>
            <ol>
              <li>The double-precision (DP) contents of the A,L register
                pair (A being the more-significant word and L the
                less-significant word) are divided by the
                single-precision (SP) value in&nbsp; <span
                  style="font-family: monospace;">K</span>, leaving an
                SP quotient in the A register pair, and the
                less-significant word of a DP remainder in the L
                register (the more-significant word of the DP remainder
                being 0).&nbsp; The divisor <span style="font-family:
                  monospace;">K</span> is required to be larger than the
                dividend A,L; this is natural since otherwise the
                quotient would be larger than or equal to 1.0, and could
                not be represented as an AGC SP value (all of which are
                less than 1.0 in magnitude).<br>
              </li>
              <li>Or:&nbsp; The double-length 1's-complement integer in
                the A,L register pair is divided by the 1's-complement
                integer in <span style="font-family: monospace;">K</span>,
                leaving the quotient in A and the remainder in L.&nbsp;
                The integer <span style="font-family: monospace;">K</span>
                is required to be larger than the 1's-complement integer
                in A; this is natural since otherwise the quotient would
                be too large to fit into the A register.<br>
              </li>
            </ol>
            The signs of the dividend words stored in A and L do not
            necessarily agree with each other.&nbsp;<br>
            <br>
            The sign of the quotient (A register) is (as usual,
            according to the rules of arithmetic) positive if the signs
            of the dividend and divisor agree, and is negative if the
            signs of the dividend and divisor differ.&nbsp; The sign of
            the remainder (L register) is the sign of the
            dividend.&nbsp;<br>
            <br>
            Note that the sign of the dividend is the sign of the A
            register prior to the division, unless A is ±0; in that
            case, the sign of the dividend is the sign of the L
            register.&nbsp; For example, suppose that A contains +0 and
            L contains -0; then the overall sign of the dividend is -0.<br>
            <br>
            If the dividend is ±0 but the divisor is non-zero, the L
            register remains unchanged and the A register is assigned 0
            with a sign according to the rules above.<br>
            <br>
            If the divisor is equal to the dividend in magnitude and
            they are nonzero, then the A register will be stored with
            ±37777, while the L register will be stored with the
            dividend.<br>
            <br>
            If both the dividend and the divisor are ±0, the A register
            will be stored with ±37777, and the L register will remain
            unchanged.<br>
            <br>
            If the divisor is less than the dividend in magnitude,
            according to Savage&amp;Drake, "we get total nonsense", and
            there is no warning or indication of the problem; the advice
            given by Savage&amp;Drake is simply to make sure (by
            pre-scaling) that this situation doesn't occur.&nbsp; I
            assume that "getting total nonsense" was accepted for
            pragmatic reasons, and was not seriously intended by the
            designers of the AGC hardware.&nbsp; However, on the grounds
            that <span style="font-weight: bold;">Luminary</span> or <span
              style="font-weight: bold;">Colossus</span> code may have
            relied on this "total nonsense" (as programmers tend to do),
            <span style="font-weight: bold;">yaAGC</span> returns random
            numbers in A and L in this case.<br>
            <br>
            Several numerical examples are given in Smally:<br>
            <table summary="" style="text-align: left; margin-left:
              auto; margin-right: auto;" cellspacing="2" cellpadding="2"
              border="1">
              <tbody>
                <tr>
                  <td colspan="4" rowspan="1" style="vertical-align:
                    top; font-weight: bold; text-align: center;">
                    Considered as Fractional Values (Decimal)<br>
                  </td>
                  <td colspan="5" rowspan="1" style="vertical-align:
                    top; font-weight: bold; text-align: center;">
                    Considered as Integer Values (Octal)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> DP Dividend A,L<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> SP Divisor <span
                      style="font-family: monospace;">K</span><br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> SP Quotient A<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> DP Remainder 0,L<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> Dividend A<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> Dividend L<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> Divisor <span
                      style="font-family: monospace;">K</span><br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> Quotient A<br>
                  </td>
                  <td style="vertical-align: top; font-weight: bold;
                    text-align: center;"> Remainder L<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.4998779334<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.5<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9997558594<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0000000037<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+17777






                    (17777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37777






                    (40000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+20000






                    (20000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37774






                    (37774)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00001






                    (00001)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.4998779334</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.5<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.9997558594</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0000000037</td>
                  <td style="vertical-align: top; text-align: center;">+17777






                    (17777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37777






                    (40000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-20000






                    (57777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37774






                    (40003)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00001






                    (00001)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    -0.4998779334</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.5<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.9997558594</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0000000037</td>
                  <td style="vertical-align: top; text-align: center;">-17777






                    (60000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+20000






                    (20000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37774






                    (40003)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00001






                    (77776)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    -0.4998779334</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.5<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9997558594</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0000000037</td>
                  <td style="vertical-align: top; text-align: center;">-17777






                    (60000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-20000






                    (57777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37774






                    (37774)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00001






                    (77776)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.4999999963<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.5<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9999389648<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0000305139<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+17777






                    (17777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+20000






                    (20000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+17777






                    (17777)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9998779297</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9998779297<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9999389648</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0000610277<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37776






                    (37776)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37776






                    (37776)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37776






                    (37776)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.9999389648</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37777






                    (40000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9999389648</td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.9999389648</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+37777






                    (37777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                </tr>
                <tr>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">
                    -0.9999389648</td>
                  <td style="vertical-align: top; text-align: center;">
                    +0.0<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-00000






                    (77777)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">-37777






                    (40000)<br>
                  </td>
                  <td style="vertical-align: top; text-align: center;">+00000






                    (00000)<br>
                  </td>
                </tr>
              </tbody>
            </table>
            <br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>DXCH</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Double Exchange"
            instruction exchanges the double-precision (DP) value in the
            register-pair A,L with a value stored in the erasable memory
            variable pair <span style="font-family: monospace;">K,K+1</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">DXCH K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag
            remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K,K+1</span> if
            either is CYR, SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">52001 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The accumulator is stored at
            address <span style="font-family: monospace;">K</span>,
            while the value in <span style="font-family: monospace;">K</span>
            is stored into the accumulator.&nbsp; The value from the L
            register is stored into <span style="font-family:
              monospace;">K+1</span>, and vice-versa.&nbsp; If <span
              style="font-family: monospace;">K</span> or <span
              style="font-family: monospace;">K+1</span> is an editing
            register (CYR, SR, CYL, EDOP), then the value from the A or
            L register is edited whilst being stored into <span
              style="font-family: monospace;">K</span> or <span
              style="font-family: monospace;">K+1</span>.<br>
            <br>
            If <span style="font-family: monospace;">K</span> is Q,
            then the full 16-bit values of A and Q are exchanged.&nbsp;
            Otherwise, A is overflow-corrected before being stored in <span
              style="font-family: monospace;">K</span>, and <span
              style="font-family: monospace;">K</span> is sign-extended
            when placed in A.<br>
            <br>
            In the case of the "<span style="font-family: monospace;">DXCH






              L</span>" instruction (in which the source and destination
            ranges overlap, Q&nbsp; (full 16 bits, including overflow)
            goes into A, A&nbsp; goes into L, and L goes into Q.<br>
            <br>
            <span style="font-weight: bold;">Note:</span>&nbsp; The
            final contents of the L register will be overflow-corrected.</td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>EDRUPT<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">For machine checkout only.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">EDRUPT K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top; color: rgb(0, 153, 0);"> <span
              style="font-family: monospace; color: rgb(0, 0, 0);">K</span><span
              style="color: rgb(0, 0, 0);"> is the address of an
              instruction.&nbsp; In assembly, only the lower 9 bits are
              retained, and the upper 3 bits are cleared.&nbsp;</span>
            However, the actual value is irrelevant and is ignored
            during execution.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Extracode flag is
            cleared.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;"><span style="color: rgb(0, 0,
              0);">I presume there is no effect on CYR, SR, CYL, and
              EDOP.</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">07000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> <span style="color: rgb(0,
              0, 0);">This instruction is not listed by
              Savage&amp;Drake.&nbsp;</span> <span style="color: rgb(0,
              153, 0);"><span style="color: rgb(0, 0, 0);">It is listed
                by Blair-Smith, but not explained, other than to say it
                is for "machine checkout only".&nbsp; Note that software
                versions prior to 20050820 incorporated a very different
                conception of the operation of this instruction than
                described below.<br>
                <br>
                Fortunately, I have been able to obtain an explanation
                directly from Hugh Blair-Smith:&nbsp; The <span
                  style="font-family: monospace;">EDRUPT</span>
                instruction is so-called because it was requested by
                programmer Ed Smally, and was used only by him.&nbsp;
                From discussing it with Hugh and from examining the
                instruction's "control pulses", it appears to me that it
                does this:<br>
              </span></span>
            <ul>
              <li>Inhibits interrupts until the next <span
                  style="font-family: monospace;">RESUME</span>
                instruction (as if a hardware interrupt had been
                encountered).</li>
              <li>Loads the Z register into the ZRUPT register.&nbsp;
                (Incidentally, so far I've seen only a single instance
                of this instruction, in Luminary 131, and the return
                address is never used.)</li>
              <li>Takes the next instruction from address 0 (which
                presumably has been pre-loaded with "<span
                  style="font-family: monospace;">TC <span
                    style="font-style: italic;">something</span></span>").<br>
              </li>
            </ul>
            The instruction also shoves a couple of register values onto
            the data bus, but does not save them into memory.&nbsp; The
            AGC Monitor (or equivalent external ground support
            equipment) was able to capture these values, but they were
            irrelevant to normal execution.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>EXTEND</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">Set the Extracode flag, so
            that the <span style="font-style: italic;">next</span>
            instruction encountered is taken from the "extracode"
            instruction set rather than from the "basic" instruction
            set.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">EXTEND</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:<br>
          </td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is set.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00006</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> Sets the Extracode flag, so
            that the next instruction countered will be decoded as an
            "extracode" instruction rather than as a "basic"
            instruction.&nbsp; Since only 3 bits are provided within
            instruction words to indicate the instruction type, and yet
            there are more than 8 instruction types, the "extracode"
            method was provided as a means to have 4 bits available to
            indicate instruction types, and thus to extend the number of
            instruction types which can be represented.<br>
            <br>
            The Extracode flag is automatically reset as soon as the
            next instruction after <span style="font-family:
              monospace;">EXTEND</span> is executed, unless the next
            instruction is an <span style="font-family: monospace;">INDEX</span>
            instruction, in which case the next instruction after the <span
              style="font-family: monospace;">INDEX</span> is also
            treated as extracode.&nbsp;<br>
            <br>
            Interrupts are automatically disabled while the Extracode
            flag is set.&nbsp; Thus, there is no need to fear that an
            interrupt will occur between an <span style="font-family:
              monospace;">EXTEND</span> and the instruction following
            it, and hence that the wrong instruction will be affected by
            the <span style="font-family: monospace;">EXTEND</span>.<br>
            <br>
            The encoding of this instruction is a special case of <span
              style="font-family: monospace;">TC K</span>, in which <span
              style="font-family: monospace;">K</span> is the address
            00006, however the action is completely unlike other <span
              style="font-family: monospace;">TC</span>
            instructions.&nbsp; Note that a normal <span
              style="font-family: monospace;">TC</span> instruction to
            address 00006 can be manufactured by means of
            indexing.&nbsp; For example, suppose that some location <span
              style="font-family: monospace;">K</span> contains the
            numerical value 6.&nbsp; The following sequence of
            instructions<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX K</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace;">TC A</span><br>
            </div>
            ends up executing an instruction numerically encoded as
            00006 octal, just is the <span style="font-family:
              monospace;">EXTEND</span> instruction; however, that
            instruction is treated literally as a <span
              style="font-family: monospace;">TC</span> instruction
            addressing location 00006 rather than as an <span
              style="font-family: monospace;">EXTEND</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>INCR</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Increment" instruction
            increments an erasable-memory location in-place by +1.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">INCR K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not affected
            unless <span style="font-family: monospace;">K</span> is
            the accumulator.&nbsp; The Extracode flag remains
            clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">24000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><span style="color: rgb(0, 0,
              0);">If <span style="font-family: monospace;">K</span> is
              a 16-bit register like A, L, or Q, then
              non-overflow-corrected value is incremented.&nbsp; In
              other words, in A, L, or Q, one can increment 0, 1, ...,
              037777, 040000 (with + overflow), 040001 (with +
              overflow), .... 077777 (with + overflow).&nbsp; For 15-bit
              registers, one can only increment as high as 037777.</span><br
              style="color: rgb(0, 153, 0);">
            <br>
            If <span style="font-family: monospace;">K</span> is one of
            the counter registers which triggers an interrupt upon
            overflow, then an oveflow caused by <span
              style="font-family: monospace;">INCR</span> will trigger
            the interrupt also.&nbsp; These registers include
            TIME3-TIME6.&nbsp; Furthermore, if <span
              style="font-family: monospace;">K</span> is the TIME1
            counter and the <span style="font-family: monospace;">INCR</span>
            causes an overflow, the TIME2 counter will be
            incremented.&nbsp; Some of the counter registers such as
            CDUX-CDUZ are formatted in 2's-complement format, but the <span
              style="font-family: monospace;">INCR</span> instruction is
            insensitive to this distinction and always uses normal
            1's-complement arithmetic.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>INDEX (or NDX)<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Index Next Instruction"
            or "Index Extracode Instruction" instruction causes the next
            instruction to be executed in a modified way from its actual
            representation in memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">INDEX K<br>
            </span> <span style="font-style: italic;">or</span><span
              style="font-family: monospace;"><br>
              NDX K<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit address in
            erasable memory when <span style="font-family: monospace;">INDEX</span>
            is used as a basic instruction, but cannot be equal to
            17octal.&nbsp; It can assemble to a 12-bit memory address
            when <span style="font-family: monospace;">INDEX</span> is
            used as an extracode instruction.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This can be used with as a
            basic instruction (without a preceding <span
              style="font-family: monospace;">EXTEND</span>
            instruction), or as an extracode instruction (with a
            preceding <span style="font-family: monospace;">EXTEND</span>
            instruction).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is not affected.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">50000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> The idea behind this
            instruction is that it simulates an indexed addressing
            mode.&nbsp; The effect is to:<br>
            <ol>
              <li>Retrieve the value stored in <span
                  style="font-family: monospace;">K</span>;</li>
              <li>Add this value to the next instruction following the <span
                  style="font-family: monospace;">INDEX</span>
                instruction before executing it, but without actually
                modifying memory.<br>
              </li>
            </ol>
            This is perhaps best illustrated by an example.&nbsp;
            Suppose that we wanted to form a jump-table, from which
            would could jump to a number of different places in
            memory.&nbsp; The code could look like this:<br>
            <br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; #
                BEFORE EXECUTING THE FOLLOWING CODE,<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; # LOAD 1 INTO
                A TO JUMP TO LOC1, LOAD 2<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; # INTO A TO
                JUMP TO LOC2, AND SO ON.<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; # SIMILARLY,
                LOAD -1 INTO A TO JUMP TO LOC-1.<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; # (RECALL
                ALSO THAT "LOC-1" IS A LEGAL<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; # SYMBOL
                NAME, AND DOES *NOT* MEAN<br>
                &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; # "LOC MINUS 1".)<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                INDEX&nbsp;&nbsp; A</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
TC&nbsp;






                &nbsp;&nbsp;&nbsp; JMPTAB<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ...<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC-2<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC-1<br>
                JMPTAB&nbsp; TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC0<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC1<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC2<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                TCF&nbsp;&nbsp;&nbsp;&nbsp; LOC3<br>
                &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ...<br>
              </span> </div>
            <br>
            For example, if we loaded the value 3 into the accumulator,
            then the "<span style="font-family: monospace;">INDEX A</span>"
            instruction would effectively turn the "<span
              style="font-family: monospace;">TC JMPTAB</span>"
            instruction into "<span style="font-family: monospace;">TC
              JMPTAB +3</span>", which would cause a jump to the "<span
              style="font-family: monospace;">TCF LOC3</span>"
            instruction.&nbsp; But the modification to the "<span
              style="font-family: monospace;">TC JMPTAB</span>"
            instruction caused by <span style="font-family: monospace;">INDEX</span>
            takes place only within the musty recesses of the CPU, and
            not in memory.&nbsp; So the code listed above could be in
            fixed memory, and is <span style="font-style: italic;">not</span>
            self-modifying code.&nbsp;<br>
            <br>
            Note that the usefulness of <span style="font-family:
              monospace;">INDEX</span> is not limited to <span
              style="font-family: monospace;">TC</span> instructions,
            and applies to every instruction type.&nbsp; Indeed, there
            are cases where the indexing operation is used to change the
            instruction type itself rather than just the operand.&nbsp;<br>
            <br>
            If <span style="font-family: monospace;">K</span> is the A,
            L, or Q register (i.e., 16-bit registers), the value is
            overflow-corrected before use (though the register itself is
            not modified).<br>
            <br>
            The <span style="font-family: monospace;">INDEX</span>
            instruction is the only instruction which does not reset the
            extracode flag.&nbsp; The extracode flag, if set by the <span
              style="font-family: monospace;">EXTEND</span> instruction,
            will persist through any number of <span
              style="font-family: monospace;">INDEX</span>
            instructions.&nbsp; This is useful, of course, for indexing
            multi-dimensional objects such as matrices.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K</span> is rewritten
            after its value is interrogated; this means that if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP, then it is re-edited.<br>
            <br>
            It is worth noting that the <span style="font-family:
              monospace;">INDEX</span> instruction is the only case
            where <span style="font-weight: bold;">yaAGC</span>
            intentionally implements functionality significantly
            differently from the true AGC.&nbsp; The true AGC reacts to
            the <span style="font-family: monospace;">INDEX</span>
            instruction by computing the modified following instruction,
            storing it in the hidden CPU register B, advancing the
            program counter past the following instruction, and then
            executing the instruction it finds in the B register; it
            also allows interrupts to occur prior to executing the code
            in the B register.&nbsp; <span style="font-weight: bold;">yaAGC</span>,
            on the other hand, stores the index value itself in a hidden
            CPU register, advances the program counter only to the
            following instruction, and then adds the hidden index value
            to the following instruction when it actually reaches it;
            but it does not allow an interrupt between the <span
              style="font-family: monospace;">INDEX</span> and the
            following instruction.&nbsp; (Anyone who objects to this
            difference is free to send me a patch.)<br>
            <br>
            When the basic form of <span style="font-family:
              monospace;">INDEX</span> is used (i.e., without a
            preceding <span style="font-family: monospace;">EXTEND</span>),
the






            special case of <span style="font-family: monospace;">K</span>
            being address&nbsp; 017 octal is not an <span
              style="font-family: monospace;">INDEX</span> instruction,
            refer instead to the <span style="font-family: monospace;">RESUME</span>
            instruction.&nbsp; The extracode version of <span
              style="font-family: monospace;">INDEX</span>, on the other
            hand, is never treated as <span style="font-family:
              monospace;">RESUME</span>.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <h3>INHINT</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">Disable Interrupts.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">INHINT</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:<br>
          </td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag remains clear.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00004</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> Globally disables
            interrupts.&nbsp; Note that interrupts can be re-enabled
            with the <span style="font-family: monospace;">RELINT</span>
            instruction.<br>
            <br>
            Interrupts are automatically disabled during various
            conditions which prove troublesome, so it is not always
            necessary to explicitly use <span style="font-family:
              monospace;">RELINT</span>.&nbsp; This automatically
            disabling of interrupts is completely different from the
            flag manipulated by the <span style="font-family:
              monospace;">INHINT</span> and <span style="font-family:
              monospace;">RELINT</span> instructions.&nbsp; These
            additional interrupt-inhibiting conditions are described <a
              href="#Interrupt_Processing">above</a>.<br>
            <br>
            The encoding of this instruction is a special case of <span
              style="font-family: monospace;">TC K</span>, in which <span
              style="font-family: monospace;">K</span> is the address
            00004, but the action is completely unlike other <span
              style="font-family: monospace;">TC</span>
            instructions.&nbsp; Note that a normal <span
              style="font-family: monospace;">TC</span> instruction to
            address 00004 can be manufactured by means of
            indexing.&nbsp; For example, suppose that some location <span
              style="font-family: monospace;">K</span> contains the
            numerical value 4.&nbsp; The following sequence of
            instructions<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX K</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace;">TC A</span><br>
            </div>
            ends up executing an instruction numerically encoded as
            00004 octal, just is the <span style="font-family:
              monospace;">INHINT</span> instruction; however, that
            instruction is treated literally as a <span
              style="font-family: monospace;">TC</span> instruction
            addressing location 00004 rather than as an <span
              style="font-family: monospace;">INHINT</span> instruction.
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>LXCH</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Exchange L and <span
              style="font-family: monospace;">K</span>" instruction
            exchanges the value in the L register with a value stored in
            erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">LXCH K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not affected
            unless <span style="font-family: monospace;">K</span> is
            the accumulator, in which case it is cleared.&nbsp; The
            Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">22000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">If <span style="font-family:
              monospace;">K</span> is the accumulator or the Q register,
            then the values will be the full 16 bits of the
            sources.&nbsp; Otherwise, source data from 15-bit locations
            will be sign-extended to 16 bits prior to storage in L, and
            the data from L will be overflow-corrected to 15 bits prior
            to storage in <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>MASK (or MSK)<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Mask A by <span
              style="font-family: monospace;">K</span>" instruction
            logically ANDs the contents of a memory location bitwise
            into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">MASK K<br>
            </span> <span style="font-style: italic;">or</span><span
              style="font-family: monospace;"><br>
              MSK K<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation<span style="color: rgb(0,
              153, 0);">.</span>&nbsp; The Extracode flag remains
            clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">CYR, SR, CYL, or EDOP are
            unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">70000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">If <span style="font-family:
              monospace;">K</span> is a 16-bit register (L or Q), then
            the full 16 bits of <span style="font-family: monospace;">K</span>
            and A are logically anded and stored in the
            accumulator.&nbsp; Otherwise, the source register is 15
            bits, and the accumulator is overflow-adjusted prior to the
            operation.&nbsp; The contents of <span style="font-family:
              monospace;">K</span> (which remains unchanged) are then
            logically ANDed bitwise to the accumulator, and
            sign-extended to 16 bits for storage in the accumulator.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>MP<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Multiply" instruction
            multiplies two single-precision (SP) values to give a
            double-precision (DP) value.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">MP K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">70000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> The accumulator is <span
              style="color: rgb(0, 153, 0);">overflow-adjusted prior to
              the operation</span>.&nbsp; The single-precision (SP)
            contents of <span style="font-family: monospace;">K</span>
            are then multiplied by the SP contents of the accumulator,
            resulting in a double-precision (DP) value whose
            more-significant word is stored into the accumulator and
            whose less-significant word is stored into the L register.<br>
            <br>
            The sign of the resulting DP value is just what would be
            expected (i.e., positive when multiplying two factors with
            the same sign, and negative when multiplying two factors of
            opposite signs).&nbsp; If one of the factors is 0,
            determining the sign of the result (i.e., +0 or -0) is a
            little trickier, and is done according to the following
            rules:<br>
            <ol>
              <li>The result is +0, unless</li>
              <li>The factor in the accumulator had been ±0 and the
                factor in <span style="font-family: monospace;">K</span>
                had been non-zero of the opposite sign, in which case
                the result is -0.<br>
              </li>
            </ol>
            The sign of the value placed in the L register is set to
            agree with the sign of the value placed in the accumulator.<br>
            <br>
            It is important to remember that the AGC's SP and DP values
            represent numbers between (but not including) -1 and
            +1.&nbsp; Therefore, the result of a multiplication is
            always less than either of the factors which are multiplied
            together.&nbsp; While you can work with numbers larger than
            1, such as calculating 2×2, the scaling of the the factors
            and the result must be carefully considered.&nbsp; For
            example, if you wanted to use the <span style="font-family:
              monospace;">MP</span> instruction with A and <span
              style="font-family: monospace;">K</span> each containing
            the octal value 2 (which would really be the SP value 2×2<sup>-14</sup>),
then






            you would indeed find a result of 4, but it would be in L
            register because it would be part of the DP value 4×2<sup>-28</sup>
            rather than just the integer 4.<br>
            <br>
            For the special case "<span style="font-family: monospace;">MP






              A</span>", refer instead to the <span style="font-family:
              monospace;">SQUARE</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>MSU<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Modular Subtract"
            instruction forms a normal signed 1's-complement difference
            from two unsigned 2's-complement values.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">MSU K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit address in
            erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared<span
              style="color: rgb(0, 153, 0);">.</span>&nbsp; The
            Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon output,
            if <span style="font-family: monospace;">K</span> is CYR,
            SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">20000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The contents of <span
              style="font-family: monospace;">K</span> are subtracted
            from the accumulator.&nbsp; Both A and <span
              style="font-family: monospace;">K</span> are assumed to
            contain 2's-complement unsigned values prior to the
            calculation.&nbsp; The result of the subtraction (in the
            accumulator) is converted to a 1's-complement value.&nbsp;
            If <span style="font-family: monospace;">K</span> is the
            16-bit Q register, then 16-bit values are used in the
            calculation; otherwise, the overflow-corrected value from A
            is used, and the result is sign-extended to 16 bit before
            storing it back into A.<br>
            <br>
            The point of this instruction is that the CDU counters (see
            above) monitor gimbal angles in 2's-complement form, yet the
            CPU can only perform general calculations in 1's-complement
            form.&nbsp; This instruction thus provides a way to convert
            differences of gimbal angles to a form in which further
            calculation can be done.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K</span> is rewritten
            (with its original value) after the calculation; this means
            that if <span style="font-family: monospace;">K</span> is
            CYR, SR, CYL, or EDOP, then it is re-edited.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>NOOP<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">No-operation<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">NOOP</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs) if
            executed from erasable memory, 1 MCT (about 11.7 µs) if
            executed from fixed memory.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            unaffected.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">30000</span></span>
            (in erasable memory)<br>
            <span style="font-style: italic;">or</span><br>
            <span style="font-family: monospace;">10000</span> + next
            instruction address (in fixed memory)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction takes time
            to execute, but has no other effect.&nbsp; The instruction
            is assembled differently, depending on whether it is found
            in erasable memory or in fixed memory.&nbsp; In erasable
            memory, it assembles as "<span style="font-family:
              monospace;">CA A</span>" (i.e, as "load the accumulator
            with itself"), while in fixed memory it assembles as a jump
            (<span style="font-family: monospace;">TCF</span>) to the
            next instruction.&nbsp; The latter method is apparently
            considered preferable, because it requires less CPU cycles,
            but cannot be used in erasable memory because the <span
              style="font-family: monospace;">TCF</span> instruction can
            only target locations in fixed memory.&nbsp; Of course, "<span
              style="font-family: monospace;">CA A</span>" could still
            be used in fixed memory by coding it directly rather than
            using the generic <span style="font-family: monospace;">NOOP</span>
            instruction.&nbsp; (Of course, these issues really relate to
            the assembler, <span style="font-weight: bold;">yaYUL</span>,
            rather than the CPU, since the CPU will execute whatever
            instructions you throw at it.)<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>OVSK<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Overflow Skip"
            instruction skips the next instruction if the accumulator
            contains overflow.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">OVSK</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not changed.
            The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">54000</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction simply
            proceeds as normal to the next instruction if the
            accumulator contains no overflow, but skips the next
            instruction and goes to the instruction after that if the
            accumulator does contain overflow.&nbsp; The accumulator
            itself is unchanged.<br>
            <br>
            This instruction is encoded as "<span style="font-family:
              monospace;">TS A</span>".<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>QXCH</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Exchange Q and <span
              style="font-family: monospace;">K</span>" instruction
            exchanges the value in the Q register with a value stored in
            erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">QXCH K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit address in
            erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not affected
            unless <span style="font-family: monospace;">K</span> is
            the accumulator.&nbsp; The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">22000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">If <span style="font-family:
              monospace;">K</span> is the accumulator or L register,
            then the full 16-bit values of A and Q are swapped.&nbsp;
            Otherwise, the overflow-corrected value of Q is stored into
            <span style="font-family: monospace;">K</span>, and the
            contents of <span style="font-family: monospace;">K</span>
            are sign-extended to 16 bits before storage in Q.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>RAND<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Read and Mask"
            instruction logically bitwise ANDs the contents of an i/o
            channel into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">RAND KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">02000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.<br>
            <br>
            If the source is the 16-bit L or Q register, then the full
            16-bit value is logically ANDed with A.&nbsp; Otherwise, the
            15-bit source is logically ANDed with the overflow-corrected
            accumulator, and the result is sign-extended to 16 bits
            before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>READ<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Read Channel <span
              style="font-family: monospace;">KC</span>" instruction
            moves the contents of an i/o channel into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">READ KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a href="#io_channels">i/o channels</a>.&nbsp; If
            the source is the 16-bit Q register, then the full 16-bit
            value is moved into A.&nbsp; Otherwise, the 15-bit source is
            sign-extended to 16 bits before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>RELINT</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">Enable Interrupts.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">RELINT</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:<br>
          </td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag remains clear.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00003</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> Enables interrupts.&nbsp;
            Note that interrupts can be <span style="font-style:
              italic;">dis</span>abled with the <span
              style="font-family: monospace;">INHINT</span> instruction.<br>
            <br>
            The encoding of this instruction is a special case of <span
              style="font-family: monospace;">TC K</span>, in which <span
              style="font-family: monospace;">K</span> is the address
            00003, but the action is completely unlike other <span
              style="font-family: monospace;">TC</span>
            instructions.&nbsp; Note that a normal <span
              style="font-family: monospace;">TC</span> instruction to
            address 00003 can be manufactured by means of
            indexing.&nbsp; For example, suppose that some location <span
              style="font-family: monospace;">K</span> contains the
            numerical value 3.&nbsp; The following sequence of
            instructions<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX K</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace;">TC A</span><br>
            </div>
            ends up executing an instruction numerically encoded as
            00003 octal, just is the <span style="font-family:
              monospace;">RELINT</span> instruction; however, that
            instruction is treated literally as a <span
              style="font-family: monospace;">TC</span> instruction
            addressing location 00003 rather than as an <span
              style="font-family: monospace;">RELINT</span> instruction.
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>RESUME</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">Resume Interrupted Program.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">RESUME</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:<br>
          </td>
          <td style="vertical-align: top;">This is a basic instruction,
            and therefore cannot be preceded by <span
              style="font-family: monospace;">EXTEND</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is cleared.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">50017</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> This instruction is used to
            return from an interrupt-service routine.&nbsp; Interrupt
            vectoring automatically copies the contents of the current
            instruction pointer (Z register) into the ZRUPT register and
            copies the contents of the memory location pointed to by the
            Z register (in other words, the value of the current
            instruction) into the BRUPT register.&nbsp; Thus, in order
            to resume after interrupt, the <span style="font-family:
              monospace;">RESUME</span> instruction copies the ZRUPT
            register back to the Z register and then causes the
            instruction stored in the BRUPT register to be executed <span
              style="font-style: italic;">as if</span> it were stored in
            memory at the location pointed to by Z.<br>
            <br>
            This oddity of executing the instruction stored in the BRUPT
            allows the programmer to execute an arbitrary instruction
            upon return from interrupt, rather than executing the
            instruction originally appearing in the program flow.&nbsp;
            <span style="font-style: italic;">Obviously, you never want
              to do this</span>.&nbsp; While theoretically providing
            this capability, the BRUPT register actually exists for the
            purpose of holding instructions which have been altered by a
            preceding <span style="font-family: monospace;">INDEX</span>
            instruction, but which have not yet been executed when the
            interrupt vectoring occurs.&nbsp; This was necessary in the
            true AGC, because the AGC allowed interrupts to occur
            between an <span style="font-family: monospace;">INDEX</span>
            instruction and the instruction affected by the <span
              style="font-family: monospace;">INDEX</span> instruction,
            and thus it was necessary to stored the indexed instruction
            somehow, so that it could be executed when normal operation
            resumed after the interrupt.&nbsp; <span
              style="font-weight: bold;">yaAGC</span> does not allow
            interrupts following an <span style="font-family:
              monospace;">INDEX</span> instruction, and conflicts
            between <span style="font-family: monospace;">INDEX</span>
            and the interrupt system do not arise in <span
              style="font-weight: bold;">yaAGC</span>.&nbsp; However,
            the BRUPT register continues to be supported by <span
              style="font-weight: bold;">yaAGC</span>.<br>
            <br>
            The <span style="font-family: monospace;">RESUME</span>
            instruction is a special case of <span style="font-family:
              monospace;">INDEX</span>, in which <span
              style="font-family: monospace;">K</span> is the address
            00017, but the action is completely unlike other <span
              style="font-family: monospace;">INDEX</span>
            instructions.&nbsp; (The logic of using address 00017, by
            the way, is that address 00017 is the BRUPT register; see
            above.)&nbsp; Note that a normal <span style="font-family:
              monospace;">INDEX</span> instruction to address 00017 can
            itself be manufactured by means of indexing.&nbsp; For
            example, suppose that some location <span
              style="font-family: monospace;">K1</span> contains the
            numerical value 00000 and&nbsp; <span style="font-family:
              monospace;">K2</span> is the address 00017 octal.&nbsp;
            The instruction sequence<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX K2</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace; font-style: italic;">Some






                instruction</span><br>
            </div>
            would not index the final instruction as shown, because "<span
              style="font-family: monospace;">INDEX K2</span>" would be
            interpreted as <span style="font-family: monospace;">RESUME</span>
            rather than as an <span style="font-family: monospace;">INDEX</span>
            instruction.&nbsp; However, the sequence of instructions<br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX K1</span><br style="font-family:
                monospace;">
              <span style="font-family: monospace;">INDEX K2<br>
                <span style="font-style: italic;">Some instruction</span><br>
              </span> </div>
            converts "<span style="font-family: monospace;">INDEX K2</span>"
            into a literal <span style="font-family: monospace;">INDEX</span>
            instruction rather than allowing it to be reinterpreted as <span
              style="font-family: monospace;">RESUME</span>, and thus
            does index the final instruction.&nbsp; On the other hand,
            and probably more logically, the first code sequence shown
            would have worked to index the instruction if preceded by an
            <span style="font-family: monospace;">EXTEND</span>
            instruction, since <span style="font-family: monospace;">RESUME</span>
            is a basic instruction and not an extracode instruction.<br>
            <br>
            Note that any useful interrupt service routine would modify
            the A register (and probably the L, Q, and BB
            registers).&nbsp; Registers called ARUPT, LRUPT, QRUPT, and
            BBRUPT are dedicated to holding register values during the
            interrupt service routine, yet the act of vectoring to the
            interrupt <span style="font-style: italic;">does not</span>
            automatically A, L, Q, and BB to ARUPT, LRUPT, QRUPT, and
            BBRUPT.&nbsp; <span style="font-style: italic;">Nor does
              the RESUME instruction restore A, L, Q, and BB from ARUPT,
              LRUPT, QRUPT, and BBRUPT</span>.&nbsp; Consequently, most
            useful interrupt service routines will need to begin by
            saving A, L, Q, and BB, and will need to end by restoring
            them prior to the <span style="font-family: monospace;">RESUME</span>
            instruction.<br>
            <br>
            Interrupts are disabled during execution of an interrupt
            service routine, independently of the use of the <span
              style="font-family: monospace;">INHINT</span> and <span
              style="font-family: monospace;">RELINT</span>
            instructions.&nbsp; Interrupts are re-enabled (if not
            previously disabled by <span style="font-family:
              monospace;">INHINT</span>) when the <span
              style="font-family: monospace;">RESUME</span> instruction
            is executed.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>RETURN</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Return from Subroutine"
            instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">RETURN<br>
            </span> or<span style="font-family: monospace;"><br>
            </span> <span style="font-family: monospace;"><span
                style="font-family: monospace;">TC Q</span><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">None<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is not affected (but is
            clear).&nbsp; The Q register is loaded with 00003 (octal).<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00002</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction is the same
            as all other <span style="font-family: monospace;">TC</span>
            instructions. It makes use of an indirect jump through
            register Q. (see below). This works because the TC
            instruction reads the instruction at its target address <i>before</i>
            updating Q.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>ROR<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Read and Superimpose"
            instruction logically bitwise ORs the contents of an i/o
            channel into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">ROR KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">04000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.&nbsp; One unobvious use of this instruction
            is to overcome the lack of a logical-OR instruction with a
            memory operand, by recalling that the L and Q registers are
            duplicated into i/o-channel space.<br>
            <br>
            If the source is the 16-bit Q register, then the full 16-bit
            value is logically ORed with A.&nbsp; Otherwise, the 15-bit
            source is logically ORed with the overflow-corrected
            accumulator, and the result is sign-extended to 16 bits
            before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>RXOR<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Read and Invert"
            instruction logically bitwise exclusive-ORs the contents of
            an i/o channel into the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">RXOR KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">06000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.&nbsp; One unobvious use of this instruction
            is to overcome the lack of a logical-XOR instruction with a
            memory operand, by recalling that the L and Q registers are
            duplicated into i/o-channel space.<br>
            <br>
            If the source is the 16-bit Q register, then the full 16-bit
            value is logically exclusive-ORed with A.&nbsp; Otherwise,
            the 15-bit source is logically exclusive-ORed with the
            overflow-corrected accumulator, and the result is
            sign-extended to 16 bits before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>SQUARE<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">"Square the Contents of A"<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">SQUARE</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">3 MCT (about 35.1 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared (but
            see notes). The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">70000</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The accumulator is multiplied
            by itself, and the result stored back into the accumulator
            (more-significant word) and the L register (less-significant
            word).<br>
            <br>
            Both Blair-Smith and Savage&amp;Drake state that the results
            are "messy" if the accumulator contains positive or negative
            overflow prior to the operation.<br>
            <br>
            This instruction assembles as "<span style="font-family:
              monospace;">MP A</span>".<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>SU<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Subtract" instruction
            subtracts a memory value from the accumulator.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">SU K</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit address in
            erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set on the
            basis of the output of the calculation.&nbsp; The Extracode
            flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon output,
            if <span style="font-family: monospace;">K</span> is CYR,
            SR, CYL, or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">60000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The contents of <span
              style="font-family: monospace;">K</span> are subtracted
            from the accumulator, which is <span style="font-style:
              italic;">not</span> overflow-corrected in advance of the
            calculation.&nbsp; If <span style="font-family: monospace;">K</span>
            is the 16-bit L or Q register, then the full 16-bit
            non-overflow-corrected value of <span style="font-family:
              monospace;">K</span> is used in the calculation.&nbsp;
            Otherwise, <span style="font-family: monospace;">K</span>
            is sign-extended to 16 bits before the calculation.<br>
            <br>
            Note that the normal result of AGC arithmetic such as 1-1 is
            -0.<br>
            <br>
            A side-effect of this instruction is that <span
              style="font-family: monospace;">K</span> is rewritten
            (with its original value) after the calculation; this means
            that if <span style="font-family: monospace;">K</span> is
            CYR, SR, CYL, or EDOP, then it is re-edited.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>TC (or TCR)</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Transfer Control" (or
            "Transfer Control setting up a Return") instruction calls a
            subroutine, first preparing for a later return to the
            instruction following the <span style="font-family:
              monospace;">TC</span> instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">TC K<br>
            </span> <span style="font-style: italic;">or</span><span
              style="font-family: monospace;"><br>
            </span> <span style="font-family: monospace;">TCR K</span>&nbsp;</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of the start of the
            subroutine.&nbsp; It must assemble to a 12-bit memory
            address, other than 2, 3, 4, or 6.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is clear after the
            instruction.&nbsp; The Q register is set up with the address
            following the instruction.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><span style="text-decoration:
              underline;">Nesting of subroutine calls</span>:&nbsp; The
            AGC is not stack-based, and does not automatically support
            nesting of subroutines.&nbsp; Only one level of
            subroutine-calls is supported directly by the CPU.&nbsp;
            Thus, each use of a <span style="font-family: monospace;">TC</span>
            instruction destroys the subroutine-return which has been
            set up by prior <span style="font-family: monospace;">TC</span>
            instructions.&nbsp; If additional levels are required, the
            program must specifically allocate storage and save/restore
            the subroutine-return information (from/to the Q register).<br>
            <br>
            <span style="text-decoration: underline;">Indirect jumps</span>:&nbsp;
The






            <span style="font-family: monospace;">TC</span> instruction
            may also be used to accomplish an indirect jump (i.e., a
            jump to a computed rather than a hard-coded address) by
            first loading the A register with the desired 12-bit
            address, and then using the instruction <span
              style="font-family: monospace;">TC A</span>.&nbsp; Note,
            though, that this will be an indirect <span
              style="font-style: italic;">jump</span> to the address,
            rather than an indirect <span style="font-style: italic;">call</span>
            to the address.<br>
            <br>
            The reason the latter trick works is a side-effect of the
            fact that the instruction <span style="font-family:
              monospace;">TC K</span> assembles to the octal value <span
              style="font-family: monospace;">K</span>.&nbsp; When an
            instruction like <span style="font-family: monospace;">TC A</span>
            is executed, the CPU does not actually load the program
            counter with the contents of the A register, as we might
            suppose.&nbsp; Instead, it literally calls the subroutine at
            memory location 0 (since the A register has address 0), and
            what it finds at address 0 is coincidentally another <span
              style="font-family: monospace;">TC</span>
            instruction.&nbsp; A return from the subroutine is not
            correctly set up in this case because the return which is
            set up is for the <span style="font-family: monospace;">TC</span>
            instruction at address 0, rather than for the <span
              style="font-family: monospace;">TC A</span> instruction
            that started the chain of events.&nbsp; Thus, the Q register
            will contain a value of 1.&nbsp; Incidentally, it should
            also be obvious that <span style="font-family: monospace;">TC






              A</span> will require 2 MCT of CPU time instead of the 1
            MCT quoted earlier, since it actually results in <span
              style="font-style: italic;">two</span> <span
              style="font-family: monospace;">TC</span> instructions
            being executed.<br>
            <br>
            A similar but subtly different effect occurs when using the
            "<span style="font-family: monospace;">TC Q</span>"
            instruction to return from a subroutine.&nbsp; Refer to the
            <span style="font-family: monospace;">RETURN</span>
            instruction for full details.<br>
            <br>
            <span style="text-decoration: underline;">Indirect calls</span>:&nbsp;
For






            an indirect call, it is necessary to combine an <span
              style="font-family: monospace;">INDEX</span> instruction
            with a <span style="font-family: monospace;">TC</span>
            instruction.&nbsp; Refer to the entry for the <span
              style="font-family: monospace;">INDEX</span> instruction.<br>
            <br>
            The <span style="font-family: monospace;">XXALQ</span>, <span
              style="font-family: monospace;">XLQ</span>, <span
              style="font-family: monospace;">RETURN</span>, <span
              style="font-family: monospace;">INHINT</span>,&nbsp; <span
              style="font-family: monospace;">RELINT</span>, and <span
              style="font-family: monospace;">EXTEND</span> instructions
            are encoded as <span style="font-family: monospace;">TC</span>,
            for <span style="font-family: monospace;">K</span>=0, 1, 2,
            3, 4, or 6, respectively.&nbsp; The <span
              style="font-family: monospace;">XXALQ</span> and <span
              style="font-family: monospace;">XLQ</span> instructions
            really behave exactly as you'd expect from the descriptions
            I've given of the <span style="font-family: monospace;">TC</span>
            instruction, whereas <span style="font-family: monospace;">RETURN</span>
            has slightly different functionality than other <span
              style="font-family: monospace;">TC</span> instructions,
            and <span style="font-family: monospace;">INHINT</span>, <span
              style="font-family: monospace;">RELINT</span>, and <span
              style="font-family: monospace;">EXTEND</span> are
            completely different from other <span style="font-family:
              monospace;">TC</span> instructions.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>TCAA<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">"Transfer Control to Address
            in A"<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">TCAA</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is cleared. The
            Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">54005</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The low-order 12 bits of the
            accumulator are placed into the Z register (causing a
            jump).&nbsp; If positive overflow existed, then the
            accumulator is loaded with the value +1, and if there had
            been negative overflow, the accumulator is loaded with the
            value -1.&nbsp; The accumulator is unchanged if there had
            been no overflow.<br>
            <br>
            This instruction is encoded as "<span style="font-family:
              monospace;">TS Z</span>".<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>TCF</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Transfer Control to
            Fixed" instruction jumps to a memory location in fixed (as
            opposed to erasable) memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">TCF K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 12-bit memory address
            in fixed memory.&nbsp; (In other words, the two most
            significant bits of address <span style="font-family:
              monospace;">K</span> cannot be 00.)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag remains clear.&nbsp; The
            Q register is unaffected<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not affected.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">10000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This instruction <span
              style="font-style: italic;">does not</span> set up a later
            return.&nbsp; Use the <span style="font-family: monospace;">TC</span>
            instruction instead for that.<br>
            <br>
            <span style="text-decoration: underline;">Indirect jumps</span>:&nbsp;
For






            an indirect jump, it is necessary to combine an <span
              style="font-family: monospace;">INDEX</span> instruction
            with a <span style="font-family: monospace;">TCF</span>
            instruction.&nbsp; Refer to the entry for the <span
              style="font-family: monospace;">INDEX</span> instruction.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>TS</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Transfer to Storage"
            instruction copies the accumulator into memory ... and so
            much more.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">TS K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory, but not 0 (the accumulator).&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is
            cleared.&nbsp; The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span> if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">54000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> The special case "<span
              style="font-family: monospace;">TS A</span>" acts somewhat
            differently; refer to the <span style="font-family:
              monospace;">OVSK</span> instruction instead.<br>
            <br>
            The value of the accumulator (overflow-corrected if <span
              style="font-family: monospace;">K</span> is not the 16-bit
            L or Q register) is copied into <span style="font-family:
              monospace;">K</span>, at the same time being edited if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.<br>
            <br>
            The action of the <span style="font-family: monospace;">TS</span>
            instruction differs, depending on whether or not the
            accumulator had originally contained overflow:<br>
            <ul>
              <li>If the contents of the accumulator contained overflow,
                then load the accumulator with +1 or -1, depending on
                whether the overflow had been positive or negative,
                respectively.&nbsp; Also, skip over the next
                instruction.&nbsp; (In other words, the program counter
                is incremented by 2 rather than by the normal 1.)<br>
              </li>
              <li>If, on the other hand, the contents of the accumulator
                had no overflow, retain the contents of the accumulator
                unchanged and continue to the next instruction.<br>
              </li>
            </ul>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>WAND<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Write and Mask"
            instruction bitwise logically-ANDs the contents of the
            accumulator into an i/o channel, and vice-versa.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">WAND KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">03000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.&nbsp; The bitwise logical-AND of the
            accumulator and the i/o channel is copied into both the
            accumulator and the i/o channel.<br>
            <br>
            If the destination is the 16-bit Q register, then the full
            16-bit value is logically ANDed with A and stored at both A
            and <span style="font-family: monospace;">K</span>.&nbsp;
            Otherwise, the 15-bit destination is logically ANDed with
            the overflow-corrected accumulator and stored to <span
              style="font-family: monospace;">K</span>, and the result
            is sign-extended to 16 bits before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>WOR<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Write and Superimpose"
            instruction bitwise logically-ORs the contents of the
            accumulator into an i/o channel, and vice-versa.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">WOR KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">05000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.&nbsp; The bitwise logical-OR of the
            accumulator and the i/o channel is copied into both the
            accumulator and the i/o channel.&nbsp; One unobvious use of
            this instruction is to overcome the lack of a logical-OR
            instruction with a memory operand, by recalling that the L
            and Q registers are duplicated into i/o-channel space.<br>
            <br>
            If the destination is the 16-bit Q register, then the full
            16-bit value is logically ORed with A and stored at both A
            and <span style="font-family: monospace;">K</span>.&nbsp;
            Otherwise, the 15-bit destination is logically ORed with the
            overflow-corrected accumulator and stored to <span
              style="font-family: monospace;">K</span>, and the result
            is sign-extended to 16 bits before storage in A.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>WRITE<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Write Channel <span
              style="font-family: monospace;">KC</span>" instruction
            moves the contents of the accumulator into an i/o channel.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">WRITE KC</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">KC</span> is an i/o-channel location.&nbsp; It
            must assemble to a 9-bit address.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag is
            cleared<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unchanged.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">01000 + KC</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">Refer to the list of
            available <a
              href="assembly_language_manual.html#io_channels">i/o
              channels</a>.<br>
            <br>
            If the destination is the 16-bit Q register, then the full
            16-bit value of A is stored into <span style="font-family:
              monospace;">K</span>.&nbsp; Otherwise, the value is
            overflow-corrected before storage.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>XCH</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Exchange A and <span
              style="font-family: monospace;">K</span>" instruction
            exchanges the value in the A register with a value stored in
            erasable memory.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">XCH K</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">K</span> is the label of a memory
            location.&nbsp; It must assemble to a 10-bit memory address
            in erasable memory.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is set according
            to the result of the operation.&nbsp; The Extracode flag
            remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">Editing is done upon writing
            to <span style="font-family: monospace;">K</span>, if <span
              style="font-family: monospace;">K</span> is CYR, SR, CYL,
            or EDOP.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">56000 + K</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">The accumulator is stored at
            address <span style="font-family: monospace;">K</span>,
            while the value in <span style="font-family: monospace;">K</span>
            is stored into the accumulator.&nbsp; If K is the 16-bit L
            or Q register (or the 16-bit A register), then the full
            contents of the registers (including overflow) are
            exchanged; otherwise, the value of A is overflow-corrected
            before being stored in <span style="font-family:
              monospace;">K</span>, and the value of <span
              style="font-family: monospace;">K</span> is sign-extended
            to 16 bits before being stored in A.&nbsp; If <span
              style="font-family: monospace;">K</span> is an editing
            register (CYR, SR, CYL, EDOP), then the value from the
            accumulator is edited whilst being stored into <span
              style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>XLQ</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Execute Using L and Q"
            instruction is another name for "<span style="font-family:
              monospace;">TC L</span>".<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">XLQ</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">None<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is not affected (but is
            clear).&nbsp; The Q register is set up with the address
            following the instruction (but see the notes).<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00001</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> This instruction is
            identical to "<span style="font-family: monospace;">TC L</span>"
            (see above), but has been given a different name on the
            suppostition that the programmer might like to use it to
            execute a single basic (i.e., non-extracode) instruction
            chosen at runtime, without otherwise interrupting program
            flow.&nbsp; The way this would be done is to:<br>
            <ol>
              <li>Place the desired basic instruction into the L
                register (address 00001 octal).</li>
              <li>Use the <span style="font-family: monospace;">XLQ</span>
                instruction, which will jump to address 00001 (octal)
                after automatically loading a return address into the Q
                register.&nbsp; Thus, the CPU will subsequently execute
                the basic instruction at 00001, and then will return (as
                if from a subroutine) because of the <span
                  style="font-family: monospace;">TC</span> instruction
                it finds in the Q register at address 00002.&nbsp;<br>
              </li>
              <li>If this complete sequence occurs as described, the Q
                register will be left containing the value 00003, as is
                typical for subroutine returns.<br>
              </li>
            </ol>
            Apollo documentation like Blair-Smith or Savage&amp;Drake
            quote the timing of this instruction as 2 MCT, by lumping
            together the timing of the <span style="font-family:
              monospace;">XLQ</span> and the terminating <span
              style="font-family: monospace;">TC</span> instruction (at
            address 00002), but obviously the timing of the instruction
            differs in no way from any other <span style="font-family:
              monospace;">TC</span> instruction.<br>
            <br>
            Blair-Smith implies that the following sequence is preferred
            to <span style="font-family: monospace;">XLQ</span> in most
            cases:<br>
            <br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">INDEX&nbsp;&nbsp; L<br>
                OCT&nbsp;&nbsp;&nbsp;&nbsp; 0<br>
              </span> </div>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>XXALQ</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Execute Extracode Using
            A, L, and Q" instruction is another name for "<span
              style="font-family: monospace;">TC A</span>".<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">XXALQ</span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">None<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is not
            affected.&nbsp; The Extracode flag is not affected (but is
            clear).&nbsp; The Q register is set up with the address
            following the instruction (but see the notes).<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The CYR, SR, CYL, and EDOP
            registers are not edited.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00000</span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"> This instruction is
            identical to "<span style="font-family: monospace;">TC A</span>"
            (see above), but has been given a different name on the
            suppostition that the programmer might like to use it to
            execute a single extracode instruction chosen at runtime,
            without otherwise interrupting program flow.&nbsp; The way
            this would be done is to:<br>
            <ol>
              <li>Place the <span style="font-family: monospace;">EXTEND</span>
                instruction (00006 octal) into the A register (address
                00000 octal).</li>
              <li>Place the desired extracode instruction into the L
                register (address 00001 octal).</li>
              <li>Use the <span style="font-family: monospace;">XXALQ</span>
                instruction, which will jump to address 00000 (octal)
                after automatically loading a return address into the Q
                register.&nbsp; Thus, the CPU will subsequently execute
                the <span style="font-family: monospace;">EXTEND</span>
                at address 00000 and the extracode instruction at 00001,
                and then will return (as if from a subroutine) because
                of the <span style="font-family: monospace;">TC</span>
                instruction it finds in the Q register at address
                00002.&nbsp;<br>
              </li>
              <li>If this complete sequence occurs as described, the Q
                register will be left containing the value 00003, as is
                typical for subroutine returns.</li>
            </ol>
            Apollo documentation like Blair-Smith or Savage&amp;Drake
            quote the timing of this instruction as 2 MCT, by lumping
            together the timing of the <span style="font-family:
              monospace;">XXALQ</span> and the terminating <span
              style="font-family: monospace;">TC</span> instruction (at
            address 00002), but obviously the timing of the instruction
            differs in no way from any other <span style="font-family:
              monospace;">TC</span> instruction.&nbsp; Furthermore,
            there is no necessity whatever that the instruction at
            address 00000 be an <span style="font-family: monospace;">EXTEND</span>
            instruction, since loading the <span style="font-family:
              monospace;">EXTEND</span> instruction into the A register
            is done by the program anyway, and is not automatically done
            by the <span style="font-family: monospace;">XXALQ</span>
            instruction.<br>
            <br>
            Blair-Smith recommends that this functionality is usually
            provided better by the sequence:<br>
            <br>
            <div style="margin-left: 40px;"> <span style="font-family:
                monospace;">EXTEND<br>
                INDEX&nbsp;&nbsp; L<br>
                OCT&nbsp;&nbsp;&nbsp;&nbsp; 0<br>
              </span> </div>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>ZL<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Zero L" instruction
            writes a value of 0 to the L register.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">ZL</span><span style="font-family: monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is not an extracode, and
            therefore cannot be preceded by an <span
              style="font-family: monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is unaffected.
            The Extracode flag remains clear.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">22007</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This assembles as an <span
              style="font-family: monospace;">LXCH</span> to address
            7.&nbsp; Recall that register 7 is hardwired to 0 rather
            than to a memory location, and hence always contains the
            value 0.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>ZQ<br>
    </h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;">The "Zero Q" instruction
            writes a value of 0 to the Q register.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">ZQ</span><span style="font-family: monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand:<br>
          </td>
          <td style="vertical-align: top;">This instruction has no
            operand.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Extracode:</td>
          <td style="vertical-align: top;">This is an extracode, and
            therefore must be preceded by an <span style="font-family:
              monospace;">EXTEND</span> instruction.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs).</td>
        </tr>
        <tr>
          <td style="vertical-align: top; width: 20%; font-weight:
            bold;"> Flags:<br>
          </td>
          <td style="vertical-align: top;">The Overflow is unaffected.
            The Extracode flag is cleared.&nbsp;<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Editing:<br>
          </td>
          <td style="vertical-align: top;">The editing registers CYR,
            SR, CYL, or EDOP are unaffected.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;"><span style="font-family: monospace;">22007</span></span><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;">This assembles as a <span
              style="font-family: monospace;">QXCH</span> to address
            7.&nbsp; Recall that register 7 is hardwired to 0 rather
            than to a memory location, and hence always contains the
            value 0.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Pseudo-Operations" id="Pseudo-Operations"></a>Pseudo-Operations</h2>
    <h3>=</h3>
    Used to assign an alternate name to data:<br>
    <br>
    <div style="text-align: center;"> <span style="font-style: italic;">Name</span>
      = <span style="font-style: italic;">Data</span><br>
    </div>
    <br>
    The <span style="font-style: italic;">Data</span> may be either an
    octal or decimal integer constant or else another symbolic name. The
    <span style="font-style: italic;">Name</span> has the same
    constraints as a program label: any 8 characters, excluding '#' or
    leading '$'.<br>
    <br>
    See also the <span style="font-family: monospace;">EQUALS</span>
    pseudo-op, which does essentially the same thing. Page 95 of the
    program listing for <span style="font-weight: bold;">Luminary</span>
    131 attempts to describe the difference between the two. Its says
    that "=" is used to assign an alternate name to data ("logical
    equivalence"), whereas <span style="font-family: monospace;">EQUALS</span>
    implies sharing of resources—such as reuse of the same memory
    location for two different variables. While interesting from the
    standpoint of maintainers of the code, there is no actual behavioral
    difference between the two pseudo-operations, as far as I can
    determine.<br>
    <br>
    An optional field after <span style="font-style: italic;">Data</span>
    may be added, separated by whitespace, consisting of a positive or
    negative octal constant. (For example, "<span style="font-family:
      monospace;">MYNAME = YOURNAME +1</span>". ) This essentially means
    to add the number to <span style="font-style: italic;">Data</span>.<br>
    <br>
    One sometimes sees "=" used with the <span style="font-style:
      italic;">Data</span> field, but without a <span
      style="font-style: italic;">Name</span>. I believe that statements
    of this kind are placed in the source code entirely for
    documentation purposes, and do not have any effect. An example would
    be something like this:<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-family:
        monospace;"># Example of names for bits in a register.</span><br
        style="font-family: monospace;">
      <span style="font-family: monospace;">FIFORDY = 1</span><br
        style="font-family: monospace;">
      <span style="font-family: monospace;">FIFOFUL = 2</span><br
        style="font-family: monospace;">
      <span style="font-family: monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
=






        4</span><br style="font-family: monospace;">
      <span style="font-family: monospace;">FIFOHAF = 8</span><br>
    </div>
    <br>
    In this example, "<span style="font-family: monospace;">= 4</span>"
    has been added simply for maintenance purposes to let everyone know
    that it has been excluded by design rather than by accident.<br>
    <h3>1DNADR, -1DNADR<br>
    </h3>
    This is a "special downlink opcode" that appears only in downlink
    lists rather than in normal instruction flow or in interpretive
    instruction flow.&nbsp; Basically, these instructions as a group are
    used to form a kind of script describing the data which is supposed
    to be transmitted in a downlink packet.&nbsp; A downlink list
    consists of a sequence of these special downlink opcodes (<span
      style="font-family: monospace;">1DNADR</span>, <span
      style="font-family: monospace;">2DNADR</span>, <span
      style="font-family: monospace;">3DNADR</span>, <span
      style="font-family: monospace;">4DNADR</span>, <span
      style="font-family: monospace;">5DNADR</span>, <span
      style="font-family: monospace;">6DNADR</span>, <span
      style="font-family: monospace;">DNCHAN</span>, or <span
      style="font-family: monospace;">DNPTR</span>), terminated by the
    complement of one of them (symbolized by <span style="font-family:
      monospace;">-1DNADR</span>, <span style="font-family: monospace;">-2DNADR</span>,
    <span style="font-family: monospace;">-3DNADR</span>, <span
      style="font-family: monospace;">-4DNADR</span>, <span
      style="font-family: monospace;">-5DNADR</span>, <span
      style="font-family: monospace;">-6DNADR</span>, <span
      style="font-family: monospace;">-DNCHAN</span>, or <span
      style="font-family: monospace;">-DNPTR</span>).&nbsp; The basic
    syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">1DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><br>
      </span> <span style="font-family: monospace;">-1DNADR</span> <span
        style="font-style: italic; font-family: monospace;">AddressLabel<br>
      </span> </div>
    <br>
    The specific interpretation is that the two words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op.&nbsp; The terminating form of
    the instruction (<span style="font-family: monospace;">-1DNADR</span>)
    is logically complemented.<br>
    <h3>2DEC, 2DEC*<br>
    </h3>
    This pseudo-op can be used to embed a double-precision (DP)
    constant. &nbsp; See also the <span style="font-family: monospace;">DEC</span>
    pseudo-op. The basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">2DEC</span> <span style="font-style: italic;">DoublePrecisionNumber</span><br>
    </div>
    <br>
    This may be preceded by a label (starting in column 1) and/or
    followed by a comment. The <span style="font-style: italic;">DoublePrecisionNumber</span>
    is as defined earlier (with optional scaling factors). Recall that
    the DP format represents fractional positive or negative numbers, so
    only numbers less than +1 and greater than -1 are theoretically
    acceptable. An example would be "<span style="font-family:
      monospace;">2DEC +.4928</span>". Since this assembles as a DP
    number, two 15-bit words are created, and <span style="font-weight:
      bold;">yaYUL</span>'s internal position counter is incremented by
    two.<br>
    <br>
    If the <span style="font-style: italic;">DoublePrecisionNumber</span>
    contains no decimal point, the number is assembled in integer format
    rather than in DP format if no "En" or "Bn" option is present. Or to
    look at it a little differently, an implied B-28 option is added.<br>
    <br>
    Finally, a variation of which the following is an example appears
    very frequently: "<span style="font-family: monospace;">2DEC* +656.0
      E-4 B3*</span>". This variation assembles to the same octal words
    as if the '*' characters were not present.&nbsp; The purpose is
    apparently to allow the operand fields to extend into the columns
    reserved by <span style="font-weight: bold;">YUL</span> for
    comments.&nbsp; In other words, the comment field begins only after
    the trailing '*'.&nbsp; Recall that the original assembler, <span
      style="font-weight: bold;">YUL</span>, processed source code
    supplied on punch cards, and that the syntax of the source code was
    column-aligned.&nbsp; However, <span style="font-weight: bold;">yaYUL</span>
    allows free-form source code which is not column-aligned, with
    comments that are delimited by the special character '#', and hence
    has no need for this particular construct.&nbsp; (Thanks to Julian
    Webb for this explanation!)<br>
    <h3>2DNADR, -2DNADR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">2DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-2DNADR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific interpretation is that the four words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op, except that the value 04000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-2DNADR</span>) is logically
    complemented.
    <h3>2FCADR</h3>
    This pseudo-op can be used to embed a double-word constant, to be
    used later by the <span style="font-family: monospace;">DTCF</span>
    instruction. &nbsp; The basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">2FCADR</span> <span style="font-style: italic;
        font-family: monospace;">ProgramLabel</span><br>
    </div>
    <br>
    The double-word which is formed contains a first word that is
    suitable for loading into the FB register (i.e., it contains the
    suitably-shifted fixed-bank number of the <span style="font-style:
      italic; font-family: monospace;">ProgramLabel</span>), while the
    second word contains a value suitable for loading into the Z
    register.&nbsp; In other words, the net effect of the <span
      style="font-family: monospace;">DTCF</span> instruction below is
    to jump to <span style="font-family: monospace;">MYLABEL</span>,
    changing fixed banks as appropriate.<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-family:
        monospace;">MYJUMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
2FCADR&nbsp;&nbsp;






        MYLABEL<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        EXTEND<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
DCA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        MYJUMP<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        DTCF<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






        .<br>
        MYLABEL<br>
      </span> </div>
    <br>
    Of course, this method cannot by itself account for
    jump-destinations in memory banks 40-43, since this would require
    manipulation of the superbank bit in i/o channel 7 in addition to
    manipulations of the FB registers.&nbsp; Thus, the superbank bit in
    channel 7 must be explicitly set in advance if the destination is in
    banks 40-43.<br>
    <br>
    Actually, the rules for forming the two embedded words is somewhat
    more complicated, as the discussion above was simplified in order to
    illustrate a typical use.&nbsp; The first word contains not only
    FB's bank bits (in bit positions 15-11), but also the 10-bit offset
    into that bank (in bits 10-1).&nbsp; (The latter bits are
    automatically discarded when loaded into FB.)&nbsp; If the address
    is in fixed-fixed memory, then either bank 2 or bank 3 is chosen, as
    appropriate. &nbsp;&nbsp; The second word contains the same value
    that would have resulted from assembling the instruction "<span
      style="font-family: monospace;">TC ProgramLabel</span>".<br>
    <h3>3DNADR, -3DNADR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">3DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-3DNADR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific interpretation is that the six words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op, except that the value 10000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-3DNADR</span>) is logically
    complemented.
    <h3>4DNADR, -4DNADR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">4DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-4DNADR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific interpretation is that the eight words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op, except that the value 14000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-4DNADR</span>) is logically
    complemented.
    <h3>5DNADR, -5DNADR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">5DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-5DNADR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific interpretation is that the ten words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op, except that the value 20000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-5DNADR</span>) is logically
    complemented.
    <h3>6DNADR, -6DNADR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">6DNADR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-6DNADR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific interpretation is that the twelve words located at <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    should be transmitted.&nbsp; The "instruction" is actually treated
    by the assembler the identically to the <span style="font-family:
      monospace;">ECADR</span> pseudo-op, except that the value 24000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-6DNADR</span>) is logically
    complemented.
    <h3>BANK</h3>
    This directive is used in two different ways. When followed by a
    number such as<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">BANK 5</span><br>
    </div>
    <br>
    it means that <span style="font-weight: bold;">yaYUL</span>'s
    internal location counter should be repositioned to the first <span
      style="font-style: italic;">unused</span> location of fixed-memory
    bank 5.&nbsp; Only fixed-memory banks (and not erasable-memory
    banks) are supported in this way. The bank numbers range from 0 to
    43 (octal) . (Bank numbers 0-37 octal are in "super-bank 0", while
    bank numbers 40-43 octal&nbsp; are in "super-bank 1".)<br>
    <br>
    If <span style="font-family: monospace;">BANK</span> is used
    without the numerical operand,<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">BANK</span><br>
    </div>
    <br>
    then the location counter is moved to the first unused location in
    the <span style="font-style: italic;">current</span> fixed-memory
    bank.<br>
    <h3>BLOCK</h3>
    This directive is similar to <span style="font-family: monospace;">BANK</span>.
    The <a href="Documents/SymbolicListingInformation.pdf">symbolic
      listing information document</a> (p. 99) tells us that:<br>
    <ul>
      <li>Block 00 is erasable memory (i.e., address 0)</li>
      <li>Block 01 is also erasable memory (address 2000)</li>
      <li>Block 02 is fixed-fixed memory (address 4000)</li>
      <li>Block 03 is fixed-fixed memory (address 6000)</li>
      <li>Block 04 is FBANK 0</li>
      <li>and so on.<br>
      </li>
    </ul>
    Unfortunately, I didn't really have the full information on this
    topic when the <b>yaYUL</b> assembler was written, and only
    implemented <tt>BLOCK 0</tt>, <tt>BLOCK 2</tt>, and <tt>BLOCK 3</tt>,
    given that only those cases were ever used in actual AGC code.&nbsp;
    Perhaps I'll update <b>yaYUL</b> accordingly with the full
    functionality someday.<br>
    <h3>BNKSUM</h3>
    <span style="font-weight: bold;">yaYUL</span> simply silenty
    discards this directive. It appears not to have any effect other
    than printing a count of the number of words used in the current
    memory bank. A table appears at the end of the <span
      style="font-weight: bold;">yaYUL</span> output listing which
    contains this information anyway.&nbsp; It very likely had the
    side-effect of forcing <span style="font-weight: bold;">YUL</span>
    to add the bugger word to the end of the memory bank.&nbsp; (<span
      style="font-weight: bold;">yaYUL</span> automatically adds the
    bugger word, hence no particular command is needed to force it to do
    so.)<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">BNKSUM</span><br>
    </div>
    <h3>COUNT, COUNT*</h3>
    <span style="font-weight: bold;">yaYUL</span> simply silently
    discards these directives. Typically one of them appeared on the
    next line of source-code following a <span style="font-family:
      monospace;">BANK</span> pseudo-op. Their original intent (in <span
      style="font-weight: bold;">YUL</span>) seems to have been to
    indicate that the code which followed it should be included within
    the word counts for a specific subroutine. (In other words, so that
    you could get a table in the output listing saying that function X
    used Y words of memory.&nbsp; <span style="font-weight: bold;">yaYUL</span>
    generates no such tables.) The directive did not seem to generate
    binary code, nor to affect generation of binary code.<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">COUNT <span style="font-style: italic;">Banknum</span>/<span
          style="font-style: italic;">ProgramLabel</span><br>
      </span> or<span style="font-family: monospace;"><br>
        COUNT* $$/<span style="font-style: italic;">ProgramLabel<br>
        </span></span>
      <div style="text-align: left;"> <br>
        The latter form does not require a memory-bank number because it
        assumes the current bank (as defined by the preceding <span
          style="font-family: monospace;">BANK</span> pseudo-op).<br>
      </div>
    </div>
    <h3>DEC, DEC*<br>
    </h3>
    This pseudo-op can be used to embed a single-precision (SP)
    constant.&nbsp; Except for the fact that it assembles as one 15-bit
    word rather than as two 15-bit words, it is essentially the same as
    the <span style="font-family: monospace;">2DEC</span> pseudo-op.<br>
    <h3>DNCHAN, -DNCHAN<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">DNCHAN</span> <span style="font-style: italic;
        font-family: monospace;">IoChannelNumber<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-DNCHAN</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">IoChannelNumber<br>
        </span><br>
      </span> </div>
    The specific runtime interpretation, I believe, is that the value of
    the selected i/o channel is read and inserted in the transmission
    stream.&nbsp; The "instruction" is compiled as the channel number,
    except that the value 34000 (octal) is added.&nbsp; The terminating
    form of the instruction (<span style="font-family: monospace;">-DNCHAN</span>)
    is logically complemented.
    <h3>DNPTR, -DNPTR<br>
    </h3>
    This is a "special downlink opcode"; refer to the comments for the <span
      style="font-family: monospace;">1DNADR</span> pseudo-op.&nbsp; The
    basic syntax is as follows:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">DNPTR</span> <span style="font-style: italic;
        font-family: monospace;">AddressLabel<br>
      </span> or<span style="font-style: italic; font-family:
        monospace;"><span style="font-style: italic; font-family:
          monospace;"><br>
        </span></span> <span style="font-family: monospace;"><span
          style="font-family: monospace;">-DNPTR</span></span> <span
        style="font-style: italic; font-family: monospace;"><span
          style="font-style: italic; font-family: monospace;">AddressLabel<br>
        </span><br>
      </span> </div>
    The specific runtime interpretation is that <span
      style="font-style: italic; font-family: monospace;">AddressLabel</span>
    points to another downlink list.&nbsp; (I suppose that this other
    downlink list is inserted in the transmission stream, but I'm not
    really sure.)&nbsp; The "instruction" is actually treated by the
    assembler the identically to the <span style="font-family:
      monospace;">ADRES</span> pseudo-op, except that the value 30000
    (octal) is added.&nbsp; The terminating form of the instruction (<span
      style="font-family: monospace;">-DNPTR</span>) is logically
    complemented.
    <h3>EBANK=</h3>
    This pseudo-op generates no code. Rather, it changes the assumptions
    of the assembler as to the erasable bank being used. In most cases,
    the assembler uses knowledge of the current erasable bank only for
    generating error messages about addressing incompatibilities.
    However, it also uses the information directly for the <span
      style="font-family: monospace;">BBCON</span>, <span
      style="font-family: monospace;">2BCADR</span>, and <span
      style="font-family: monospace;">2CADR</span> pseudo-ops.<br>
    <br>
    Normally, the `<span style="font-family: monospace;">EBANK=</span>'
    setting persists until a new <span style="font-family: monospace;">EBANK=</span>
    (or a <span style="font-family: monospace;">SETLOC</span> with a
    target in erasable memory) is encountered. However, if a <span
      style="font-family: monospace;">BBCON</span>, <span
      style="font-family: monospace;">2BCADR</span>, or <span
      style="font-family: monospace;">2CADR</span> pseudo-op immediately
    follows the <span style="font-family: monospace;">EBANK=</span>
    line, then the E-bank assumption applies only to that one pseudo-op
    and then immediately reverts to its previous setting.<br>
    <h3>EQUALS</h3>
    Used to assign a symbolic name to a value:<br>
    <br>
    <div style="text-align: center;"> <span style="font-style: italic;">Symbol</span><span
        style="font-family: monospace;">EQUALS</span> <span
        style="font-style: italic;">Value</span><br>
    </div>
    <br>
    The <span style="font-style: italic;">Value</span> may be either an
    octal or decimal integer, or else another symbolic name. The <span
      style="font-style: italic;">Symbol</span> has the same constraints
    as a program label: any 8 characters, excluding '#' or leading '$'.<br>
    <br>
    Note that if the <span style="font-style: italic;">Value</span> is
    a symbolic name, it need not have been previously defined. In other
    words, forward-references are allowed: the operand symbol may be
    defined later in the source code. The assembler will make as many
    passes as necessary to resolve all symbol references.<br>
    <br>
    See also the "=" pseudo-op, which has similar functionality. Page 95
    of the program listing for <span style="font-weight: bold;">Luminary</span>
    131 attempts to describe the difference between the two. Its says
    that "=" is used to assign an alternate name to data ("logical
    equivalence"), whereas <span style="font-family: monospace;">EQUALS</span>
    implies sharing of resources—such as reuse of the same memory
    location for two different variables.<br>
    <br>
    An optional field after <span style="font-style: italic;">Value</span>
    may be added, separated by whitespace, consisting of a positive or
    negative octal constant. For example, "<span style="font-family:
      monospace;">MYNAME EQUALS YOURNAME +1</span>". This essentially
    means to add the number to <span style="font-style: italic;">Value</span>.<br>
    <br>
    One sometimes sees <span style="font-family: monospace;">EQUALS</span>
    used with the <span style="font-style: italic;">Symbol</span>
    field, but without the <span style="font-style: italic;">Value</span>
    field. The effect of this is to use the value of the assembler's
    current internal location counter.<br>
    <h3>ERASE</h3>
    Skips a location in erasable memory:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">ERASE</span><br>
    </div>
    <br>
    In other words, particularly if preceded by a label (in column 1),
    allocates a word of memory in which to store a variable.
    Alternately, we can use the syntax:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">ERASE</span> <span style="font-style: italic;
        font-family: monospace;">n</span><br>
    </div>
    <br>
    where <span style="font-style: italic;">n</span> is an octal or
    decimal integer constant. This skips <span style="font-style:
      italic;">n</span>+1 bytes of erasable memory.<br>
    <br>
    The following syntax is also accepted:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">ERASE</span> <span style="font-style: italic;
        font-family: monospace;">m</span> <span style="font-family:
        monospace;">-</span> <span style="font-style: italic;
        font-family: monospace;">n</span><br>
    </div>
    <br>
    This isn't really like the other <span style="font-family:
      monospace;">ERASE</span> commands, as it operates identically to "<span
      style="font-family: monospace;">SETLOC <span style="font-style:
        italic;">m</span></span>" and has no effect on the assembler's
    location counter. The net effect is to set the label of the line (if
    any) to <span style="font-style: italic; font-family: monospace;">m</span>.&nbsp;
The






    <span style="font-style: italic; font-family: monospace;">n</span>
    operand is discarded, and is present principally for documentation
    purposes.<br>
    <h3>MEMORY</h3>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">MEMORY</span> <span style="font-style: italic;
        font-family: monospace;">m</span> <span style="font-family:
        monospace;">-</span> <span style="font-style: italic;
        font-family: monospace;">n</span><br>
    </div>
    <br>
    Like "<span style="font-family: monospace;">ERASE <span
        style="font-style: italic;">m - n</span></span>", this operates
    identically to "<span style="font-family: monospace;">SETLOC <span
        style="font-style: italic;">m</span></span>" and has no effect
    on the assembler's location counter. The net effect is to set the
    label of the line (if any) to <span style="font-style: italic;
      font-family: monospace;">m</span>.&nbsp; The <span
      style="font-style: italic; font-family: monospace;">n</span>
    operand is discarded, and is present principally for documentation
    purposes.
    <h3>OCT</h3>
    This pseudo-op can be used to embed an octal constant. In other
    words,<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">OCT</span> <span style="font-style: italic;">OctalNumber</span><br>
    </div>
    <br>
    simply places a 15-bit word equal to <span style="font-style:
      italic;">OctalNumber</span> (which is a number of up to 5 digits,
    using only the digits 0-7) directly into the byte stream.<br>
    <h3><a name="SECSIZ" id="SECSIZ"></a>SECSIZ</h3>
    <p>(Versions 2016-09-29 and later.)&nbsp; This is an experimental
      concept for a new pseudo-op not present in the original AGC code,
      but which could be possibly be of value in the process of
      transcribing hard-copies or scanned AGC assembly listings to ASCII
      source code that can be assembled later with <b>yaYUL</b>.&nbsp;
      It provides a way to instruct the assembler, after <tt>SETLOC</tt>,
      <tt>BANK</tt>, or <tt>BLOCK</tt> pseudo-ops have been used, how
      many words that section of memory will contain before the <i>next</i><tt>SETLOC</tt>,
      <tt>BANK</tt>, or <tt>BLOCK</tt> pseudo-op is encountered.&nbsp;
      What this does is to allow the assembler to potentially assemble
      AGC source code which has only been partially transcribed, but to
      still locate all symbols and code at their proper locations in
      memory in spite of that (though not necessarily with their proper
      numerical values, since not all operands may be resolvable).&nbsp;
      After the code has been entered completely, the <tt>SECSIZ</tt>
      pseudo-ops can be either retained or discarded without affecting
      the assembly process.<br>
    </p>
    <p>If a <tt>BANK</tt> pseudo-op is used together with a <tt>SETLOC</tt>,
      then <tt>SECSIZ</tt> must follow the <tt>BANK</tt> rather than
      the <tt>SETLOC</tt>. Here is an example of usage, with
      alternating uses of block 2 and block 3.&nbsp; Arbitrary <tt>SECSIZ</tt>
      pseudo-ops have been added, but you can see that whenever a switch
      is made back to block 2 or 3 from block 3 or 2, an amount of space
      equivalent to the <tt>SECSIZ</tt> has been allocated, rather than
      just the space needed for the instructions explicitly present:<br>
    </p>
    <blockquote>
      <p><tt>000005,000005:
          ???????&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
A&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
EQUALS&nbsp;&nbsp;







          0</tt><tt><br>
        </tt> <tt>000006,000006:</tt> <tt><br>
        </tt> <tt>000007,000007:&nbsp;&nbsp;&nbsp;
          4000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
BLOCK&nbsp;&nbsp;&nbsp;







          2</tt><tt><br>
        </tt> <tt>000008,000008:&nbsp;&nbsp;&nbsp;
          4000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          25</tt><tt><br>
        </tt> <tt>000009,000009:&nbsp;&nbsp;&nbsp;
          4000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          FIRST&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000010,000010:&nbsp;&nbsp;&nbsp;
          4001&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;







          A</tt><tt><br>
        </tt> <tt>000011,000011:</tt> <tt><br>
        </tt> <tt>000012,000012:&nbsp;&nbsp;&nbsp;
          6000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
BLOCK&nbsp;&nbsp;&nbsp;







          3</tt><tt><br>
        </tt> <tt>000013,000013:&nbsp;&nbsp;&nbsp;
          6000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          64</tt><tt><br>
        </tt> <tt>000014,000014:&nbsp;&nbsp;&nbsp;
          6000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          56000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          SECOND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
XCH&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000015,000015:&nbsp;&nbsp;&nbsp;
          6001&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;







          BANK</tt><tt><br>
        </tt> <tt>000016,000016:&nbsp;&nbsp;&nbsp;
          6064&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          6</tt><tt><br>
        </tt> <tt>000017,000017:&nbsp;&nbsp;&nbsp;
          6064&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          SECONDB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000018,000018:</tt> <tt><br>
        </tt> <tt>000019,000019:&nbsp;&nbsp;&nbsp;
          4000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SETLOC&nbsp;&nbsp;







          FIRST</tt><tt><br>
        </tt> <tt>000020,000020:&nbsp;&nbsp;&nbsp;
          4000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;







          BANK</tt><tt><br>
        </tt> <tt>000021,000021:&nbsp;&nbsp;&nbsp;
          4025&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          12</tt><tt><br>
        </tt> <tt>000022,000022:&nbsp;&nbsp;&nbsp;
          4025&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          THIRD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000023,000023:</tt> <tt><br>
        </tt> <tt>000024,000024:&nbsp;&nbsp;&nbsp;
          6072&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
BLOCK&nbsp;&nbsp;&nbsp;







          3</tt><tt><br>
        </tt> <tt>000025,000025:&nbsp;&nbsp;&nbsp;
          6072&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          14</tt><tt><br>
        </tt> <tt>000026,000026:&nbsp;&nbsp;&nbsp;
          6072&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          FOURTH&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000027,000027:</tt> <tt><br>
        </tt> <tt>000028,000028:&nbsp;&nbsp;&nbsp;
          6106&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
BLOCK&nbsp;&nbsp;&nbsp;







          3</tt><tt><br>
        </tt> <tt>000029,000029:&nbsp;&nbsp;&nbsp;
          6106&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          31</tt><tt><br>
        </tt> <tt>000030,000030:&nbsp;&nbsp;&nbsp;
          6106&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          FIFTH&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000031,000031:</tt> <tt><br>
        </tt> <tt>000032,000032:
          02,2037&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
BANK&nbsp;&nbsp;&nbsp;&nbsp;







          2</tt><tt><br>
        </tt> <tt>000033,000033:
          02,2037&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          17</tt><tt><br>
        </tt> <tt>000034,000034:
          02,2037&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          SIXTH&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><tt><br>
        </tt> <tt>000035,000035:
          02,2040&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;







          BANK</tt><tt><br>
        </tt> <tt>000036,000036:
          02,2056&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
SECSIZ&nbsp;&nbsp;







          18</tt><tt><br>
        </tt> <tt>000037,000037:
          02,2056&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          60000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          SEVENTH&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
AD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;






          A</tt><br>
        <br>
      </p>
    </blockquote>
    <h3>SETLOC</h3>
    This pseudo-op changes the value of the position counter being used
    by the assembler:<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">SETLOC</span> <span style="font-style: italic;">Address</span><br>
    </div>
    <br>
    In other words, the next instruction or pseudo-op assembled will be
    placed at address <span style="font-style: italic;">Address</span>.
    The <span style="font-style: italic;">Address</span> field is
    either an octal constant, or else a symbol which the assembler can
    resolve as an address. If the <span style="font-style: italic;">Address</span>
    is numeric, it will be treated as a pseudo-address—i.e., it must be
    in the range 0-117777 (octal)—and the assembler will determine
    automatically what memory space to place it in. In most cases this
    determination is unambiguous, but in some cases there are two
    possible choices. For example, address 4000 (octal)&nbsp; is in both
    "fixed-fixed" memory and in bank 2 of "common fixed" memory.&nbsp;
    In <span style="font-weight: bold;">yaYUL</span>, <span
      style="font-family: monospace;">SETLOC</span> will always choose
    ""fixed-fixed over ""common-fixed memory, and it will always choose
    "unswitched "erasable over "switched "erasable memory.&nbsp; Very
    often <span style="font-family: monospace;">SETLOC</span> will be
    followed (on the next line of the source file) by the <span
      style="font-family: monospace;">BANK</span> pseudo-op when <span
      style="font-style: italic;">Address</span> is the beginning of a
    bank in fixed-memory.<br>
    <h3>SUBRO</h3>
    This is simply discarded by <span style="font-weight: bold;">yaYUL</span>.&nbsp;
Its






    original purpose (in <span style="font-weight: bold;">YUL</span>)
    was seemingly to help maintain a list of subroutines for later
    printout, for documentation purposes.&nbsp; <span
      style="font-weight: bold;">yaYUL</span> maintains no such list and
    prints no such report.<br>
    <br>
    <div style="text-align: center;"> <span style="font-family:
        monospace;">SUBRO <span style="font-style: italic;">SubroutineName</span></span><br>
    </div>
    <br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="Interpreter_Instruction_Set"
        id="Interpreter_Instruction_Set"></a>Interpreter Instruction Set</h2>
    <h3>Source Code and Encoding<br>
    </h3>
    Interpreter source code is written in a very odd way, reflecting the
    underlying implementation in which two interpreter opcodes are
    normally encoded within a single word of memory, although sometimes
    only a single interpreter opcode is stored within a word of
    memory.&nbsp; Interpreter opcodes take either 0, 1, or 2 operands,
    and these operands are written on the lines <span
      style="font-style: italic;">following</span> the opcodes.&nbsp;
    Therefore, a source line representing one or two interpreter opcodes
    may be followed by 0 to 4 lines containing the operands (each of
    which assembles to a single word of memory).&nbsp; For example, here
    are some typical cases:<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-style: italic;"><span
          style="font-family: monospace;">OPCODE1<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          OPERAND1<br>
          OPCODE1&nbsp;&nbsp; OPCODE2<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          OPERAND1<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          OPERAND2<br>
          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
          OPERAND3<br>
          OPCODE1&nbsp;&nbsp; OPCODE2<br>
        </span></span> </div>
    <br>
    In general, each opcode is numerically encoded as a 7-bit
    value.&nbsp; The first opcode is stored in bits 7-1 of the 15-bit
    word, while the second opcode is stored in bits 14-8.&nbsp; More
    precisely, the 7-bit codes from the following table are <span
      style="font-style: italic;">incremented</span>, and then stored in
    bit fields 7-1 or 14-8 (the fields remain 0 if there is no opcode
    stored there), and then the entire word is logically
    complemented.&nbsp; For example, consider<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-family:
        monospace;">VSL1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; VAD</span><br>
    </div>
    <br>
    VSL1 is coded as 004 octal, and VAD is coded as 121 octal, so the
    entire line is encoded as the logical complement of
    200*(121+1)+(4+1)=24405, or 53372.<br>
    <br>
    The exceptions to this scheme are the <span style="font-family:
      monospace;">STCALL</span>, <span style="font-family: monospace;">STODL</span>,
    <span style="font-family: monospace;">STORE</span>, and <span
      style="font-family: monospace;">STOVL</span> instructions, which
    have either one or two operands, but the first operand is written
    (and encoded) on the <span style="font-style: italic;">same</span>
    line as the opcode.&nbsp; For example:<br>
    <br>
    <div style="margin-left: 40px;"> <span style="font-family:
        monospace;">STOVL&nbsp;&nbsp;&nbsp; <span style="font-style:
          italic;">OPERAND1</span><br>
        &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <span
          style="font-style: italic;">OPERNAD2</span><br>
      </span> </div>
    <br>
    Another special case is if one of these four instructions is
    immediately preceded by the <span style="font-family: monospace;">STADR</span>
    instruction.&nbsp; In this case the entire 15-bit word is logically
    complemented.<br>
    <br>
    Encoding of operands is also pretty tricky.&nbsp; Rather than repeat
    these tricky rules over and over in the opcode table below, I'll
    define the encoding formats here and give them convenient
    identifying names.<br>
    <br>
    <span style="text-decoration: underline;">Operands in erasable
      memory.</span>&nbsp;&nbsp; We'll represent the numerical values
    created by the encoding as <span style="font-family: monospace;">e(X)</span>,
    which is defined as follows:<br>
    <ul>
      <li>Unswitched erasable:&nbsp;&nbsp; <span style="font-family:
          monospace;">e(X) = X</span></li>
      <li>Switched erasable:&nbsp;&nbsp; <span style="font-family:
          monospace;"><span style="font-family: monospace;">e(X) = 0400
            * <span style="font-style: italic;">ErasableBankNumOfX</span>
            + (X - 1400)</span></span></li>
    </ul>
    (All of the constants are octal.)&nbsp; For example, E7,1764 would
    encode to 0400*7+(1764-1400)=3764.&nbsp; Incidentally, note that
    since unswitched erasable memory can alternately be addressed as
    switched erasable memory in banks E0, E1, or E2, the second rule
    actually suffices for all cases.<br>
    <br>
    <span style="text-decoration: underline;">Operands in fixed memory.</span>&nbsp;&nbsp;
These






    encode to 15-bit values, and can be used to represent any address in
    fixed-memory banks 00-37.&nbsp; (Superbanks 40-43 are not accesible
    to the interpreter.)&nbsp; I'll designate this rule by <span
      style="font-family: monospace;">f(X)</span>, defined as follows:<br>
    <ul>
      <li>Fixed-fixed:&nbsp; <span style="font-family: monospace;">f(X)
          = X</span></li>
      <li>Common-fixed:&nbsp; <span style="font-family: monospace;">f(X)
=






          02000 * <span style="font-style: italic;">FixedBankNumOfX</span>
          + (X - 02000)</span><br>
      </li>
    </ul>
    Again, all of the constants are octal, and because of the way
    fixed-fixed memory corresponds to common-fixed memory banks 02 and
    03, the second rule actually suffices for all cases.<br>
    <br>
    <span style="text-decoration: underline;">Operands representing
      switches.</span>&nbsp; <span style="font-weight: bold;">Luminary</span>
    and <span style="font-weight: bold;">Colossus</span> each employ a
    large array of single-bit values ("switches" or "flagwords") to
    store status information of various kinds.&nbsp; Some of the
    interpreter instructions operate on these switches.&nbsp;&nbsp; The
    flagwords themselves are identified by the switch word in which they
    reside (0-77 octal), and by the bit-position within the word (0-16
    octal).&nbsp; The encoding of these flagword operands is more
    complex than that of pure addresses.&nbsp; If the bits of the
    encoded word are identified as <span style="font-family:
      monospace;">0WWWWWWNNNNBBBB</span>, then <span
      style="font-family: monospace;">WWWWWW</span> is the switch-word
    number and <span style="font-family: monospace;">BBBB</span> is the
    bit-position number within the word.&nbsp; The field <span
      style="font-family: monospace;">NNNN</span> is the "operation
    number", and therefore includes part of the information we'd
    probably expect to find in the opcode, thus resulting in the
    situation that many of the operations on switch operands actually
    have the same numerical opcode.&nbsp; The values for the <span
      style="font-family: monospace;">NNNN</span> fields are listed in
    the opcode table below.<br>
    <br>
    As I mentioned above, the <span style="font-family: monospace;">STCALL</span>,
    <span style="font-family: monospace;">STODL</span>, <span
      style="font-family: monospace;">STORE</span>, and <span
      style="font-family: monospace;">STOVL</span> instructions are
    special cases in some sense, and the table below summarizes what I
    was able to learn about them.&nbsp; In the table, items in brackets
    are optional.&nbsp; For example, <span style="font-family:
      monospace;">[Y]</span> might indicate an optional operand (called
    "<span style="font-family: monospace;">Y</span>").<br>
    <h3>STCALL</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">STCALL X<br>
              &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Y<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand(s):<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">X</span> is in unswitched erasable or in the
            current erasable bank.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">34001 + e(X)</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>STODL</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">STODL&nbsp; X<br>
              &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; [Y]<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand(s):<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">X</span> is in unswitched erasable or in the
            current erasable bank.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">14001 + e(X)</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>STORE</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">STORE&nbsp; X<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand(s):<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">X</span> is in unswitched erasable or in the
            current erasable bank.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">00001 + e(X)</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>STOVL</h3>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="0">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Description:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Syntax:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">STOVL&nbsp; X<br>
              &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; [Y]<br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Operand(s):<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">X</span> is in unswitched erasable or in the
            current erasable bank.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold; width:
            20%;"> Timing:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Octal:<br>
          </td>
          <td style="vertical-align: top;"><span style="font-family:
              monospace;">24001 + e(X)</span><span style="font-family:
              monospace;"><br>
            </span></td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Notes:<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3><a name="MarkSchulman"></a>Mark Schulman's Gloss<br>
    </h3>
    <p>Actually — confession time! — the truth is that I (Ron Burkey)
      have spent very little time figuring out what the various
      interpreter instructions do, so I can't really say much more about
      them than I've said above.&nbsp; Fortunately, Mark Schulman
      (thanks, Mark!) has stepped in to fill in the gaps and provide a
      pretty comprehensive explanation of how it all works.&nbsp; This
      entire section, which I've turned <font color="#663300">brown</font>
      to make it stand out, has been written by Mark with only minimal
      editing (for format) by me.&nbsp; I'm sure there's some overlap
      with what I said about the interpreter above, but I've made no
      attempt to edit Mark's content.&nbsp; At any rate, I'll turn it
      over to Mark here:<br>
    </p>
    <p><font color="#663300">Because the AGC used a 3-bit opcode, the
        number of instructions was limited. The hardware designers used
        various tricks (such as the EXTEND instruction) to increase the
        number of opcodes </font><font color="#663300">— there were 40
      </font><font color="#663300">— but the AGC's instruction set was
        still limited. Additionally, important operations (such as trig
        functions and vector manipulation) are not supported by the
        hardware, which meant that performing navigation calculations
        required an enormous number of subroutine calls.</font></p>
    <p><font color="#663300">To solve these problems, as well as get
        around the general unwieldiness of writing large programs for
        the AGC, the developers implemented an interpreter that
        simulated a computer that was an easier and more natural fit for
        navigation calculations. The machine simulated by the
        Interpreter is quite different from the AGC, with its own set of
        registers, more powerful instructions, and a different memory
        model.</font></p>
    <p><font color="#663300">The result is that some software in the AGC
        is written using the AGC's native instructions, and some of the
        software is written using the instructions that are understood
        by the Interpreter. YUL (the assembler) understands both sets of
        instructions, but it is up to the programmer to use the proper
        instructions at the proper place in the code, as described
        below.</font></p>
    <p><font color="#663300">The Interpreter includes these features:</font></p>
    <ul>
      <li><font color="#663300"><b>Wider variety of instructions.</b>
          The Interpreter provided a much wider variety of instructions,
          including instructions for trig functions and vector
          manipulation. Writing code using the Interpreter's
          instructions made it easier and more natural to write
          navigation code, and yielded more compact code.</font></li>
      <li><font color="#663300"><b>Simpler memory model.</b> The AGC
          hardware uses a complex and cumbersome banking scheme to
          access memory. The Interpreter enables the programmer to treat
          memory more like a flat memory space, without having to deal
          with banking registers.</font></li>
      <li><font color="#663300"><b>Easier number handling.</b> The
          Interpreter deals much more easily with a variety of numerical
          types without forcing the programmer to do explicit
          conversions.</font></li>
      <li><font color="#663300"><b>Vectors.</b> The Interpreter provides
          instructions for dealing with vectors, a crucial component of
          navigational software.</font></li>
      <li><font color="#663300"><b>Memory structures.</b> The
          Interpreter provides useful memory structures, such as stacks
          and switches, which the AGC hardware lacks.</font></li>
    </ul>
    <p><font color="#663300">The software that implements the
        Interpreter occupies most of fixed bank 00, some of 01, and some
        fixed-fixed memory.</font></p>
    <h4><font color="#663300"><a name="Danzig"></a>Starting / Exiting
        the Interpreter</font></h4>
    <p><font color="#663300">A machine-code program starts a block of
        interpreted code by calling the INTPRET subroutine with this
        assembler instruction:</font></p>
    <div style="font-family: " courier="" new";="" margin-left:=""
      1em"=""><font color="#663300"> TC INTPRET </font></div>
    <p><font color="#663300">The Interpreter expects the TC INTPRET
        instruction to be immediately followed by a block of Interpeter
        code. The Interpreter reads and executes this code until it
        encounters an EXIT Interpreter instruction. The Interpreter
        assumes that the memory word following the EXIT instruction is
        an AGC machine instruction, and execution continues immediately
        after the EXIT. </font></p>
    <p><font color="#663300">The typical structure of a program
        containing Interpreter code looks like this:</font></p>
    <div style="font-family: " courier="" new";="" margin-left:=""
      1em"=""><font color="#663300"> ... machine code ...<br>
        TC INTPRET<br>
        ... Interpreter code ...<br>
        EXIT<br>
        ... machine code ...<br>
      </font> </div>
    <p><font color="#663300">It is vitally important that a programmer
        use the appropriate instructions in the appropriate context. If
        a programmer uses an Interpreter instruction in the middle of
        AGC code without starting the Interpreter, the AGC will
        misinterpret the instruction. Similarly, if a programmer uses a
        native AGC instruction inside a block of Interpreter code, a
        similar misinterpretation will occur.</font></p>
    <p><font color="#663300">An interpreted program can call a machine
        code subroutine by executing an RTB instruction (which branches
        to a machine code location). The RTB instruction stores a return
        address in the Interpreter. When the machine code subroutine has
        finished executing, it returns to the interpreted code by
        executing this instruction:</font></p>
    <div style="font-family: " courier="" new";="" margin-left:=""
      1em"=""><font color="#663300"> TC DANZIG</font><br>
    </div>
    <br>
    <b>Ron's note:</b>&nbsp; In general, the DANZIG routine is the
    dispatcher that determines the next action to take after executing
    an interpreted instruction.&nbsp; In other words, it decides the
    next interpreted instruction to execute.&nbsp; Calling DANZIG as
    shown above is simply a special case in which the preceding code was
    basic code instead of interpretive code.&nbsp; <i>But why <u>DANZIG</u>?</i>&nbsp;
I'd






    often wondered about that, but after a dozen years of wondering
    about it and inventing my own little stories about it, I finally
    thought to <i>ask</i> someone about it ... and as luck would have
    it, the first person I thought to ask was able to give me the
    answer. Hugh Blair-Smith, responding to my apology about asking him
    something outside of his bailiwick, said the following:<br>
    <blockquote><font size="-1">"Outside my bailiwick, you say? Nay sir,
        I'm fairly sure I personally coined the term in that context.
        The interpretive language, in both Block I and Block II, was
        formatted in 'Polish notation,' where one word was occupied by
        two operation codes and the next few words held as many
        addresses as those op codes needed. The additional gimmick was
        that the logic in the interpreter that picked up addresses could
        tell when it was looking at an op code word instead, in which
        case it understood that the address it was thinking of wasn't
        necessary, and it should pop an operand off the stack instead.
        That's how it implemented Lukasiewicz's parenthesis-free
        notation, spending a little logic to save words of memory.<br>
        <br>
        "So .......... the dispatcher is the 'gateway to Poland' and as
        any student of World War II history knows, the bogus Polish
        provocation, and the Wehrmacht's all-too-ready charge across the
        border, occurred in Danzig. It was many years before I
        understood that 'Danzig' was a German respelling of the city
        known to any proper Pole as 'Gdansk.'<br>
        <br>
        "But it was 'Danzig' on the maps and globes of my childhood, so
        established by the Treaty of Versailles to give Poland a
        corridor to the Baltic Sea, and that's why!"<br>
      </font></blockquote>
    So there you have it.<br>
    <h4><font color="#663300">Interpreter Registers</font></h4>
    <p><font color="#663300">The Interpreter simulates these registers:</font></p>
    <table border="1" align="center">
      <tbody>
        <tr>
          <td><font color="#663300">MPAC</font></td>
          <td><font color="#663300">Multi-purpose accumulator. The MPAC
              can contain single-, double-, and triple-precision values,
              and double-precision vectors. The Interpreter keeps track
              of the type of value currently stored in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">OVFIND</font></td>
          <td><font color="#663300">An overflow indicator register.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">ADRLOC</font></td>
          <td><font color="#663300">A program counter.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">QPRET</font></td>
          <td><font color="#663300">Return address register.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">X1, X2</font></td>
          <td><font color="#663300">Two index registers</font></td>
        </tr>
        <tr>
          <td><font color="#663300">S1, S2</font></td>
          <td><font color="#663300">Two step registers, primarily used
              as loop counters</font></td>
        </tr>
      </tbody>
    </table>
    <p><font color="#663300">There are five sets of registers, so the
        Interpreter can support up to five simultaneous programs.</font></p>
    <h4><font color="#663300">Stack</font></h4>
    <p><font color="#663300">The Interpreter simulates a push-down
        stack, which can contain up to 38 values.</font></p>
    <h4><font color="#663300">Switches</font></h4>
    <p><font color="#663300">The Interpreter supports 120 binary
        (on/off) switches, number 0 - 119 (decimal).</font></p>
    <h4><font color="#663300">Memory</font></h4>
    <p><font color="#663300">The AGC hardware uses a complex and
        cumbersome memory model which divides both erasable and fixed
        memory into a series of banks. Banking registers are required to
        specify which banks of memory are being accessed. The
        Interpreter relieves the programmer of dealing with most of this
        complexity within interpreted code. An interpreted program can
        access roughly half of erasable memory and half of fixed memory.</font></p>
    <p><font color="#663300">The Interpreter organizes memory into these
        three areas:</font></p>
    <ul>
      <li><font color="#663300"><b>Local erasable memory</b> consists of
          unswitched erasable locations 61 (octal) through 1377 (octal),
          plus the current switched erasable bank (that is, whichever
          bank is currently selected by the AGC's EBANK register). This
          gives an interpreted program access to roughly 1K words, half
          the total amount of erasable memory. Once an interpreted
          program has started, there are no instructions to access the
          AGC's EBANK register, so the code is stuck with whatever
          erasable bank was selected when the Interpreter was called.</font></li>
      <li><font color="#663300"><b>Low fixed memory</b> consists of
          fixed banks 04 (octal) through 17. (12K words (decimal))</font></li>
      <li><font color="#663300"><b>High fixed memory</b> consists of
          fixed banks 21 (octal) through 37. (15K words (decimal))</font></li>
    </ul>
    <p><font color="#663300">These rules apply:</font></p>
    <ul>
      <li><font color="#663300">Interpreted programs can store variables
          anywhere in local erasable memory, other than location 0 - 77
          (octal).</font></li>
      <li><font color="#663300">Interpreted programs must be stored in
          either low fixed memory or high fixed memory&nbsp;</font><font
          color="#663300">
          <meta http-equiv="content-type" content="text/html;
            charset=UTF-8">
          — they cannot be stored in erasable memory or in fixed banks
          00 - 03, or 20. (Note that the restriction on erasable memory
          differs from the AGC hardware, in which executable
          instructions can be run from erasable memory.)</font></li>
      <li><font color="#663300">Constant data that's stored in fixed
          memory must reside in the same "half" memory as the program
          (low fixed memory or high fixed memory). A program stored in
          low fixed memory cannot access data constants in high fixed
          memory, and vice versa.</font></li>
      <li><font color="#663300">The arguments for branch instructions
          use a full 15-bit address, so programs can branch to anywhere
          accessible by a 15-bit address (32K addresses).</font></li>
    </ul>
    <p><font color="#663300">The memory organization presented to a
        program differs, depending on whether a program is located in
        low fixed memory or high fixed memory:</font></p>
    <table border="1" align="center">
      <tbody>
        <tr>
          <th><font color="#663300">Address (oct)</font></th>
          <th><font color="#663300">Size (dec)</font></th>
          <th><font color="#663300">Program in Low Fixed Memory</font></th>
          <th><font color="#663300">Program in High Fixed Memory</font></th>
        </tr>
        <tr>
          <td align="center"><font color="#663300">00000 - 01377</font></td>
          <td align="center"><font color="#663300">768</font></td>
          <td colspan="2" align="center"><font color="#663300">Unswitched
erasable






              memory (i.e. erasable banks 0 - 2)</font></td>
        </tr>
        <tr>
          <td align="center"><font color="#663300">01400 - 01777</font></td>
          <td align="center"><font color="#663300">256</font></td>
          <td colspan="2" align="center"><font color="#663300">Currently-selected
erasable






              bank*</font></td>
        </tr>
        <tr>
          <td align="center"><font color="#663300">02000 - 07777</font></td>
          <td align="center"><font color="#663300">3K</font></td>
          <td align="center"><font color="#663300">Not usable</font></td>
          <td align="center"><font color="#663300">Fixed banks 21 - 23</font></td>
        </tr>
        <tr>
          <td align="center"><font color="#663300">10000 - 37777</font></td>
          <td align="center"><font color="#663300">13K</font></td>
          <td align="center"><font color="#663300">Fixed banks 04 - 17</font></td>
          <td align="center"><font color="#663300">Fixed banks 24 - 37</font></td>
        </tr>
      </tbody>
    </table>
    <p><font color="#663300">*This is the erasable memory bank that is
        selected by the AGC's EBANK register.</font></p>
    <p><font color="#663300">Since a 15-bit address can't access enough
        memory locations the include all the fixed banks, the designers
        who wrote the Interpreter came up with this scheme: When an
        interpreted program runs, an internal register called INTBIT15
        is set to 1 if the program is in high fixed memory; 0 otherwise.
        The Interpreter prepends this bit onto data addresses if the
        address is 2000 (octal) or above. The net effect is that a
        15-bit address enables any program in low fixed memory to reach
        any address in low fixed memory, and any program in high fixed
        memory to reach any address in high fixed memory. </font></p>
    <h4><font color="#663300">Indirect Branching</font></h4>
    <p><font color="#663300">The Interpreter doesn't support indexing on
        branch instructions, but it does support a method of
        indirection. The Interpreter requires that all executable code
        reside in fixed memory, and that erasable memory is used only
        for data. If the argument for a branch instruction works out to
        an address in erasable memory, then the assumption is that the
        location in erasable memory contains an address </font><font
        color="#663300"><font color="#663300">—</font> the value in the
        erasable memory location is read and the Interpreter branches to
        that address. This continues any number of times, until the
        address resolves to an address in fixed memory.</font></p>
    <h4><font color="#663300">Instructions</font></h4>
    <p><font color="#663300">Interpreter instructions pack two 7-bit
        opcodes into a single word, like so:</font></p>
    <table border="1" align="center">
      <tbody>
        <tr>
          <td align="center"><font color="#663300">1</font></td>
          <td colspan="7" align="center"><font color="#663300">opcode 1</font></td>
          <td colspan="7" align="center"><font color="#663300">opcode 2</font></td>
        </tr>
        <tr>
          <td><font color="#663300">15</font></td>
          <td><font color="#663300">14</font></td>
          <td><font color="#663300">13</font></td>
          <td><font color="#663300">12</font></td>
          <td><font color="#663300">11</font></td>
          <td><font color="#663300">10</font></td>
          <td><font color="#663300">9</font></td>
          <td><font color="#663300">8</font></td>
          <td><font color="#663300">7</font></td>
          <td><font color="#663300">6</font></td>
          <td><font color="#663300">5</font></td>
          <td><font color="#663300">4</font></td>
          <td><font color="#663300">3</font></td>
          <td><font color="#663300">2</font></td>
          <td><font color="#663300">1</font></td>
        </tr>
      </tbody>
    </table>
    <p><font color="#663300">This word is then followed by whatever
        arguments are required by the first opcode, and then by whatever
        arguments are required for the second opcode.</font></p>
    <p><font color="#663300">The 127 possible opcodes are divided into
        four categories, specified by the two low-order bits in each
        opcode. Roughly, the lowest bit </font><font color="#663300"><font
          color="#663300">—</font> bit 1 </font><font color="#663300"><font
          color="#663300">—</font> specifies whether the opcode requires
        an argument, and bit 2 determines whether the argument may be
        indexed. Specifically, the four categories work like this:</font></p>
    <table border="1" align="center">
      <tbody>
        <tr>
          <th><font color="#663300">Bit 2 &amp; 1</font></th>
          <th><font color="#663300">Description</font></th>
        </tr>
        <tr>
          <td><font color="#663300">00</font></td>
          <td><font color="#663300">Instruction does not take an
              argument and are not indexed.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">01</font></td>
          <td><font color="#663300">Instructions that take an argument
              and are not indexed. The argument is always an address
              (never a value), and can be taken either from the word
              following the instruction, or from the stack. The
              Interpreter determines where to get its argument by
              looking at the word following the instruction. It counts
              on the fact that instruction words always have bit 15 set
              to 1, and arguments that don't involve indexing (and
              instructions in this class never involve indexing) always
              have their bit 15 set to zero. So if the word following
              the instruction has its 15 bit set to 0, it's the argument
              for this instruction; if it's set to 1, it's the next
              instruction and the argument should be pulled off the
              stack. [What's not clear to me is how to handle the case
              in which opcode 1 is in class 01, and opcode 2 is in class
              11. It seems that there could be a problem if the
              intention is to get opcode 1's argument from the stack,
              but opcode 2's argument follows the instruction.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">10</font></td>
          <td><font color="#663300">Branch and index instructions. This
              class is handled as a special case, and the individual
              bits do not have their usual meaning.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">11</font></td>
          <td><font color="#663300">Instruction requires an address and
              may be indexed. Bit 15 of the argument determines which
              index register is used (0=X1, 1=X2).</font></td>
        </tr>
      </tbody>
    </table>
    <p><font color="#663300">Store instructions break the usual pattern
        of packing two 7-bit opcodes into a word. They consist of a
        single opcode with a 10-bit address in erasable memory.</font></p>
    <h4><font color="#663300">Instruction List</font></h4>
    <p><font color="#663300">The following table describes each
        Interpreter opcode. The "Args" column indicates whether the
        instruction requires 0, 1, or 2 arguments, and whether the
        arguments are addresses or constants.</font></p>
    <p><font color="#663300">The documentations didn't provide the
        numeric opcodes for any of the instructions, so it's hard to
        tell which of the four classes each opcode falls into.</font></p>
    <table border="1" align="center">
      <tbody>
        <tr>
          <th><font color="#663300">Opcode</font></th>
          <th><font color="#663300">Args X, Y</font></th>
          <th><font color="#663300">Description</font></th>
        </tr>
        <tr>
          <td><font color="#663300">ABS</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Absolute Value. Replaces the scalar
              value in the MPAC with its absolute value.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">ABVAL</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Vector Absolute Value. Replaces the
              vector value in the MPAC with its absolute value as a
              scalar. [Documentation goes into detail.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">ACOS</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Arc-cosine. Multiplies the MPAC by
              2, takes the arcsine, divides by 2p, and leaves the result
              in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">ASIN</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Arc-sine. Multiplies the MPAC by 2,
              takes the arcsine, multiplies by 2p, and leaves the result
              in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">AXC</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Loads the complement of a constant
              into one of the index registers. [See Note 1 below]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">AXT</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Loads a constant into one of the
              index registers. [See Note 1 below]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BDDV</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Backwards Double Divide. Divide the
              double-precision value in X by the MPAC and leave the
              result in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BDSU</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Backwards Double Subtract. Subtracts
              the MPAC from the double-precision value at X and leaves
              the result in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BHIZ</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Branch High Order Zero. Branch to X
              if the single-precision value in the MPAC is zero.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BMN</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Branch Minus. Branch to X if the
              triple-precision number in the MPAC is negative.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOF</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Branch to Y if switch X is off.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOFCLR</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Clear switch X and branch to Y if
              the switch was initially off.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOFINV</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Invert switch X and branch to Y if
              the switch was originally off.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOFSET</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Set switch X and branch to Y if the
              switch was initially off.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BON</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Branch to Y if switch X is on.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BONCLR</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Clear switch X and branch to Y if
              the switch was initially on.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BONINV</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Invert switch X and branch to Y if
              the switch was originally on.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BONSET</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Set switch X and branch to Y if the
              switch was initially on.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOV</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Branch on Overflow. If the OVFIND
              register is not zero, then reset it to zero and branch to
              X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BOVB</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Brand on Overflow to Basic. If the
              OVFIND register is not zero, then reset it to zero and
              call a regular machine language subroutine (as if an RTB
              had been executed).</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BPL</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Branch Plus. Branch to X if the
              triple-precision number in the MPAC is greater than or
              equal to zero.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BVSU</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Backwards Vector Subtract. Subtracts
              the MPAC from the vector at X and leaves the result in the
              MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">BZE</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Branch Zero. Branch to X if the
              triple-precision number in the MPAC is zero.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">CALL</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Calls a subroutine. Transfers to
              location X, and loads the return address into the QPRET
              register.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">CCALL</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Computed CALL. Works like CGOTO, but
              also puts the return address in the QPRET register, like
              CALL.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">CGOTO</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Computed GOTO. X must point to
              erasable memory. The value at X is added to Y (which must
              be in fixed memory), and control transfers there. Like
              GOTO, if CGOTO occurs as the first opcode in an
              instruction word, then the second opcode must be blank.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">CLEAR</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Clear switch X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">CLRGO</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Clear switch X and branch to
              location Y. Essentially a CLEAR and GOTO in one
              instruction.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">COS</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Cosine. Multiplies 2p by the value
              of the MPAC, takes the cosine, multiplies that by 0.5, and
              leaves the result in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Double Add. Adds the
              double-precision value at X to the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DCOMP</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Complement. Replaces the scalar
              value in the MPAC with its complement.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DDV</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Double Divide. Divide the MPAC by
              the double-precision value in X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DLOAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Load a double-precision value into
              the MPAC</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DMP</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Double Multiply. Multiplies the MPAC
              by the double-precision value at X and leaves the product
              in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DMPR</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Double Multiply and Round.
              Multiplies the MPAC by the double-precision value at X and
              leaves the product in the MPAC, rounded to double
              precision.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DOT</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Dot Product. [tl;dr]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DSQ</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Double Square. Squares the value in
              the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">DSU</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Double Subtract. Subtracts the
              double-precision value at X from the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">EXIT</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Exit the Interpreter and resume
              executing normal machine code at the next instruction.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">GOTO</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Transfer control to a new location.
              If GOTO occurs in the first opcode of a word, then the 2nd
              opcode must be blank. Note that a subroutine can return
              using GOTO if it previously saved the contents of the
              QPRET register in a memory location.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">INCR</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Adds a constant Y to one of the
              index registers. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">INVERT</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Invert (flip) switch X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">INVGO</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Invert (flip) switch X and branch to
              location Y.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">LXC</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Loads one of the index registers
              with the complement of the contents of erasable location
              Y. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">LXA</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Loads one of the index registers
              with the contents of erasable location Y. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">MXV</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Matrix Post-Multiplication by
              Vector.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">NORM</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Normalize. The value of the MPAC is
              shifted left until the value is greater than or equal to
              0.5. Memory location X is set to the complement of the
              number of places the value was shifted left. If the
              starting value of the MPAC is 0, then -0 is stored in X
              and the MPAC remains unchanged.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">PDDL</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Push Down and Double Load. Push the
              value of the MPAC register onto the stack, and load the
              MPAC with double-precision value at X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">PDVL</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Push Down and Vector Load. Push the
              value of the MPAC register onto the stack, and load the
              MPAC with the vector at X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">PUSH</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Push. Pushes the contents of the
              MPAC onto the stack.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">ROUND</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Rounds the triple-precision value in
              the MPAC to a double-precision value.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">RTB</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Return to Basic. Essentially this
              instruction allows the interpreted program to call a
              subroutine outside the Interpreter (i.e. written in normal
              machine code). X is the address of the subroutine. The
              subroutine returns to the Interpreter by executing a TC Q.
              Alternatively, the subroutine can exit by executing TC
              DANZIG. [I assume DANZIG is some predefined entry point
              into the Interpreter.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">RVQ</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Return via QPRET. Returns to the
              location specified in the QPRET register. This is the
              normal way to return from a subroutine, although if the
              QPRET register had previously been saved to a memory
              location, then GOTO can be used instead.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SET</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Set Switch. Sets a switch to 1.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SETGO</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Sets a switch to 1 and then jumps to
              address Y. (Essentially a SET and GOTO in one
              instruction.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SETPD</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Set Push Loc.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SIGN</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Sign Test. If the double-precision
              value at X is negative, then the value in the MPAC is
              replaced with the MPAC's complement.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SIN</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Sine. Multiplies 2p by the value of
              the MPAC, takes the sine, multiplies that by 0.5, and
              leaves the result in the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SL</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Shift Left. Shift the MPAC left by
              the number of places in X. The documentation contains a
              lengthy discussion of the valid values for X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SL1 ... SL4</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Shift Left. Shifts the contents of
              the MPAC 1 to 4 places left. (There are four separate
              opcodes here that differ only in how many places the value
              is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SL1R ... SL4R</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Shift Left and Round. Shifts the
              contents of the MPAC 1 to 4 places left and rounds. [Not
              sure what it means to round a number that's shifted left.]
              (There are four separate opcodes here that differ only in
              how many places the value is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SLOAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Load a single-precision value into
              the MPAC, but sets the MPAC's type to double precision.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SLR</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Shift Left and Round. Shift the MPAC
              left by the number of places in X and rounded. The
              documentation contains a lengthy discussion of the valid
              values for X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SQRT</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Square Root. The contents of the
              MPAC are replaced by the square root of the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SR</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Shift Right. Shift the MPAC right by
              the number of places in X. The documentation contains a
              lengthy discussion of the valid values for X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SR1 ... SR4</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Shift Right. Shifts the contents of
              the MPAC 1 to 4 places right. (There are four separate
              opcodes here that differ only in how many places the value
              is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SR1R ... SR4R</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Shift Right and Round. Shifts the
              contents of the MPAC 1 to 4 places right and rounds.
              (There are four separate opcodes here that differ only in
              how many places the value is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SRR</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Shift Right and Round. Shift the
              MPAC right by the number of places in X, and rounded. The
              documentation contains a lengthy discussion of the valid
              values for X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SSP</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Set Single Precision. Stores a
              constant Y in single-precision location X.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">STCALL</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Store the MPAC into a memory
              location X and then call subroutine at location Y.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">STODL</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Store the MPAC to a memory location,
              and then reload MPAC with a new double-precision value.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">STORE</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Stores the contents of the MPAC into
              erasable memory, according to the current type.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">STOVL</font></td>
          <td><font color="#663300">A, A</font></td>
          <td><font color="#663300">Store the MPAC to a memory location,
              and then reload MPAC with a new vector value.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">STQ</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Store the QPRET register in the word
              at location X. This instruction is used when one
              subroutine calls another </font><font color="#663300"><font
                color="#663300">—</font> it gives the subroutine the
              ability to save the current return address before it gets
              replaced.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">SXA</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Stores one of the index registers at
              location Y. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">TAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Triple Add. Adds the
              trip;e-precision value at X to the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">TIX</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Count and Branch on Index. If
              subtracting step register X from index register X would
              yield a positive (non-zero) number, then the subtraction
              takes place, leaving the result in the index register, and
              a branch takes place to Y. This instruction enables the
              creation of a loop counter. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">TLOAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Load a triple-precision value into
              the MPAC</font></td>
        </tr>
        <tr>
          <td><font color="#663300">UNIT</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Causes the vector in the MPAC to be
              replaced by the quotient of the MPAC vector divided by
              twice the absolute value of the MPAC vector.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Add. Adds the vector at X to
              the MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VCOMP</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Complement Vector. Replaces the
              vector value in the MPAC with its complement.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VDEF</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Vector Define. Somehow takes the
              double-precision value in the MPAC and converts it into a
              vector.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VDSC</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Divide by Scalar.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VLOAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Load a vector into the MPAC</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VPROJ</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Projection.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSL</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Vector Shift Left. [tl;dr]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSL1 ... VSL8</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Vector Shift Left by 1 - 8 places.
              (There are eight separate opcodes here that differ only in
              how many places the value is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSQ</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Vector Square. Squares the vector
              quantity in the MPAC, replacing it with a double-precision
              number. [Don't understand what it means to square a
              vector.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSR</font></td>
          <td><font color="#663300">C</font></td>
          <td><font color="#663300">Vector Shift Right. [tl;dr]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSR1 ... VSR8</font></td>
          <td><font color="#663300"><br>
            </font></td>
          <td><font color="#663300">Vector Shift Right by 1 - 8 places.
              (There are eight separate opcodes here that differ only in
              how many places the value is shifted.)</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VSU</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Subtract. Subtracts the
              vector at X from the MPAC and leaves the result in the
              MPAC.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VXM</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Matrix Pre-Multiplication by Vector.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VXSC</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Times Scalar. [tl;dr]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">VXV</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Vector Cross Product.</font></td>
        </tr>
        <tr>
          <td><font color="#663300">XAD</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Adds the contents of Y to one of the
              index registers. [See Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">XCHX</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Exchanges one of the index registers
              with the contents of an erasable memory location. [See
              Note 1.]</font></td>
        </tr>
        <tr>
          <td><font color="#663300">XSU</font></td>
          <td><font color="#663300">A</font></td>
          <td><font color="#663300">Subtracts the contents of Y from one
              of the index registers. [See Note 1.]</font></td>
        </tr>
      </tbody>
    </table>
    <font color="#663300"> <b>Notes:</b><br>
      [1] The documentation doesn't specify how the instruction
      determines which index register or step register (1 or 2) is being
      referenced. In the assembly language the programmer has to specify
      a 1 or 2, but does it by placing it immediately after the opcode
      mnemonic ("CLEAR,2"), rather than treating it as an operand
      ("CLEAR 2"). It's possible that there are two distinct numeric
      opcodes for each instruction that references an index register or
      step register.<br>
    </font><br>
    <hr style="width: 100%; height: 2px;">
    <h2><a name="io_channels" id="io_channels"></a>I/O Channels</h2>
    The following information is largely taken from Luminary and
    Colossus program listings.&nbsp; However, many additional i/o
    channels are covered <a href="developer.html#Table_of_IO_Channels">on
the






      developer page</a>.<br>
    <br>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="1">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Address<br>
          </td>
          <td style="vertical-align: top; font-weight: bold;"> Luminary<br>
          </td>
          <td style="vertical-align: top; font-weight: bold;"> Colossus<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">0<br>
          </td>
          <td style="vertical-align: top;">Not used.<br>
          </td>
          <td style="vertical-align: top;">Same as Luminary<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">1<br>
          </td>
          <td style="vertical-align: top;">Duplicate of the L register
            (unswitched-erasable address 1).<br>
          </td>
          <td style="vertical-align: top;">Same as Luminary</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">2<br>
          </td>
          <td style="vertical-align: top;">Duplicate of the Q register
            (unswitched-erasable address 2).<br>
          </td>
          <td style="vertical-align: top;">Same as Luminary</td>
        </tr>
        <tr>
          <td style="vertical-align: top;">3<br>
          </td>
          <td style="vertical-align: top;">A 15-bit 1's-complement
            counter called HISCALAR, which is incremented every time
            SCALER1 overflows (i.e., every 5.12 seconds).&nbsp; It will
            thus overflow and return to 0 after about 23.3 hours.<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">4<br>
          </td>
          <td style="vertical-align: top;">A 15-bit 1's-complement
            counter called LOSCALAR, which is incremented every 1/3200
            second.&nbsp; It will thus overflow every 5.12
            seconds.&nbsp; Upon overflow counter SCALER2 is incremented.<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">5<br>
          </td>
          <td style="vertical-align: top;">PYJETS:&nbsp; An output
            channel used by the reaction control system (RCS) for pitch
            control.&nbsp; Only bits 1-8 are used.<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">6<br>
          </td>
          <td style="vertical-align: top;">ROLLJETS:&nbsp; An output
            channel used by the reaction control system (RCS) for roll
            control.&nbsp; Only bits 1-8 are used.</td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top;">7<br>
          </td>
          <td style="vertical-align: top;">SUPERBNK:&nbsp; Bit 7 is the
            superbank bit (for memory-bank control).&nbsp; Only bits 5-7
            are used, and they are used as additional memory-bank
            selection bits.&nbsp; However, the only combinations of bits
            5-7 which are actually meaningful are 0XX ('X' meaning
            "don't care") and 100.&nbsp; In the former case, only memory
            banks 00-37 (octal) are accessible, by means of the FB
            register.&nbsp; In the latter case, however, banks 30-33 are
            replaced by banks 40-43.&nbsp; Banks 34-37 also become
            inaccessible.&nbsp; Other bit combinations would have been
            meaningful in the SUPERBNK channel if more core-ropes had
            been added to the AGC; however, with the available ropes,
            setting them simply causes the AGC to not select any rope at
            all (see the discussion in the FB register description).<br>
          </td>
          <td style="vertical-align: top;">Same as Luminary.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <hr style="width: 100%; height: 2px;"> <br>
    <h2><a name="Instruction-Set_Summary_Tables"
        id="Instruction-Set_Summary_Tables"></a>Instruction-Set Summary
      Tables</h2>
    <br>
    <table summary="" style="width: 95%; text-align: left; margin-left:
      auto; margin-right: auto;" cellspacing="2" cellpadding="2"
      border="1">
      <caption> <span style="font-weight: bold;">Numerical Summary of
          the CPU Instruction Set</span><br>
      </caption> <tbody>
        <tr>
          <th style="text-align: center; vertical-align: middle;">
            Mnemonic<br>
          </th>
          <th style="text-align: center; vertical-align: middle;"> Octal<br>
          </th>
          <th style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">Extracode?</span><br>
          </th>
          <th style="text-align: center; vertical-align: middle;">
            Address Constraint<br>
          </th>
          <th style="vertical-align: middle; text-align: left;">Brief
            Description<br>
          </th>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> TC K<br>
            or TCR K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.<br>
          </td>
          <td style="text-align: left; vertical-align: middle;">Call
            subroutine <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> XXALQ<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00000</span><br>
          </td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> XLQ<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00001<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00001</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RETURN<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00002<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00002</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RELINT<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00003<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00003</span></td>
          <td style="text-align: left; vertical-align: middle;"> Enable
            interrupts.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INHINT<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00004<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00004</span></td>
          <td style="text-align: left; vertical-align: middle;"> Disable
            interrupts.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> EXTEND<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00006<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TC K</span>
            with <span style="font-family: monospace;">K=00006</span></td>
          <td style="text-align: left; vertical-align: middle;">
            Interpret the <span style="font-style: italic;">next</span>
            instruction as Extracode.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> CCS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 10000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> Count,
            compare, and skip.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> TCF K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 10000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.<br>
            Two most-significant bits of <span style="font-family:
              monospace;">K</span> not 00.<br>
          </td>
          <td style="text-align: left; vertical-align: middle;">Jump to
            address <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> NOOP<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 10001 + Current address<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TCF
              K.<br>
            </span> Used only in fixed memory.<span style="font-family:
              monospace;"><br>
            </span></td>
          <td style="text-align: left; vertical-align: middle;"> No-op.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DAS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 20001 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">
            Double-precision integer addition.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DDOUBL<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 20001<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">DAS K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> Double
            the <span style="font-family: monospace;">(A,L)</span>
            register pair.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> LXCH K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 22000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">
            Exchange contents of <span style="font-family: monospace;">L</span>
            and <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ZL<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 22007<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">LXCH
              K</span> with <span style="font-family: monospace;">K=00006</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INCR K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 24000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">
            Increment value stored at address <span style="font-family:
              monospace;"><span style="font-family: monospace;">K</span></span><span
              style="font-family: monospace;">.</span></td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ADS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 26000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">Add
            contents of <span style="font-family: monospace;">A</span>
            to value at address <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> CA K<br>
            or CAF K (fixed memory)<br>
            or CAE K (erasable memory)<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 30000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">Copy <span
              style="font-family: monospace;">K</span> to <span
              style="font-family: monospace;">A</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> NOOP<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 30000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">CA K</span>
            with <span style="font-family: monospace;">K=00000.<br>
            </span> Used only in erasable memory.<span
              style="font-family: monospace;"><br>
            </span></td>
          <td style="text-align: left; vertical-align: middle;"> No-op.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> CS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 40000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">Copy -<span
              style="font-family: monospace;">K</span> to <span
              style="font-family: monospace;">A</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> COM<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 40000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">CS K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INDEX K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 50000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> Indexes
            the <span style="font-style: italic;">next</span>
            instruction.&nbsp; (I.e., adds the contents of <span
              style="font-family: monospace;">K</span> to the next
            instruction before executing it, but without altering the
            memory location at which the next instruction is stored.)<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RESUME<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 50017<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">INDEX
              K</span> with <span style="font-family: monospace;">K=00017</span></td>
          <td style="text-align: left; vertical-align: middle;"> Resume
            interrupted program.&nbsp; (The contents of <span
              style="font-family: monospace;">ZRUPT</span> are loaded
            into the program counter, and the contents of <span
              style="font-family: monospace;">BRUPT</span> are executed
            as if they were the instruction actually stored at the new
            program counter.)<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DXCH K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 52001 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">
            Double-precision exchange of the contents of <span
              style="font-family: monospace;">K</span>,<span
              style="font-family: monospace;">K+1</span> with <span
              style="font-family: monospace;">A,L</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DTCF<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 52005<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">DXCH
              K</span> with <span style="font-family: monospace;">K=00004</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DTCB<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 52006<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">DXCH
              K</span> with <span style="font-family: monospace;">K=00005</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> TS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 54000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">Copy the
            contents of <span style="font-family: monospace;">A</span>
            to location <span style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> OVSK<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 54000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TS K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> TCAA<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 54005<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">TS K</span>
            with <span style="font-family: monospace;">K=00005</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> XCH K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 56000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">
            Exchange the contents of <span style="font-family:
              monospace;">A</span> and location <span
              style="font-family: monospace;">K</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> AD K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 60000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;">Add the
            contents of location <span style="font-family: monospace;">K</span>
            to <span style="font-family: monospace;">A</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DOUBLE<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 60000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">AD K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> Doubles
            the <span style="font-family: monospace;">A</span>
            register.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> MASK K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 70000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> No<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> Bitwise
            boolean AND the contents of <span style="font-family:
              monospace;">K</span> to <span style="font-family:
              monospace;">A</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> READ KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 00000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> to
            <span style="font-family: monospace;">A</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WRITE KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 01000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Write <span
              style="font-family: monospace;">A</span> to i/o channel <span
              style="font-family: monospace;">KC</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RAND KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 02000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> and
            bitwise boolean AND it to <span style="font-family:
              monospace;">A</span>.</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WAND KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 03000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> and
            bitwise boolean AND it to <span style="font-family:
              monospace;">A</span>, then write it to i/o channel <span
              style="font-family: monospace;">KC</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ROR KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 04000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> and
            bitwise boolean OR it to <span style="font-family:
              monospace;">A</span>.</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WOR KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 05000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> and
            bitwise boolean OR it to <span style="font-family:
              monospace;">A</span>, then write it to i/o channel <span
              style="font-family: monospace;">KC</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RXOR KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 06000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">Read i/o
            channel <span style="font-family: monospace;">KC</span> and
            bitwise boolean exclusive-OR it to <span
              style="font-family: monospace;">A</span>.</td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> EDRUPT KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 07000 + KC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">KC</span> is 9-bit i/o
            channel.</td>
          <td style="text-align: left; vertical-align: middle;">(For
            machine checkout only.&nbsp; I'm not sure what it's supposed
            to do.)<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DV K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 10000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> Divide
            the double-precision integer value in <span
              style="font-family: monospace;">(A,L)</span> by the
            contents of <span style="font-family: monospace;">K</span>,
            putting the quotient in <span style="font-family:
              monospace;">A</span> and the remainder in <span
              style="font-family: monospace;">L</span>.<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> BZF K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 10000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.<br>
            Two most-significant bits of <span style="font-family:
              monospace;">K</span> not 00.<br>
          </td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> MSU K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 20000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> QXCH K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 22000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ZQ<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 22007<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">QXCH
              K</span> with <span style="font-family: monospace;">K=00007</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> AUG K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 24000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DIM K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 26000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DCA K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 30001 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.<br>
          </td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DCS K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 40001 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DCOM<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 40001<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">DCS K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INDEX K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 50000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> SU K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 60000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 10-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> BZMF K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 60000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.<br>
            Two most-significant bits of <span style="font-family:
              monospace;">K</span> not 00.<br>
          </td>
          <td style="vertical-align: middle;"><br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> MP K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 70000 + K<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes</td>
          <td style="text-align: center; vertical-align: middle;"> <span
              style="font-family: monospace;">K</span> is 12-bit
            address.</td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> SQUARE<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> 70000<br>
          </td>
          <td style="text-align: center; vertical-align: middle;"> Yes<br>
          </td>
          <td style="text-align: center; vertical-align: middle;">
            Special case of <span style="font-family: monospace;">MP K</span>
            with <span style="font-family: monospace;">K=00000</span></td>
          <td style="text-align: left; vertical-align: middle;"> <br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <div style="text-align: center;"> <span style="font-weight: bold;">Instruction






        Map</span><br>
    </div>
    <table summary="" style="width: 100%; height: 451px; text-align:
      left; margin-left: auto; margin-right: auto;" cellspacing="2"
      cellpadding="2" border="1">
      <tbody>
        <tr>
          <td colspan="3" rowspan="1" style="text-align: center;
            vertical-align: middle; font-weight: bold;"> <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=0<br>
          </td>
          <td style="font-weight: bold; text-align: center;
            vertical-align: middle;"> Code=1<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=2<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=3<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=4<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=5<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=6<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> Code=7<br>
          </td>
        </tr>
        <tr>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> Basic<br>
            Instructions<br>
          </td>
          <td colspan="2" rowspan="1" style="text-align: center;
            vertical-align: middle; font-weight: bold;"> <br>
            QC=0<br>
            <br>
          </td>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> TC<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> CCS<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DAS<br>
          </td>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> CA<br>
          </td>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> CS<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INDEX<br>
          </td>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> AD<br>
          </td>
          <td rowspan="4" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> MASK<br>
          </td>
        </tr>
        <tr>
          <td colspan="2" rowspan="1" style="text-align: center;
            vertical-align: middle; font-weight: bold;"> <br>
            QC=1<br>
            <br>
          </td>
          <td rowspan="3" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> TCF<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> LXCH<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> DXCH<br>
          </td>
        </tr>
        <tr>
          <td colspan="2" rowspan="1" style="text-align: center;
            vertical-align: middle; font-weight: bold;"> <br>
            QC=2<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> INCR<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> TS<br>
          </td>
        </tr>
        <tr>
          <td colspan="2" rowspan="1" style="text-align: center;
            vertical-align: middle; font-weight: bold;"> <br>
            QC=3<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ADS<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> XCH<br>
          </td>
        </tr>
        <tr>
          <td rowspan="8" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> Extracodes<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> <br>
            QC=0<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=0<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> READ<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> DV<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> MSU<br>
          </td>
          <td rowspan="8" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> DCA<br>
          </td>
          <td rowspan="8" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> DCS<br>
          </td>
          <td rowspan="8" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> INDEX<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> SU<br>
          </td>
          <td rowspan="8" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> MP<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=1<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WRITE<br>
          </td>
        </tr>
        <tr>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> <br>
            QC=1<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=2<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RAND<br>
          </td>
          <td rowspan="6" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> BZF<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> QXCH<br>
          </td>
          <td rowspan="6" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> BZMF<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=3<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WAND<br>
          </td>
        </tr>
        <tr>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> <br>
            QC=2<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=4<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> ROR<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> AUG<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=5<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> WOR<br>
          </td>
        </tr>
        <tr>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-weight: bold;"> <br>
            QC=3<br>
            <br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=6<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> RXOR<br>
          </td>
          <td rowspan="2" style="text-align: center; vertical-align:
            middle; font-family: monospace;"> DIM<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center; vertical-align: middle;
            font-weight: bold;"> PC=7<br>
          </td>
          <td style="text-align: center; vertical-align: middle;
            font-family: monospace;"> EDRUPT<br>
          </td>
        </tr>
      </tbody>
    </table>
    <span style="font-style: italic;">Implied-address-code instructions
      such as</span> <span style="font-family: monospace;">RELINT</span><span
      style="font-style: italic;">,</span> <span style="font-family:
      monospace;">INHINT</span><span style="font-style: italic;">, etc.,
      are not shown.</span><br>
    <h2><a name="UnprogrammedSequences" id="UnprogrammedSequences"></a>Unprogrammed






      Sequences</h2>
    As mentioned earlier in the <a href="#CPU_Architecture_Registers">CPU






      Architecture</a> section, the AGC provides instruction-like
    entities called "unprogrammed sequences" which are activated
    automatically to modify counter registers upon receiving the proper
    input electrical signals, but which cannot be explicitly used under
    program control.&nbsp; (Hence, the term "unprogrammed".)&nbsp;&nbsp;
    In some cases, the action of modifying the counter also
    automatically outputs an electrical signal, independent of the i/o
    channels.&nbsp; Though outputting these signals do not really occur
    as part of what the Apollo docs refer to as unprogrammed sequences,
    I include them here anyway, for reference.<br>
    <br>
    The types and behaviors of these unprogrammed sequences are useful
    to know, even if they cannot explicitly be activated by
    software.&nbsp;<br>
    <br>
    <table summary="" style="text-align: left; width: 100%;"
      cellspacing="2" cellpadding="2" border="1">
      <tbody>
        <tr>
          <td style="vertical-align: top; font-weight: bold;"> Name<br>
          </td>
          <td style="vertical-align: top;"><span style="font-weight:
              bold;">Timing</span><br>
          </td>
          <td style="vertical-align: top;"><span style="font-weight:
              bold;">I/O</span><br>
          </td>
          <td style="vertical-align: top; font-weight: bold;">
            Applicable Counters<br>
          </td>
          <td style="vertical-align: top; font-weight: bold;">
            Description<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> PINC<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU<br>
          </td>
          <td style="vertical-align: top;">TIME1-TIME5<br>
          </td>
          <td style="vertical-align: top;">Add +1 in 1's-complement
            fashion to a counter.&nbsp; If there is overflow, then the
            counter is reset to +0.&nbsp; Note that PINCs for
            TIME1-TIME5 are triggered by oscillators (or in the case of
            TIME2, from overflow of TIME1) and need no external signal.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> PCDU<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">CDUX, CDUY, CDUZ, OPTX, OPTY<br>
          </td>
          <td style="vertical-align: top;">Add +1 in 2's-complement
            fashion to a counter.&nbsp;&nbsp;</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> MINC<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;"><br>
          </td>
          <td style="vertical-align: top;">Add -1 in 1's-complement
            fashion to a counter.&nbsp; If there is overflow, then the
            counter is reset to -0.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> MCDU<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">CDUX, CDUY, CDUZ, OPTX, OPTY</td>
          <td style="vertical-align: top;">Add -1 in 2's-complement
            fashion to a counter.&nbsp;&nbsp;</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> DINC<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">TIME6<br>
          </td>
          <td style="vertical-align: top;"> This sequence not only
            counts, but also emits a signal to peripheral hardware, as
            follows:<br>
            <ol>
              <li>If the counter is already at ±0, then do not increment
                or decrement.&nbsp; Output the signal ZOUT and clear the
                T6RUPT-enable flag at bit 15 of i/o channel 13 (octal).<br>
              </li>
              <li>Whereas if the counter greater than +0 then decrement
                by 1.&nbsp;&nbsp; Also, output the POUT signal.<br>
              </li>
              <li>Whereas if less than -0 then increment by 1.&nbsp;
                Also, output the MOUT signal.<br>
              </li>
            </ol>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            SHINC<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;"><span style="color: rgb(0,
              153, 0);">INLINK, RNRAD, OUTLINK</span><br>
          </td>
          <td style="vertical-align: top;">Shift the counter left.&nbsp;
            <span style="color: rgb(0, 153, 0);"><span style="color:
                rgb(0, 0, 0);">If there is overflow, then set an
                interrupt request</span>, presumably for the UPRUPT,
              RADAR RUPT, or DOWNRUPT interrupt (whichever is
              appropriate)</span>.&nbsp; This is used for accumulating a
            0-bit from a serial-data stream into a parallel word of
            data.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            SHANC<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;"><span style="color: rgb(0,
              153, 0);">INLINK, RNRAD, OUTLINK</span></td>
          <td style="vertical-align: top;">Shift the counter left and
            increment by +1.&nbsp; <span style="color: rgb(0, 153, 0);"><span
                style="color: rgb(0, 0, 0);">If there is overflow, then
                set an interrupt request</span>, presumably for the
              UPRUPT, RADAR RUPT, or DOWNRUPT interrupt (whichever is
              appropriate)</span>.&nbsp; This is used for accumulating a
            1-bit from a serial-data stream into a parallel word of
            data.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            INOTRD<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            INOTLD<br>
          </td>
          <td style="vertical-align: top;">1 MCT (about 11.7 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            FETCH<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            STORE<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> GOJ<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;">Jump to location 04000
            octal.&nbsp; This sequence is used to force a reset of the
            AGC.&nbsp; <span style="color: rgb(0, 0, 0);">Additionally,
              t</span>he CPU's internal flip-flop indicating that an ISR
            is in progress is reset (as if a <span style="font-family:
              monospace;">RESUME</span> instruction had been executed),
            since otherwise interrupts would be permanently inhibited if
            the <span style="font-family: monospace;">GOJ</span> had
            occurred during an ISR.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;">
            TCSAJ<br>
          </td>
          <td style="vertical-align: top;">2 MCT (about 23.4 µs)</td>
          <td style="vertical-align: top;">Input to CPU</td>
          <td style="vertical-align: top;">None<br>
          </td>
          <td style="vertical-align: top;"><br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> POUT<br>
          </td>
          <td style="vertical-align: top;">n/a<br>
          </td>
          <td style="vertical-align: top;">Output from CPU<br>
          </td>
          <td style="vertical-align: top;">TIME6<br>
          </td>
          <td style="vertical-align: top;">Indicates that the result of
            a <span style="font-family: monospace;">DINC</span>
            unprogrammed sequence is positive.<br>
          </td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> MOUT<br>
          </td>
          <td style="vertical-align: top;">n/a<br>
          </td>
          <td style="vertical-align: top;">Output from CPU<br>
          </td>
          <td style="vertical-align: top;">TIME6<br>
          </td>
          <td style="vertical-align: top;">Indicates that the result of
            a <span style="font-family: monospace;">DINC</span>
            unprogrammed sequence is negative.</td>
        </tr>
        <tr>
          <td style="vertical-align: top; font-family: monospace;"> ZOUT<br>
          </td>
          <td style="vertical-align: top;">n/a<br>
          </td>
          <td style="vertical-align: top;">Output from CPU<br>
          </td>
          <td style="vertical-align: top;">TIME6<br>
          </td>
          <td style="vertical-align: top;">Indicates that the result of
            a <span style="font-family: monospace;">DINC</span>
            unprogrammed sequence is plus zero or minus zero.<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <br>
    <hr style="width: 100%; height: 2px;">
    <center> <br>
      <span style="color: rgb(84, 89, 93); font-family: sans-serif;
        font-size: 11.05px; font-style: normal; font-variant: normal;
        font-weight: normal; letter-spacing: normal; line-height:
        16.575px; orphans: auto; text-align: center; text-indent: 0px;
        text-transform: none; white-space: normal; widows: 1;
        word-spacing: 0px; -webkit-text-stroke-width: 0px; display:
        inline !important; float: none; background-color: rgb(255, 255,
        255);"> This page is available under the <a
          href="https://creativecommons.org/publicdomain/zero/1.0/">Creative
Commons






          No Rights Reserved License</a></span><br>
      <i><font size="-1">Last modified by <a
            href="mailto:info@sandroid.org">Ronald Burkey</a> on
          2025-04-11.<br>
          <br>
          <a href="http://www.ibiblio.org"><img style="border: 0px solid
              ; width: 300px; height: 100px;" alt="Virtual AGC is hosted
              by ibiblio.org" src="hosted.png" width="300" height="100"></a><br>
        </font></i> </center>
    <br>
  </body>
</html>
