// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_top_cnn_top,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=153636,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=0,HLS_SYN_FF=20997,HLS_SYN_LUT=25004,HLS_VERSION=2022_2}" *)

module cnn_top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_state56 = 57'd36028797018963968;
parameter    ap_ST_fsm_state57 = 57'd72057594037927936;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] InModel;
wire   [63:0] Weights;
reg    OutModel0_ap_vld;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state19;
reg    gmem1_blk_n_R;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state9;
reg   [63:0] Weights_read_reg_1250;
reg   [63:0] InModel_read_reg_1264;
wire   [9:0] add_ln29_fu_833_p2;
reg   [9:0] add_ln29_reg_1278;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln31_fu_842_p2;
reg   [0:0] icmp_ln31_reg_1283;
wire   [0:0] icmp_ln29_fu_827_p2;
reg   [63:0] gmem1_addr_3_reg_1288;
wire   [3:0] select_ln29_2_fu_917_p3;
reg   [3:0] select_ln29_2_reg_1294;
wire   [3:0] select_ln31_fu_967_p3;
reg   [3:0] select_ln31_reg_1304;
wire   [3:0] select_ln31_2_fu_999_p3;
reg   [3:0] select_ln31_2_reg_1310;
wire   [8:0] add_ln44_fu_1021_p2;
reg   [8:0] add_ln44_reg_1318;
reg   [61:0] sext_ln36_mid2_v_reg_1323;
wire    ap_CS_fsm_state8;
reg  signed [31:0] gmem1_addr_3_read_reg_1334;
wire   [8:0] p_mid1224_fu_1077_p2;
reg   [8:0] p_mid1224_reg_1339;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_21_fu_1100_p3;
reg   [0:0] tmp_21_reg_1347;
wire    ap_CS_fsm_state18;
reg   [8:0] conv2d_1_V_addr_reg_1351;
reg   [31:0] gmem1_addr_3_read_1_reg_1356;
wire   [31:0] add_ln813_1_fu_1112_p2;
wire    ap_CS_fsm_state27;
reg   [61:0] trunc_ln7_reg_1366;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state36;
wire   [30:0] dense_V_q1;
reg   [30:0] input_Dense_V_1_load_reg_1381;
wire    ap_CS_fsm_state37;
wire   [30:0] dense_V_q0;
reg   [30:0] input_Dense_V_1_load_1_reg_1386;
reg   [30:0] input_Dense_V_1_load_2_reg_1401;
wire    ap_CS_fsm_state38;
reg   [30:0] input_Dense_V_1_load_3_reg_1406;
reg   [30:0] input_Dense_V_1_load_4_reg_1421;
wire    ap_CS_fsm_state39;
reg   [30:0] input_Dense_V_1_load_5_reg_1426;
reg   [30:0] input_Dense_V_1_load_6_reg_1441;
wire    ap_CS_fsm_state40;
reg   [30:0] input_Dense_V_1_load_7_reg_1446;
reg   [30:0] input_Dense_V_1_load_8_reg_1461;
wire    ap_CS_fsm_state41;
reg   [30:0] input_Dense_V_1_load_9_reg_1466;
reg   [30:0] input_Dense_V_1_load_10_reg_1481;
wire    ap_CS_fsm_state42;
reg   [30:0] input_Dense_V_1_load_11_reg_1486;
reg   [30:0] input_Dense_V_1_load_12_reg_1501;
wire    ap_CS_fsm_state43;
reg   [30:0] input_Dense_V_1_load_13_reg_1506;
reg   [30:0] input_Dense_V_1_load_14_reg_1521;
wire    ap_CS_fsm_state44;
reg   [30:0] input_Dense_V_1_load_15_reg_1526;
reg   [30:0] input_Dense_V_1_load_16_reg_1541;
wire    ap_CS_fsm_state45;
reg   [30:0] input_Dense_V_1_load_17_reg_1546;
reg   [30:0] input_Dense_V_1_load_18_reg_1561;
wire    ap_CS_fsm_state46;
reg   [30:0] input_Dense_V_1_load_19_reg_1566;
reg   [30:0] input_Dense_V_1_load_20_reg_1581;
wire    ap_CS_fsm_state47;
reg   [30:0] input_Dense_V_1_load_21_reg_1586;
reg   [30:0] input_Dense_V_1_load_22_reg_1601;
wire    ap_CS_fsm_state48;
reg   [30:0] input_Dense_V_1_load_23_reg_1606;
reg   [30:0] input_Dense_V_1_load_24_reg_1621;
wire    ap_CS_fsm_state49;
reg   [30:0] input_Dense_V_1_load_25_reg_1626;
reg   [30:0] input_Dense_V_1_load_26_reg_1641;
wire    ap_CS_fsm_state50;
reg   [30:0] input_Dense_V_1_load_27_reg_1646;
reg   [30:0] input_Dense_V_1_load_28_reg_1661;
wire    ap_CS_fsm_state51;
reg   [30:0] input_Dense_V_1_load_29_reg_1666;
reg   [61:0] trunc_ln4_reg_1681;
wire    ap_CS_fsm_state52;
wire   [63:0] add_ln1273_fu_1188_p2;
reg   [63:0] add_ln1273_reg_1686;
reg   [30:0] input_Dense_V_1_load_30_reg_1691;
reg   [30:0] input_Dense_V_1_load_31_reg_1696;
wire   [63:0] add_ln34_fu_1194_p2;
reg   [63:0] add_ln34_reg_1701;
wire    ap_CS_fsm_state56;
wire   [63:0] add_ln34_1_fu_1200_p2;
reg   [63:0] add_ln34_1_reg_1706;
reg   [3:0] out_Dense_V_address0;
reg    out_Dense_V_ce0;
reg    out_Dense_V_we0;
wire   [31:0] out_Dense_V_q0;
reg   [4:0] out_Dense_V_1_address0;
reg    out_Dense_V_1_ce0;
reg    out_Dense_V_1_we0;
wire   [31:0] out_Dense_V_1_q0;
reg   [11:0] conv2d_V_address0;
reg    conv2d_V_ce0;
reg    conv2d_V_we0;
wire   [31:0] conv2d_V_q0;
reg    conv2d_V_ce1;
wire   [31:0] conv2d_V_q1;
reg    conv2d_V_ce2;
wire   [31:0] conv2d_V_q2;
reg    conv2d_V_ce3;
wire   [31:0] conv2d_V_q3;
reg   [9:0] max_pooling2d_V_address0;
reg    max_pooling2d_V_ce0;
reg    max_pooling2d_V_we0;
wire   [31:0] max_pooling2d_V_q0;
reg   [8:0] conv2d_1_V_address0;
reg    conv2d_1_V_ce0;
reg    conv2d_1_V_we0;
wire   [31:0] conv2d_1_V_q0;
reg    conv2d_1_V_ce1;
wire   [31:0] conv2d_1_V_q1;
reg    conv2d_1_V_ce2;
wire   [31:0] conv2d_1_V_q2;
reg    conv2d_1_V_ce3;
wire   [31:0] conv2d_1_V_q3;
reg   [6:0] max_pooling2d_1_V_address0;
reg    max_pooling2d_1_V_ce0;
reg    max_pooling2d_1_V_we0;
wire   [31:0] max_pooling2d_1_V_q0;
reg   [6:0] flatten_V_address0;
reg    flatten_V_ce0;
reg    flatten_V_we0;
wire   [31:0] flatten_V_q0;
reg   [4:0] dense_V_address0;
reg    dense_V_ce0;
reg    dense_V_we0;
reg   [4:0] dense_V_address1;
reg    dense_V_ce1;
reg   [3:0] dense_1_V_address0;
reg    dense_1_V_ce0;
reg    dense_1_V_we0;
wire   [30:0] dense_1_V_q0;
reg    dense_1_V_ce1;
wire   [30:0] dense_1_V_q1;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_done;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_idle;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_ready;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WVALID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WDATA;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WSTRB;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WLAST;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WID;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_RREADY;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_BREADY;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WVALID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WDATA;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WSTRB;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WLAST;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WID;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARUSER;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_RREADY;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_BREADY;
wire   [11:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_address0;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_ce0;
wire    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_we0;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_d0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_ready;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce0;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address1;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce1;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address2;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce2;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address3;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce3;
wire   [9:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_d0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_ready;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce0;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address1;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce1;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address2;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce2;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address3;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce3;
wire   [6:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_d0;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_done;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_idle;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_ready;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWUSER;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WVALID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WDATA;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WSTRB;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WLAST;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WID;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WUSER;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARUSER;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_RREADY;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_BREADY;
wire   [9:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_address0;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_ce0;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out;
wire    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out_ap_vld;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_ready;
wire   [6:0] grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_ce0;
wire   [6:0] grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_d0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_done;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_idle;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_ready;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WVALID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WDATA;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WSTRB;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WLAST;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WID;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_RREADY;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_BREADY;
wire   [6:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_address0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_ce0;
wire   [4:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_address0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_ce0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_we0;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_d0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_ready;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_ce0;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_we0;
wire   [30:0] grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_d0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_done;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_idle;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_ready;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WVALID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WDATA;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WSTRB;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WLAST;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WID;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARVALID;
wire   [63:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARADDR;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARID;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARLEN;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARBURST;
wire   [1:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARPROT;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARQOS;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARREGION;
wire   [0:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARUSER;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_RREADY;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_BREADY;
wire   [3:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_address0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_ce0;
wire    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_we0;
wire   [31:0] grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_d0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_ready;
wire   [3:0] grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_ce0;
wire   [3:0] grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_we0;
wire   [30:0] grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_d0;
wire    grp_Dense_2_fu_725_ap_start;
wire    grp_Dense_2_fu_725_ap_done;
wire    grp_Dense_2_fu_725_ap_idle;
wire    grp_Dense_2_fu_725_ap_ready;
wire   [3:0] grp_Dense_2_fu_725_input_Dense_address0;
wire    grp_Dense_2_fu_725_input_Dense_ce0;
wire   [3:0] grp_Dense_2_fu_725_input_Dense_address1;
wire    grp_Dense_2_fu_725_input_Dense_ce1;
wire    grp_Dense_2_fu_725_m_axi_gmem1_AWVALID;
wire   [63:0] grp_Dense_2_fu_725_m_axi_gmem1_AWADDR;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_AWID;
wire   [31:0] grp_Dense_2_fu_725_m_axi_gmem1_AWLEN;
wire   [2:0] grp_Dense_2_fu_725_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_Dense_2_fu_725_m_axi_gmem1_AWBURST;
wire   [1:0] grp_Dense_2_fu_725_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_Dense_2_fu_725_m_axi_gmem1_AWPROT;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_AWQOS;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_AWREGION;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_AWUSER;
wire    grp_Dense_2_fu_725_m_axi_gmem1_WVALID;
wire   [31:0] grp_Dense_2_fu_725_m_axi_gmem1_WDATA;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_WSTRB;
wire    grp_Dense_2_fu_725_m_axi_gmem1_WLAST;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_WID;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_WUSER;
wire    grp_Dense_2_fu_725_m_axi_gmem1_ARVALID;
wire   [63:0] grp_Dense_2_fu_725_m_axi_gmem1_ARADDR;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_ARID;
wire   [31:0] grp_Dense_2_fu_725_m_axi_gmem1_ARLEN;
wire   [2:0] grp_Dense_2_fu_725_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_Dense_2_fu_725_m_axi_gmem1_ARBURST;
wire   [1:0] grp_Dense_2_fu_725_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_Dense_2_fu_725_m_axi_gmem1_ARPROT;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_ARQOS;
wire   [3:0] grp_Dense_2_fu_725_m_axi_gmem1_ARREGION;
wire   [0:0] grp_Dense_2_fu_725_m_axi_gmem1_ARUSER;
wire    grp_Dense_2_fu_725_m_axi_gmem1_RREADY;
wire    grp_Dense_2_fu_725_m_axi_gmem1_BREADY;
wire   [31:0] grp_Dense_2_fu_725_ap_return;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
reg   [63:0] gmem1_ARADDR;
reg   [31:0] gmem1_ARLEN;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg   [31:0] storemerge11_reg_604;
reg    grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg;
wire    ap_CS_fsm_state29;
reg    grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
reg    grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg;
wire    ap_CS_fsm_state53;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
reg    grp_Dense_2_fu_725_ap_start_reg;
wire    ap_CS_fsm_state57;
wire   [63:0] zext_ln44_fu_1108_p1;
wire  signed [63:0] sext_ln29_fu_907_p1;
wire  signed [63:0] sext_ln29_2_fu_1045_p1;
reg   [3:0] y_fu_230;
wire   [3:0] add_ln33_fu_1116_p2;
reg   [3:0] x_1_fu_234;
reg   [7:0] indvar_flatten238_fu_238;
wire   [7:0] select_ln31_3_fu_1127_p3;
reg   [3:0] n_1_fu_242;
reg   [9:0] indvar_flatten272_fu_246;
wire    ap_CS_fsm_state28;
wire   [2:0] empty_fu_778_p1;
wire   [9:0] tmp_fu_782_p4;
wire  signed [11:0] tmp8_cast_cast_cast_fu_792_p1;
wire   [63:0] tmp8_cast_cast_cast_cast_fu_796_p1;
wire   [63:0] empty_78_fu_800_p2;
wire   [2:0] empty_79_fu_815_p1;
wire   [3:0] add_ln29_2_fu_856_p2;
wire   [2:0] empty_81_fu_862_p1;
wire   [9:0] tmp8464_mid1_fu_866_p4;
wire  signed [11:0] tmp8_cast_cast_mid1_cast_fu_876_p1;
wire   [63:0] tmp8_cast_cast_mid1_cast_cast_fu_880_p1;
wire   [63:0] p_mid1260_fu_884_p2;
wire   [61:0] p_cast31_mid1_fu_889_p4;
wire   [61:0] p_cast1_fu_805_p4;
wire   [61:0] select_ln29_1_fu_899_p3;
wire   [5:0] tmp_59_fu_819_p3;
wire   [0:0] icmp_ln33_fu_943_p2;
wire   [0:0] xor_ln29_fu_937_p2;
wire   [3:0] select_ln29_fu_848_p3;
wire   [0:0] and_ln29_fu_949_p2;
wire   [0:0] or_ln31_fu_961_p2;
wire   [3:0] add_ln31_fu_955_p2;
wire   [2:0] empty_82_fu_975_p1;
wire   [5:0] p_mid_fu_979_p3;
wire   [5:0] select_ln29_3_fu_929_p3;
wire   [5:0] select_ln31_1_fu_987_p3;
wire   [2:0] trunc_ln44_fu_1007_p1;
wire   [8:0] tmp12_fu_1011_p4;
wire   [8:0] zext_ln31_fu_995_p1;
wire   [11:0] grp_fu_1206_p3;
wire   [63:0] zext_ln29_1_fu_1027_p1;
wire   [63:0] add_ln29_4_fu_1030_p2;
wire   [7:0] p_shl16_mid_fu_1055_p3;
wire   [5:0] p_shl17_mid_fu_1066_p3;
wire   [8:0] p_shl16_cast_mid1218_fu_1062_p1;
wire   [8:0] p_shl17_cast_mid1222_fu_1073_p1;
wire  signed [31:0] sext_ln813_fu_1090_p0;
wire  signed [32:0] sext_ln813_fu_1090_p1;
wire  signed [32:0] sext_ln29_1_fu_1084_p1;
wire   [32:0] ret_V_fu_1094_p2;
wire  signed [31:0] add_ln813_1_fu_1112_p1;
wire   [7:0] add_ln31_1_fu_1121_p2;
wire   [63:0] add_ln7_1_fu_1156_p2;
wire   [63:0] add_ln29_1_fu_1172_p2;
wire   [3:0] grp_fu_1206_p0;
wire   [8:0] grp_fu_1206_p1;
wire   [8:0] grp_fu_1206_p2;
wire    ap_CS_fsm_state7;
reg    grp_fu_1206_ce;
reg   [56:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire   [11:0] grp_fu_1206_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg = 1'b0;
#0 grp_Dense_2_fu_725_ap_start_reg = 1'b0;
end

cnn_top_out_Dense_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
out_Dense_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_Dense_V_address0),
    .ce0(out_Dense_V_ce0),
    .we0(out_Dense_V_we0),
    .d0(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_d0),
    .q0(out_Dense_V_q0)
);

cnn_top_out_Dense_V_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
out_Dense_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_Dense_V_1_address0),
    .ce0(out_Dense_V_1_ce0),
    .we0(out_Dense_V_1_we0),
    .d0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_d0),
    .q0(out_Dense_V_1_q0)
);

cnn_top_conv2d_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
conv2d_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2d_V_address0),
    .ce0(conv2d_V_ce0),
    .we0(conv2d_V_we0),
    .d0(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_d0),
    .q0(conv2d_V_q0),
    .address1(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address1),
    .ce1(conv2d_V_ce1),
    .q1(conv2d_V_q1),
    .address2(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address2),
    .ce2(conv2d_V_ce2),
    .q2(conv2d_V_q2),
    .address3(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address3),
    .ce3(conv2d_V_ce3),
    .q3(conv2d_V_q3)
);

cnn_top_max_pooling2d_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
max_pooling2d_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pooling2d_V_address0),
    .ce0(max_pooling2d_V_ce0),
    .we0(max_pooling2d_V_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_d0),
    .q0(max_pooling2d_V_q0)
);

cnn_top_conv2d_1_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
conv2d_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2d_1_V_address0),
    .ce0(conv2d_1_V_ce0),
    .we0(conv2d_1_V_we0),
    .d0(storemerge11_reg_604),
    .q0(conv2d_1_V_q0),
    .address1(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address1),
    .ce1(conv2d_1_V_ce1),
    .q1(conv2d_1_V_q1),
    .address2(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address2),
    .ce2(conv2d_1_V_ce2),
    .q2(conv2d_1_V_q2),
    .address3(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address3),
    .ce3(conv2d_1_V_ce3),
    .q3(conv2d_1_V_q3)
);

cnn_top_max_pooling2d_1_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
max_pooling2d_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pooling2d_1_V_address0),
    .ce0(max_pooling2d_1_V_ce0),
    .we0(max_pooling2d_1_V_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_d0),
    .q0(max_pooling2d_1_V_q0)
);

cnn_top_max_pooling2d_1_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
flatten_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flatten_V_address0),
    .ce0(flatten_V_ce0),
    .we0(flatten_V_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_d0),
    .q0(flatten_V_q0)
);

cnn_top_dense_V_RAM_AUTO_1R1W #(
    .DataWidth( 31 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
dense_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_V_address0),
    .ce0(dense_V_ce0),
    .we0(dense_V_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_d0),
    .q0(dense_V_q0),
    .address1(dense_V_address1),
    .ce1(dense_V_ce1),
    .q1(dense_V_q1)
);

cnn_top_dense_1_V_RAM_AUTO_1R1W #(
    .DataWidth( 31 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
dense_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_V_address0),
    .ce0(dense_1_V_ce0),
    .we0(dense_1_V_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_d0),
    .q0(dense_1_V_q0),
    .address1(grp_Dense_2_fu_725_input_Dense_address1),
    .ce1(dense_1_V_ce1),
    .q1(dense_1_V_q1)
);

cnn_top_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0 grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start),
    .ap_done(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_ready),
    .m_axi_gmem1_AWVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .m_axi_gmem0_AWVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .Weights(Weights_read_reg_1250),
    .InModel(InModel_read_reg_1264),
    .conv2d_V_address0(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_address0),
    .conv2d_V_ce0(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_ce0),
    .conv2d_V_we0(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_we0),
    .conv2d_V_d0(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_d0)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3 grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_ready),
    .conv2d_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address0),
    .conv2d_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce0),
    .conv2d_V_q0(conv2d_V_q0),
    .conv2d_V_address1(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address1),
    .conv2d_V_ce1(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce1),
    .conv2d_V_q1(conv2d_V_q1),
    .conv2d_V_address2(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address2),
    .conv2d_V_ce2(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce2),
    .conv2d_V_q2(conv2d_V_q2),
    .conv2d_V_address3(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address3),
    .conv2d_V_ce3(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce3),
    .conv2d_V_q3(conv2d_V_q3),
    .max_pooling2d_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_address0),
    .max_pooling2d_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_ce0),
    .max_pooling2d_V_we0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_we0),
    .max_pooling2d_V_d0(grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_d0)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3 grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_ready),
    .conv2d_1_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address0),
    .conv2d_1_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce0),
    .conv2d_1_V_q0(conv2d_1_V_q0),
    .conv2d_1_V_address1(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address1),
    .conv2d_1_V_ce1(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce1),
    .conv2d_1_V_q1(conv2d_1_V_q1),
    .conv2d_1_V_address2(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address2),
    .conv2d_1_V_ce2(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce2),
    .conv2d_1_V_q2(conv2d_1_V_q2),
    .conv2d_1_V_address3(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address3),
    .conv2d_1_V_ce3(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce3),
    .conv2d_1_V_q3(conv2d_1_V_q3),
    .max_pooling2d_1_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_address0),
    .max_pooling2d_1_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_ce0),
    .max_pooling2d_1_V_we0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_we0),
    .max_pooling2d_1_V_d0(grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_d0)
);

cnn_top_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1 grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start),
    .ap_done(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_ready),
    .m_axi_gmem1_AWVALID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .sext_ln29_3(sext_ln36_mid2_v_reg_1323),
    .select_ln31_2(select_ln31_2_reg_1310),
    .p_mid1224(p_mid1224_reg_1339),
    .zext_ln33_1(select_ln31_reg_1304),
    .max_pooling2d_V_address0(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_address0),
    .max_pooling2d_V_ce0(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_ce0),
    .max_pooling2d_V_q0(max_pooling2d_V_q0),
    .s_V_4_out(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out),
    .s_V_4_out_ap_vld(grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out_ap_vld)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3 grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_ready),
    .max_pooling2d_1_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_address0),
    .max_pooling2d_1_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_ce0),
    .max_pooling2d_1_V_q0(max_pooling2d_1_V_q0),
    .flatten_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_address0),
    .flatten_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_ce0),
    .flatten_V_we0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_we0),
    .flatten_V_d0(grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_d0)
);

cnn_top_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0 grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start),
    .ap_done(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_ready),
    .m_axi_gmem1_AWVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .flatten_V_address0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_address0),
    .flatten_V_ce0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_ce0),
    .flatten_V_q0(flatten_V_q0),
    .Weights(Weights_read_reg_1250),
    .sext_ln7(trunc_ln7_reg_1366),
    .out_Dense_V_1_address0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_address0),
    .out_Dense_V_1_ce0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_ce0),
    .out_Dense_V_1_we0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_we0),
    .out_Dense_V_1_d0(grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_d0)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_17_1 grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_ready),
    .out_Dense_V_1_address0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_address0),
    .out_Dense_V_1_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_ce0),
    .out_Dense_V_1_q0(out_Dense_V_1_q0),
    .dense_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_address0),
    .dense_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_ce0),
    .dense_V_we0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_we0),
    .dense_V_d0(grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_d0)
);

cnn_top_cnn_top_Pipeline_loop_for_a_Dense_1 grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start),
    .ap_done(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_ready),
    .m_axi_gmem1_AWVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .add_ln1273(add_ln1273_reg_1686),
    .zext_ln1273(input_Dense_V_1_load_reg_1381),
    .zext_ln1271(input_Dense_V_1_load_1_reg_1386),
    .zext_ln1271_1(input_Dense_V_1_load_2_reg_1401),
    .zext_ln1271_2(input_Dense_V_1_load_3_reg_1406),
    .zext_ln1271_3(input_Dense_V_1_load_4_reg_1421),
    .zext_ln1271_4(input_Dense_V_1_load_5_reg_1426),
    .zext_ln1271_5(input_Dense_V_1_load_6_reg_1441),
    .zext_ln1271_6(input_Dense_V_1_load_7_reg_1446),
    .zext_ln1271_7(input_Dense_V_1_load_8_reg_1461),
    .zext_ln1271_8(input_Dense_V_1_load_9_reg_1466),
    .zext_ln1271_9(input_Dense_V_1_load_10_reg_1481),
    .zext_ln1271_10(input_Dense_V_1_load_11_reg_1486),
    .zext_ln1271_11(input_Dense_V_1_load_12_reg_1501),
    .zext_ln1271_12(input_Dense_V_1_load_13_reg_1506),
    .zext_ln1271_13(input_Dense_V_1_load_14_reg_1521),
    .zext_ln1271_14(input_Dense_V_1_load_15_reg_1526),
    .zext_ln1271_15(input_Dense_V_1_load_16_reg_1541),
    .zext_ln1271_16(input_Dense_V_1_load_17_reg_1546),
    .zext_ln1271_17(input_Dense_V_1_load_18_reg_1561),
    .zext_ln1271_18(input_Dense_V_1_load_19_reg_1566),
    .zext_ln1271_19(input_Dense_V_1_load_20_reg_1581),
    .zext_ln1271_20(input_Dense_V_1_load_21_reg_1586),
    .zext_ln1271_21(input_Dense_V_1_load_22_reg_1601),
    .zext_ln1271_22(input_Dense_V_1_load_23_reg_1606),
    .zext_ln1271_23(input_Dense_V_1_load_24_reg_1621),
    .zext_ln1271_24(input_Dense_V_1_load_25_reg_1626),
    .zext_ln1271_25(input_Dense_V_1_load_26_reg_1641),
    .zext_ln1271_26(input_Dense_V_1_load_27_reg_1646),
    .zext_ln1271_27(input_Dense_V_1_load_28_reg_1661),
    .zext_ln1271_28(input_Dense_V_1_load_29_reg_1666),
    .zext_ln1271_29(input_Dense_V_1_load_30_reg_1691),
    .zext_ln29_1(input_Dense_V_1_load_31_reg_1696),
    .sext_ln1271(trunc_ln4_reg_1681),
    .out_Dense_V_address0(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_address0),
    .out_Dense_V_ce0(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_ce0),
    .out_Dense_V_we0(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_we0),
    .out_Dense_V_d0(grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_d0)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_39_1 grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_ready),
    .out_Dense_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_address0),
    .out_Dense_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_ce0),
    .out_Dense_V_q0(out_Dense_V_q0),
    .dense_1_V_address0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_address0),
    .dense_1_V_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_ce0),
    .dense_1_V_we0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_we0),
    .dense_1_V_d0(grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_d0)
);

cnn_top_Dense_2 grp_Dense_2_fu_725(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Dense_2_fu_725_ap_start),
    .ap_done(grp_Dense_2_fu_725_ap_done),
    .ap_idle(grp_Dense_2_fu_725_ap_idle),
    .ap_ready(grp_Dense_2_fu_725_ap_ready),
    .input_Dense_address0(grp_Dense_2_fu_725_input_Dense_address0),
    .input_Dense_ce0(grp_Dense_2_fu_725_input_Dense_ce0),
    .input_Dense_q0(dense_1_V_q0),
    .input_Dense_address1(grp_Dense_2_fu_725_input_Dense_address1),
    .input_Dense_ce1(grp_Dense_2_fu_725_input_Dense_ce1),
    .input_Dense_q1(dense_1_V_q1),
    .m_axi_gmem1_AWVALID(grp_Dense_2_fu_725_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_Dense_2_fu_725_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_Dense_2_fu_725_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_Dense_2_fu_725_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_Dense_2_fu_725_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_Dense_2_fu_725_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_Dense_2_fu_725_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_Dense_2_fu_725_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_Dense_2_fu_725_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_Dense_2_fu_725_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_Dense_2_fu_725_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_Dense_2_fu_725_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_Dense_2_fu_725_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_Dense_2_fu_725_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_Dense_2_fu_725_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_Dense_2_fu_725_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_Dense_2_fu_725_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_Dense_2_fu_725_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_Dense_2_fu_725_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_Dense_2_fu_725_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_Dense_2_fu_725_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_Dense_2_fu_725_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_Dense_2_fu_725_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_Dense_2_fu_725_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_Dense_2_fu_725_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_Dense_2_fu_725_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_Dense_2_fu_725_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_Dense_2_fu_725_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_Dense_2_fu_725_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_Dense_2_fu_725_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_Dense_2_fu_725_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_Dense_2_fu_725_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .bias(add_ln34_reg_1701),
    .weight(add_ln34_1_reg_1706),
    .ap_return(grp_Dense_2_fu_725_ap_return)
);

cnn_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .OutModel0(grp_Dense_2_fu_725_ap_return),
    .OutModel0_ap_vld(OutModel0_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_top_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .InModel(InModel),
    .Weights(Weights)
);

cnn_top_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARADDR),
    .I_ARLEN(grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

cnn_top_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_ARADDR),
    .I_ARLEN(gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

cnn_top_mac_muladd_4ns_9ns_9ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mac_muladd_4ns_9ns_9ns_12_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1206_p0),
    .din1(grp_fu_1206_p1),
    .din2(grp_fu_1206_p2),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Dense_2_fu_725_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state56)) begin
            grp_Dense_2_fu_725_ap_start_reg <= 1'b1;
        end else if ((grp_Dense_2_fu_725_ap_ready == 1'b1)) begin
            grp_Dense_2_fu_725_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln29_fu_827_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state52)) begin
            grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten238_fu_238 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten238_fu_238 <= select_ln31_3_fu_1127_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten272_fu_246 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten272_fu_246 <= add_ln29_reg_1278;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_1_fu_242 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        n_1_fu_242 <= select_ln29_2_reg_1294;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_fu_1100_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        storemerge11_reg_604 <= 32'd0;
    end else if (((tmp_21_reg_1347 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        storemerge11_reg_604 <= add_ln813_1_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_fu_234 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        x_1_fu_234 <= select_ln31_2_reg_1310;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_230 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        y_fu_230 <= add_ln33_fu_1116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        InModel_read_reg_1264 <= InModel;
        Weights_read_reg_1250 <= Weights;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln1273_reg_1686 <= add_ln1273_fu_1188_p2;
        input_Dense_V_1_load_30_reg_1691 <= dense_V_q1;
        input_Dense_V_1_load_31_reg_1696 <= dense_V_q0;
        trunc_ln4_reg_1681 <= {{add_ln29_1_fu_1172_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln29_reg_1278 <= add_ln29_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add_ln34_1_reg_1706 <= add_ln34_1_fu_1200_p2;
        add_ln34_reg_1701 <= add_ln34_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_827_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln44_reg_1318 <= add_ln44_fu_1021_p2;
        gmem1_addr_3_reg_1288 <= sext_ln29_fu_907_p1;
        icmp_ln31_reg_1283 <= icmp_ln31_fu_842_p2;
        select_ln29_2_reg_1294 <= select_ln29_2_fu_917_p3;
        select_ln31_2_reg_1310 <= select_ln31_2_fu_999_p3;
        select_ln31_reg_1304 <= select_ln31_fu_967_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv2d_1_V_addr_reg_1351 <= zext_ln44_fu_1108_p1;
        tmp_21_reg_1347 <= ret_V_fu_1094_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        gmem1_addr_3_read_1_reg_1356 <= gmem1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        gmem1_addr_3_read_reg_1334 <= gmem1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_Dense_V_1_load_10_reg_1481 <= dense_V_q1;
        input_Dense_V_1_load_11_reg_1486 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        input_Dense_V_1_load_12_reg_1501 <= dense_V_q1;
        input_Dense_V_1_load_13_reg_1506 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        input_Dense_V_1_load_14_reg_1521 <= dense_V_q1;
        input_Dense_V_1_load_15_reg_1526 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        input_Dense_V_1_load_16_reg_1541 <= dense_V_q1;
        input_Dense_V_1_load_17_reg_1546 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        input_Dense_V_1_load_18_reg_1561 <= dense_V_q1;
        input_Dense_V_1_load_19_reg_1566 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        input_Dense_V_1_load_1_reg_1386 <= dense_V_q0;
        input_Dense_V_1_load_reg_1381 <= dense_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        input_Dense_V_1_load_20_reg_1581 <= dense_V_q1;
        input_Dense_V_1_load_21_reg_1586 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        input_Dense_V_1_load_22_reg_1601 <= dense_V_q1;
        input_Dense_V_1_load_23_reg_1606 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        input_Dense_V_1_load_24_reg_1621 <= dense_V_q1;
        input_Dense_V_1_load_25_reg_1626 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        input_Dense_V_1_load_26_reg_1641 <= dense_V_q1;
        input_Dense_V_1_load_27_reg_1646 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        input_Dense_V_1_load_28_reg_1661 <= dense_V_q1;
        input_Dense_V_1_load_29_reg_1666 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        input_Dense_V_1_load_2_reg_1401 <= dense_V_q1;
        input_Dense_V_1_load_3_reg_1406 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        input_Dense_V_1_load_4_reg_1421 <= dense_V_q1;
        input_Dense_V_1_load_5_reg_1426 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_Dense_V_1_load_6_reg_1441 <= dense_V_q1;
        input_Dense_V_1_load_7_reg_1446 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        input_Dense_V_1_load_8_reg_1461 <= dense_V_q1;
        input_Dense_V_1_load_9_reg_1466 <= dense_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_mid1224_reg_1339[8 : 2] <= p_mid1224_fu_1077_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sext_ln36_mid2_v_reg_1323 <= {{add_ln29_4_fu_1030_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        trunc_ln7_reg_1366 <= {{add_ln7_1_fu_1156_p2[63:2]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) & (grp_Dense_2_fu_725_ap_done == 1'b1))) begin
        OutModel0_ap_vld = 1'b1;
    end else begin
        OutModel0_ap_vld = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((gmem1_RVALID == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((gmem1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((gmem1_RVALID == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_Dense_2_fu_725_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((gmem1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) & (grp_Dense_2_fu_725_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) & (grp_Dense_2_fu_725_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2d_1_V_address0 = conv2d_1_V_addr_reg_1351;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2d_1_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_address0;
    end else begin
        conv2d_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2d_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2d_1_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce0;
    end else begin
        conv2d_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2d_1_V_ce1 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce1;
    end else begin
        conv2d_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2d_1_V_ce2 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce2;
    end else begin
        conv2d_1_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2d_1_V_ce3 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_conv2d_1_V_ce3;
    end else begin
        conv2d_1_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2d_1_V_we0 = 1'b1;
    end else begin
        conv2d_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2d_V_address0 = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_address0;
    end else begin
        conv2d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2d_V_ce0 = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_ce0;
    end else begin
        conv2d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_V_ce1 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce1;
    end else begin
        conv2d_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_V_ce2 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce2;
    end else begin
        conv2d_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_V_ce3 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_conv2d_V_ce3;
    end else begin
        conv2d_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2d_V_we0 = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_conv2d_V_we0;
    end else begin
        conv2d_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        dense_1_V_address0 = grp_Dense_2_fu_725_input_Dense_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dense_1_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_address0;
    end else begin
        dense_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        dense_1_V_ce0 = grp_Dense_2_fu_725_input_Dense_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dense_1_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_ce0;
    end else begin
        dense_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        dense_1_V_ce1 = grp_Dense_2_fu_725_input_Dense_ce1;
    end else begin
        dense_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        dense_1_V_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_dense_1_V_we0;
    end else begin
        dense_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dense_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dense_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dense_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dense_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dense_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dense_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dense_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dense_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dense_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dense_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dense_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dense_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_address0;
    end else begin
        dense_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dense_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dense_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dense_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dense_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dense_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dense_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dense_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dense_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dense_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dense_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dense_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dense_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dense_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dense_V_address1 = 64'd0;
    end else begin
        dense_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        dense_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dense_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_ce0;
    end else begin
        dense_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        dense_V_ce1 = 1'b1;
    end else begin
        dense_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        dense_V_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_dense_V_we0;
    end else begin
        dense_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        flatten_V_address0 = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        flatten_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_address0;
    end else begin
        flatten_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        flatten_V_ce0 = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_flatten_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        flatten_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_ce0;
    end else begin
        flatten_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        flatten_V_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_flatten_V_we0;
    end else begin
        flatten_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_ARVALID = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_RREADY = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (gmem1_ARREADY == 1'b1))) begin
        gmem1_ARADDR = sext_ln29_2_fu_1045_p1;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (gmem1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (gmem1_ARREADY == 1'b1)))) begin
        gmem1_ARADDR = gmem1_addr_3_reg_1288;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem1_ARADDR = grp_Dense_2_fu_725_m_axi_gmem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem1_ARADDR = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem1_ARADDR = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem1_ARADDR = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem1_ARADDR = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARADDR;
    end else begin
        gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (gmem1_ARREADY == 1'b1))) begin
        gmem1_ARLEN = 32'd100;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (gmem1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (gmem1_ARREADY == 1'b1)))) begin
        gmem1_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem1_ARLEN = grp_Dense_2_fu_725_m_axi_gmem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem1_ARLEN = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem1_ARLEN = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem1_ARLEN = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem1_ARLEN = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARLEN;
    end else begin
        gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (gmem1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state6) & (gmem1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (gmem1_ARREADY == 1'b1)))) begin
        gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem1_ARVALID = grp_Dense_2_fu_725_m_axi_gmem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem1_ARVALID = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem1_ARVALID = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem1_ARVALID = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem1_ARVALID = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (gmem1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state26) & (gmem1_RVALID == 1'b1)))) begin
        gmem1_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state57))) begin
        gmem1_RREADY = grp_Dense_2_fu_725_m_axi_gmem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state53))) begin
        gmem1_RREADY = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_m_axi_gmem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem1_RREADY = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_m_axi_gmem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem1_RREADY = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_m_axi_gmem1_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem1_RREADY = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state19))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state6) & (gmem1_ARREADY == 1'b1)))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pooling2d_1_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pooling2d_1_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_address0;
    end else begin
        max_pooling2d_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pooling2d_1_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_max_pooling2d_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pooling2d_1_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_ce0;
    end else begin
        max_pooling2d_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pooling2d_1_V_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_max_pooling2d_1_V_we0;
    end else begin
        max_pooling2d_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pooling2d_V_address0 = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        max_pooling2d_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_address0;
    end else begin
        max_pooling2d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        max_pooling2d_V_ce0 = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_max_pooling2d_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        max_pooling2d_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_ce0;
    end else begin
        max_pooling2d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max_pooling2d_V_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_max_pooling2d_V_we0;
    end else begin
        max_pooling2d_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out_Dense_V_1_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out_Dense_V_1_address0 = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_address0;
    end else begin
        out_Dense_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        out_Dense_V_1_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_out_Dense_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out_Dense_V_1_ce0 = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_ce0;
    end else begin
        out_Dense_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        out_Dense_V_1_we0 = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_out_Dense_V_1_we0;
    end else begin
        out_Dense_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_Dense_V_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        out_Dense_V_address0 = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_address0;
    end else begin
        out_Dense_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_Dense_V_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_out_Dense_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        out_Dense_V_ce0 = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_ce0;
    end else begin
        out_Dense_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        out_Dense_V_we0 = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_out_Dense_V_we0;
    end else begin
        out_Dense_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln29_fu_827_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (gmem1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (gmem1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (gmem1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((tmp_21_fu_1100_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (gmem1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (gmem1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (grp_Dense_2_fu_725_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1273_fu_1188_p2 = (Weights_read_reg_1250 + 64'd20160);

assign add_ln29_1_fu_1172_p2 = (Weights_read_reg_1250 + 64'd22208);

assign add_ln29_2_fu_856_p2 = (n_1_fu_242 + 4'd1);

assign add_ln29_4_fu_1030_p2 = (zext_ln29_1_fu_1027_p1 + Weights_read_reg_1250);

assign add_ln29_fu_833_p2 = (indvar_flatten272_fu_246 + 10'd1);

assign add_ln31_1_fu_1121_p2 = (indvar_flatten238_fu_238 + 8'd1);

assign add_ln31_fu_955_p2 = (select_ln29_fu_848_p3 + 4'd1);

assign add_ln33_fu_1116_p2 = (select_ln31_reg_1304 + 4'd1);

assign add_ln34_1_fu_1200_p2 = (Weights_read_reg_1250 + 64'd22272);

assign add_ln34_fu_1194_p2 = (Weights_read_reg_1250 + 64'd22912);

assign add_ln44_fu_1021_p2 = (tmp12_fu_1011_p4 + zext_ln31_fu_995_p1);

assign add_ln7_1_fu_1156_p2 = (Weights_read_reg_1250 + 64'd20032);

assign add_ln813_1_fu_1112_p1 = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out;

assign add_ln813_1_fu_1112_p2 = ($signed(gmem1_addr_3_read_1_reg_1356) + $signed(add_ln813_1_fu_1112_p1));

assign and_ln29_fu_949_p2 = (xor_ln29_fu_937_p2 & icmp_ln33_fu_943_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_78_fu_800_p2 = (tmp8_cast_cast_cast_cast_fu_796_p1 + Weights_read_reg_1250);

assign empty_79_fu_815_p1 = x_1_fu_234[2:0];

assign empty_81_fu_862_p1 = add_ln29_2_fu_856_p2[2:0];

assign empty_82_fu_975_p1 = add_ln31_fu_955_p2[2:0];

assign empty_fu_778_p1 = n_1_fu_242[2:0];

assign grp_Dense_2_fu_725_ap_start = grp_Dense_2_fu_725_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_17_1_fu_670_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_33_3_fu_636_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_39_1_fu_719_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_VITIS_LOOP_53_3_fu_654_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3_fu_630_ap_start_reg;

assign grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start = grp_cnn_top_Pipeline_loop_for_a_Dense_0_loop_for_b_Dense_0_fu_660_ap_start_reg;

assign grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start = grp_cnn_top_Pipeline_loop_for_a_Dense_1_fu_676_ap_start_reg;

assign grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start = grp_cnn_top_Pipeline_loop_for_channel2D_0_loop_for_bp2D_0_loop_for_ap2D_0_fu_616_ap_start_reg;

assign grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_ap_start_reg;

assign grp_fu_1206_p0 = grp_fu_1206_p00;

assign grp_fu_1206_p00 = select_ln29_2_fu_917_p3;

assign grp_fu_1206_p1 = 12'd400;

assign grp_fu_1206_p2 = 12'd416;

assign icmp_ln29_fu_827_p2 = ((indvar_flatten272_fu_246 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_842_p2 = ((indvar_flatten238_fu_238 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_943_p2 = ((y_fu_230 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln31_fu_961_p2 = (icmp_ln31_fu_842_p2 | and_ln29_fu_949_p2);

assign p_cast1_fu_805_p4 = {{empty_78_fu_800_p2[63:2]}};

assign p_cast31_mid1_fu_889_p4 = {{p_mid1260_fu_884_p2[63:2]}};

assign p_mid1224_fu_1077_p2 = (p_shl16_cast_mid1218_fu_1062_p1 - p_shl17_cast_mid1222_fu_1073_p1);

assign p_mid1260_fu_884_p2 = (tmp8_cast_cast_mid1_cast_cast_fu_880_p1 + Weights_read_reg_1250);

assign p_mid_fu_979_p3 = {{empty_82_fu_975_p1}, {3'd0}};

assign p_shl16_cast_mid1218_fu_1062_p1 = p_shl16_mid_fu_1055_p3;

assign p_shl16_mid_fu_1055_p3 = {{select_ln31_2_reg_1310}, {4'd0}};

assign p_shl17_cast_mid1222_fu_1073_p1 = p_shl17_mid_fu_1066_p3;

assign p_shl17_mid_fu_1066_p3 = {{select_ln31_2_reg_1310}, {2'd0}};

assign ret_V_fu_1094_p2 = ($signed(sext_ln813_fu_1090_p1) + $signed(sext_ln29_1_fu_1084_p1));

assign select_ln29_1_fu_899_p3 = ((icmp_ln31_fu_842_p2[0:0] == 1'b1) ? p_cast31_mid1_fu_889_p4 : p_cast1_fu_805_p4);

assign select_ln29_2_fu_917_p3 = ((icmp_ln31_fu_842_p2[0:0] == 1'b1) ? add_ln29_2_fu_856_p2 : n_1_fu_242);

assign select_ln29_3_fu_929_p3 = ((icmp_ln31_fu_842_p2[0:0] == 1'b1) ? 6'd0 : tmp_59_fu_819_p3);

assign select_ln29_fu_848_p3 = ((icmp_ln31_fu_842_p2[0:0] == 1'b1) ? 4'd0 : x_1_fu_234);

assign select_ln31_1_fu_987_p3 = ((and_ln29_fu_949_p2[0:0] == 1'b1) ? p_mid_fu_979_p3 : select_ln29_3_fu_929_p3);

assign select_ln31_2_fu_999_p3 = ((and_ln29_fu_949_p2[0:0] == 1'b1) ? add_ln31_fu_955_p2 : select_ln29_fu_848_p3);

assign select_ln31_3_fu_1127_p3 = ((icmp_ln31_reg_1283[0:0] == 1'b1) ? 8'd1 : add_ln31_1_fu_1121_p2);

assign select_ln31_fu_967_p3 = ((or_ln31_fu_961_p2[0:0] == 1'b1) ? 4'd0 : y_fu_230);

assign sext_ln29_1_fu_1084_p1 = gmem1_addr_3_read_reg_1334;

assign sext_ln29_2_fu_1045_p1 = $signed(sext_ln36_mid2_v_reg_1323);

assign sext_ln29_fu_907_p1 = $signed(select_ln29_1_fu_899_p3);

assign sext_ln813_fu_1090_p0 = grp_cnn_top_Pipeline_loop_for_fc_1_loop_for_fb_1_loop_for_fa_1_fu_642_s_V_4_out;

assign sext_ln813_fu_1090_p1 = sext_ln813_fu_1090_p0;

assign tmp12_fu_1011_p4 = {{{trunc_ln44_fu_1007_p1}, {2'd0}}, {select_ln31_fu_967_p3}};

assign tmp8464_mid1_fu_866_p4 = {{{{5'd17}, {empty_81_fu_862_p1}}}, {2'd0}};

assign tmp8_cast_cast_cast_cast_fu_796_p1 = $unsigned(tmp8_cast_cast_cast_fu_792_p1);

assign tmp8_cast_cast_cast_fu_792_p1 = $signed(tmp_fu_782_p4);

assign tmp8_cast_cast_mid1_cast_cast_fu_880_p1 = $unsigned(tmp8_cast_cast_mid1_cast_fu_876_p1);

assign tmp8_cast_cast_mid1_cast_fu_876_p1 = $signed(tmp8464_mid1_fu_866_p4);

assign tmp_21_fu_1100_p3 = ret_V_fu_1094_p2[32'd32];

assign tmp_59_fu_819_p3 = {{empty_79_fu_815_p1}, {3'd0}};

assign tmp_fu_782_p4 = {{{{5'd17}, {empty_fu_778_p1}}}, {2'd0}};

assign trunc_ln44_fu_1007_p1 = select_ln29_2_fu_917_p3[2:0];

assign xor_ln29_fu_937_p2 = (icmp_ln31_fu_842_p2 ^ 1'd1);

assign zext_ln29_1_fu_1027_p1 = grp_fu_1206_p3;

assign zext_ln31_fu_995_p1 = select_ln31_1_fu_987_p3;

assign zext_ln44_fu_1108_p1 = add_ln44_reg_1318;

always @ (posedge ap_clk) begin
    p_mid1224_reg_1339[1:0] <= 2'b00;
end

endmodule //cnn_top
