

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 26 03:41:33 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|      119|  0.890 us|  1.190 us|   90|  120|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 121 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 120 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19" [cdfg_199.c:22]   --->   Operation 132 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_7" [cdfg_199.c:22]   --->   Operation 133 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [cdfg_199.c:22]   --->   Operation 134 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %p_read" [cdfg_199.c:42]   --->   Operation 135 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (3.52ns)   --->   "%sub_ln42 = sub i64 %p_7_read, i64 %zext_ln42" [cdfg_199.c:42]   --->   Operation 136 'sub' 'sub_ln42' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i32 %p_19_read, i32 0" [cdfg_199.c:42]   --->   Operation 137 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 138 [1/1] (0.69ns)   --->   "%select_ln42 = select i1 %icmp_ln42, i64 966, i64 965" [cdfg_199.c:42]   --->   Operation 138 'select' 'select_ln42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [68/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 139 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 140 [67/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 140 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 141 [66/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 141 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 142 [65/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 142 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 143 [64/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 143 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 144 [63/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 144 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 145 [62/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 145 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 146 [61/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 146 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 147 [60/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 147 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 148 [59/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 148 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 149 [58/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 149 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 150 [57/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 150 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 151 [56/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 151 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 152 [55/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 152 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 153 [54/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 153 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 154 [53/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 154 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 155 [52/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 155 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 156 [51/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 156 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 157 [50/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 157 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 158 [49/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 158 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 159 [48/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 159 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 160 [47/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 160 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 161 [46/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 161 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 162 [45/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 162 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 163 [44/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 163 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 164 [43/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 164 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 165 [42/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 165 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 166 [41/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 166 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 167 [40/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 167 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 168 [39/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 168 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 169 [38/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 169 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 170 [37/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 170 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 171 [36/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 171 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 172 [35/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 172 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 173 [34/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 173 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 174 [33/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 174 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 175 [32/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 175 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 176 [31/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 176 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 177 [30/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 177 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 178 [29/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 178 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 179 [28/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 179 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 180 [27/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 180 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 181 [26/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 181 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 182 [25/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 182 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 183 [24/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 183 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 184 [23/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 184 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 185 [22/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 185 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 186 [21/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 186 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 187 [20/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 187 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 188 [19/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 188 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 189 [18/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 189 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 190 [17/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 190 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 191 [16/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 191 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 192 [1/1] (0.00ns)   --->   "%p_13_addr_1 = getelementptr i64 %p_13, i64 0, i64 0" [cdfg_199.c:37]   --->   Operation 192 'getelementptr' 'p_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 193 [2/2] (2.32ns)   --->   "%p_13_load_1 = load i4 %p_13_addr_1" [cdfg_199.c:37]   --->   Operation 193 'load' 'p_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_55 : Operation 194 [15/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 194 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 195 [1/1] (0.00ns)   --->   "%p_13_addr = getelementptr i64 %p_13, i64 0, i64 7" [cdfg_199.c:22]   --->   Operation 195 'getelementptr' 'p_13_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 196 [2/2] (2.32ns)   --->   "%p_13_load = load i4 %p_13_addr" [cdfg_199.c:22]   --->   Operation 196 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_56 : Operation 197 [1/2] (2.32ns)   --->   "%p_13_load_1 = load i4 %p_13_addr_1" [cdfg_199.c:37]   --->   Operation 197 'load' 'p_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_56 : Operation 198 [14/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 198 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.28>
ST_57 : Operation 199 [1/2] (2.32ns)   --->   "%p_13_load = load i4 %p_13_addr" [cdfg_199.c:22]   --->   Operation 199 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_57 : Operation 200 [1/1] (0.00ns)   --->   "%v_23 = trunc i64 %p_13_load" [cdfg_199.c:22]   --->   Operation 200 'trunc' 'v_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 201 [6/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 201 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 202 [13/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 202 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.28>
ST_58 : Operation 203 [5/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 203 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %v_23" [cdfg_199.c:38]   --->   Operation 204 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 205 [1/1] (2.07ns)   --->   "%sub_ln38 = sub i17 0, i17 %sext_ln38" [cdfg_199.c:38]   --->   Operation 205 'sub' 'sub_ln38' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 206 [21/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 206 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 207 [12/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 207 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.28>
ST_59 : Operation 208 [4/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 208 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 209 [20/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 209 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 210 [11/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 210 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.28>
ST_60 : Operation 211 [3/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 211 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 212 [19/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 212 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 213 [10/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 213 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.28>
ST_61 : Operation 214 [2/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 214 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 215 [18/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 215 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 216 [9/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 216 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.28>
ST_62 : Operation 217 [1/6] (6.28ns)   --->   "%v_25 = uitodp i64 %p_13_load_1" [cdfg_199.c:37]   --->   Operation 217 'uitodp' 'v_25' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 218 [17/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 218 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 219 [8/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 219 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 220 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_11" [cdfg_199.c:22]   --->   Operation 220 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 221 [16/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 221 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 222 [7/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 222 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 223 [7/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 223 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 224 [15/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 224 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 225 [6/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 225 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 226 [6/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 226 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 227 [14/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 227 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 228 [5/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 228 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 229 [5/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 229 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 230 [13/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 230 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 231 [4/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 231 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 232 [4/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 232 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 233 [12/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 233 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 234 [3/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 234 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 235 [3/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 235 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 236 [11/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 236 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 237 [2/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 237 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 238 [2/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 238 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 239 [10/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 239 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 240 [1/7] (7.29ns)   --->   "%add = dadd i64 %v_25, i64 %p_11_read" [cdfg_199.c:41]   --->   Operation 240 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 241 [1/68] (5.07ns)   --->   "%udiv_ln42 = udiv i64 %sub_ln42, i64 %select_ln42" [cdfg_199.c:42]   --->   Operation 241 'udiv' 'udiv_ln42' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 55> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.71>
ST_70 : Operation 242 [9/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 242 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 243 [7/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 243 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i55 %udiv_ln42" [cdfg_199.c:42]   --->   Operation 244 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i55 %trunc_ln42" [cdfg_199.c:42]   --->   Operation 245 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 246 [1/1] (3.28ns)   --->   "%add_ln42 = add i56 %zext_ln42_1, i56 72057593838574906" [cdfg_199.c:42]   --->   Operation 246 'add' 'add_ln42' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.71>
ST_71 : Operation 247 [8/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 247 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 248 [6/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 248 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i56 %add_ln42" [cdfg_199.c:41]   --->   Operation 249 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 250 [6/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 250 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.71>
ST_72 : Operation 251 [7/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 251 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 252 [5/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 252 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 253 [5/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 253 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.71>
ST_73 : Operation 254 [6/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 254 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 255 [4/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 255 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 256 [4/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 256 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.71>
ST_74 : Operation 257 [5/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 257 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 258 [3/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 258 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 259 [3/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 259 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.71>
ST_75 : Operation 260 [4/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 260 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 261 [2/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 261 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 262 [2/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 262 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.71>
ST_76 : Operation 263 [3/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 263 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 264 [1/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 1.84467e+19" [cdfg_199.c:41]   --->   Operation 264 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 265 [1/6] (6.28ns)   --->   "%conv = uitodp i64 %sext_ln41" [cdfg_199.c:41]   --->   Operation 265 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.45>
ST_77 : Operation 266 [2/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 266 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i64 %mul" [cdfg_199.c:41]   --->   Operation 267 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %bitcast_ln41" [cdfg_199.c:41]   --->   Operation 268 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 269 [1/1] (0.99ns)   --->   "%xor_ln41 = xor i64 %bitcast_ln41, i64 9223372036854775808" [cdfg_199.c:41]   --->   Operation 269 'xor' 'xor_ln41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i64 %xor_ln41" [cdfg_199.c:41]   --->   Operation 270 'bitcast' 'bitcast_ln41_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i64 %conv" [cdfg_199.c:41]   --->   Operation 271 'bitcast' 'bitcast_ln41_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln41_2, i32 52, i32 62" [cdfg_199.c:41]   --->   Operation 272 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %bitcast_ln41_2" [cdfg_199.c:41]   --->   Operation 273 'trunc' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %xor_ln41, i32 52, i32 62" [cdfg_199.c:41]   --->   Operation 274 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 275 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_ne  i11 %tmp_2, i11 2047" [cdfg_199.c:41]   --->   Operation 275 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 276 [1/1] (2.89ns)   --->   "%icmp_ln41_1 = icmp_eq  i52 %trunc_ln41_1, i52 0" [cdfg_199.c:41]   --->   Operation 276 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 277 [1/1] (1.88ns)   --->   "%icmp_ln41_2 = icmp_ne  i11 %tmp_3, i11 2047" [cdfg_199.c:41]   --->   Operation 277 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 278 [1/1] (2.89ns)   --->   "%icmp_ln41_3 = icmp_eq  i52 %trunc_ln41, i52 0" [cdfg_199.c:41]   --->   Operation 278 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 279 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_oeq  i64 %conv, i64 %bitcast_ln41_1" [cdfg_199.c:41]   --->   Operation 279 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.97>
ST_78 : Operation 280 [1/1] (0.00ns)   --->   "%p_13_addr_2 = getelementptr i64 %p_13, i64 0, i64 2" [cdfg_199.c:46]   --->   Operation 280 'getelementptr' 'p_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 281 [1/1] (0.00ns)   --->   "%p_13_addr_3 = getelementptr i64 %p_13, i64 0, i64 4" [cdfg_199.c:49]   --->   Operation 281 'getelementptr' 'p_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 283 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 283 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 294 [1/21] (3.68ns)   --->   "%v = srem i17 %sub_ln38, i17 16403" [cdfg_199.c:38]   --->   Operation 294 'srem' 'v' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i17 %v" [cdfg_199.c:18]   --->   Operation 295 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [cdfg_199.c:41]   --->   Operation 296 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%or_ln41_1 = or i1 %icmp_ln41_3, i1 %icmp_ln41_2" [cdfg_199.c:41]   --->   Operation 297 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%and_ln41 = and i1 %or_ln41, i1 %or_ln41_1" [cdfg_199.c:41]   --->   Operation 298 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 299 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_oeq  i64 %conv, i64 %bitcast_ln41_1" [cdfg_199.c:41]   --->   Operation 299 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41_1 = and i1 %and_ln41, i1 %tmp_4" [cdfg_199.c:41]   --->   Operation 300 'and' 'and_ln41_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %and_ln41_1, void, void" [cdfg_199.c:41]   --->   Operation 301 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node v_5)   --->   "%trunc_ln45 = trunc i64 %p_7_read" [cdfg_199.c:45]   --->   Operation 302 'trunc' 'trunc_ln45' <Predicate = (!and_ln41_1)> <Delay = 0.00>
ST_78 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node v_5)   --->   "%and_ln44 = and i32 %trunc_ln45, i32 %p_19_read" [cdfg_199.c:44]   --->   Operation 303 'and' 'and_ln44' <Predicate = (!and_ln41_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 304 [1/1] (2.55ns) (out node of the LUT)   --->   "%v_5 = sub i32 4294896184, i32 %and_ln44" [cdfg_199.c:44]   --->   Operation 304 'sub' 'v_5' <Predicate = (!and_ln41_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 305 [2/2] (2.32ns)   --->   "%p_13_load_2 = load i4 %p_13_addr_2" [cdfg_199.c:46]   --->   Operation 305 'load' 'p_13_load_2' <Predicate = (!and_ln41_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_78 : Operation 306 [1/1] (2.55ns)   --->   "%sub_ln47 = sub i32 %p_read, i32 %sext_ln18" [cdfg_199.c:47]   --->   Operation 306 'sub' 'sub_ln47' <Predicate = (!and_ln41_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 307 [1/1] (3.52ns)   --->   "%add_ln48 = add i64 %p_7_read, i64 11" [cdfg_199.c:48]   --->   Operation 307 'add' 'add_ln48' <Predicate = (!and_ln41_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 308 [2/2] (2.32ns)   --->   "%p_13_load_3 = load i4 %p_13_addr_3" [cdfg_199.c:49]   --->   Operation 308 'load' 'p_13_load_3' <Predicate = (!and_ln41_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_78 : Operation 309 [5/5] (6.97ns)   --->   "%mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643" [cdfg_199.c:56]   --->   Operation 309 'mul' 'mul_ln56' <Predicate = (and_ln41_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.57>
ST_79 : Operation 310 [1/2] (2.32ns)   --->   "%p_13_load_2 = load i4 %p_13_addr_2" [cdfg_199.c:46]   --->   Operation 310 'load' 'p_13_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_79 : Operation 311 [1/1] (2.77ns)   --->   "%icmp_ln46 = icmp_eq  i64 %p_13_load_2, i64 52796" [cdfg_199.c:46]   --->   Operation 311 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %v_5" [cdfg_199.c:47]   --->   Operation 312 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 313 [36/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 313 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 314 [1/1] (1.48ns)   --->   "%select_ln49 = select i1 %icmp_ln46, i64 44151, i64 44152" [cdfg_199.c:49]   --->   Operation 314 'select' 'select_ln49' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 315 [1/2] (2.32ns)   --->   "%p_13_load_3 = load i4 %p_13_addr_3" [cdfg_199.c:49]   --->   Operation 315 'load' 'p_13_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_79 : Operation 316 [1/1] (2.77ns)   --->   "%icmp_ln49 = icmp_eq  i64 %p_13_load_3, i64 0" [cdfg_199.c:49]   --->   Operation 316 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 317 [35/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 317 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 318 [7/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 318 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 319 [34/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 319 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 320 [6/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 320 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 321 [33/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 321 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 322 [5/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 322 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 323 [32/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 323 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 324 [4/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 324 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.29>
ST_84 : Operation 325 [31/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 325 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 326 [3/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 326 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.29>
ST_85 : Operation 327 [30/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 327 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 328 [2/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 328 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.29>
ST_86 : Operation 329 [29/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 329 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 330 [1/7] (7.29ns)   --->   "%dc = dadd i64 %select_ln49, i64 %p_11_read" [cdfg_199.c:49]   --->   Operation 330 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 331 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 331 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 332 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i64 %data_V"   --->   Operation 333 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 334 [28/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 334 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 335 [27/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 335 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 336 [26/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 336 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 337 [25/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 337 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 338 [24/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 338 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 339 [23/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 339 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 340 [22/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 340 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 341 [21/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 341 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 342 [20/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 342 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 343 [19/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 343 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 344 [18/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 344 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 345 [17/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 345 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 346 [16/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 346 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 347 [15/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 347 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 348 [14/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 348 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 349 [13/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 349 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 350 [12/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 350 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 351 [11/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 351 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 352 [10/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 352 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 353 [9/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 353 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 354 [8/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 354 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 355 [7/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 355 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 356 [6/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 356 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 357 [5/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 357 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 358 [4/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 358 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 359 [3/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 359 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 360 [2/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 360 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 361 [1/36] (5.07ns)   --->   "%udiv_ln47 = udiv i64 %zext_ln47, i64 %add_ln48" [cdfg_199.c:47]   --->   Operation 361 'udiv' 'udiv_ln47' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.97>
ST_115 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %sub_ln47" [cdfg_199.c:47]   --->   Operation 362 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 363 [5/5] (6.97ns)   --->   "%mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47" [cdfg_199.c:47]   --->   Operation 363 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.97>
ST_116 : Operation 364 [4/5] (6.97ns)   --->   "%mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47" [cdfg_199.c:47]   --->   Operation 364 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.97>
ST_117 : Operation 365 [3/5] (6.97ns)   --->   "%mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47" [cdfg_199.c:47]   --->   Operation 365 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.97>
ST_118 : Operation 366 [2/5] (6.97ns)   --->   "%mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47" [cdfg_199.c:47]   --->   Operation 366 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.97>
ST_119 : Operation 367 [1/5] (6.97ns)   --->   "%mul_ln47 = mul i64 %udiv_ln47, i64 %sext_ln47" [cdfg_199.c:47]   --->   Operation 367 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 368 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_6, i1 0"   --->   Operation 368 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 369 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 370 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 371 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 371 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 372 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 372 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 373 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_5"   --->   Operation 373 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 374 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 375 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 375 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 376 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 376 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 377 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 377 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 378 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 379 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 380 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 381 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 382 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 383 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%select_ln49_1 = select i1 %icmp_ln49, i64 18446744073709551615, i64 0" [cdfg_199.c:49]   --->   Operation 384 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 385 [1/1] (4.61ns) (out node of the LUT)   --->   "%and_ln49 = and i64 %val, i64 %select_ln49_1" [cdfg_199.c:49]   --->   Operation 385 'and' 'and_ln49' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.10>
ST_120 : Operation 386 [1/1] (3.52ns) (out node of the LUT)   --->   "%result = sub i64 %mul_ln47, i64 %and_ln49" [cdfg_199.c:48]   --->   Operation 386 'sub' 'result' <Predicate = (!and_ln41_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 387 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [cdfg_199.c:50]   --->   Operation 387 'br' 'br_ln50' <Predicate = (!and_ln41_1)> <Delay = 1.58>
ST_120 : Operation 388 [1/1] (0.00ns)   --->   "%result_2 = phi i64 %result, void, i64 %result_1, void"   --->   Operation 388 'phi' 'result_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 389 [1/1] (0.00ns)   --->   "%ret_ln58 = ret i64 %result_2" [cdfg_199.c:58]   --->   Operation 389 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>

State 121 <SV = 78> <Delay = 6.97>
ST_121 : Operation 390 [4/5] (6.97ns)   --->   "%mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643" [cdfg_199.c:56]   --->   Operation 390 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 79> <Delay = 6.97>
ST_122 : Operation 391 [3/5] (6.97ns)   --->   "%mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643" [cdfg_199.c:56]   --->   Operation 391 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 80> <Delay = 6.97>
ST_123 : Operation 392 [2/5] (6.97ns)   --->   "%mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643" [cdfg_199.c:56]   --->   Operation 392 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 81> <Delay = 6.97>
ST_124 : Operation 393 [1/5] (6.97ns)   --->   "%mul_ln56 = mul i64 %p_7_read, i64 18446744073510312643" [cdfg_199.c:56]   --->   Operation 393 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 82> <Delay = 3.52>
ST_125 : Operation 394 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %p_19_read, i32 14484" [cdfg_199.c:56]   --->   Operation 394 'add' 'add_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 395 [1/1] (3.52ns)   --->   "%add_ln56_1 = add i64 %mul_ln56, i64 17591019222103733692" [cdfg_199.c:56]   --->   Operation 395 'add' 'add_ln56_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 83> <Delay = 6.97>
ST_126 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %add_ln56" [cdfg_199.c:56]   --->   Operation 396 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 397 [5/5] (6.97ns)   --->   "%result_1 = mul i64 %add_ln56_1, i64 %sext_ln56" [cdfg_199.c:55]   --->   Operation 397 'mul' 'result_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 84> <Delay = 6.97>
ST_127 : Operation 398 [4/5] (6.97ns)   --->   "%result_1 = mul i64 %add_ln56_1, i64 %sext_ln56" [cdfg_199.c:55]   --->   Operation 398 'mul' 'result_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 85> <Delay = 6.97>
ST_128 : Operation 399 [3/5] (6.97ns)   --->   "%result_1 = mul i64 %add_ln56_1, i64 %sext_ln56" [cdfg_199.c:55]   --->   Operation 399 'mul' 'result_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 86> <Delay = 6.97>
ST_129 : Operation 400 [2/5] (6.97ns)   --->   "%result_1 = mul i64 %add_ln56_1, i64 %sext_ln56" [cdfg_199.c:55]   --->   Operation 400 'mul' 'result_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 87> <Delay = 6.97>
ST_130 : Operation 401 [1/5] (6.97ns)   --->   "%result_1 = mul i64 %add_ln56_1, i64 %sext_ln56" [cdfg_199.c:55]   --->   Operation 401 'mul' 'result_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 88> <Delay = 1.58>
ST_131 : Operation 402 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 402 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'p_7' (cdfg_199.c:22) [8]  (0 ns)
	'sub' operation ('sub_ln42', cdfg_199.c:42) [41]  (3.52 ns)

 <State 2>: 5.76ns
The critical path consists of the following:
	'select' operation ('select_ln42', cdfg_199.c:42) [43]  (0.692 ns)
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln42', cdfg_199.c:42) [44]  (5.07 ns)

 <State 57>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 58>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 59>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 60>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 61>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 62>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_25', cdfg_199.c:37) [29]  (6.28 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	wire read on port 'p_11' (cdfg_199.c:22) [7]  (0 ns)
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', cdfg_199.c:41) [34]  (7.3 ns)

 <State 70>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 71>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 72>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 73>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 74>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 75>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 76>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cdfg_199.c:41) [35]  (6.72 ns)

 <State 77>: 6.45ns
The critical path consists of the following:
	'xor' operation ('xor_ln41', cdfg_199.c:41) [38]  (0.99 ns)
	'dcmp' operation ('tmp_4', cdfg_199.c:41) [61]  (5.46 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', cdfg_199.c:56) [106]  (6.98 ns)

 <State 79>: 6.58ns
The critical path consists of the following:
	'load' operation ('p_13_load_2', cdfg_199.c:46) on array 'p_13' [68]  (2.32 ns)
	'icmp' operation ('icmp_ln46', cdfg_199.c:46) [69]  (2.78 ns)
	'select' operation ('select_ln49', cdfg_199.c:49) [76]  (1.48 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', cdfg_199.c:49) [77]  (7.3 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 94>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 107>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 113>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 114>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln47', cdfg_199.c:47) [74]  (5.07 ns)

 <State 115>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', cdfg_199.c:47) [75]  (6.98 ns)

 <State 116>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', cdfg_199.c:47) [75]  (6.98 ns)

 <State 117>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', cdfg_199.c:47) [75]  (6.98 ns)

 <State 118>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', cdfg_199.c:47) [75]  (6.98 ns)

 <State 119>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', cdfg_199.c:47) [75]  (6.98 ns)

 <State 120>: 5.11ns
The critical path consists of the following:
	'sub' operation ('result', cdfg_199.c:48) [101]  (3.52 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', cdfg_199.c:48) ('result', cdfg_199.c:55) [111]  (1.59 ns)
	'phi' operation ('result') with incoming values : ('result', cdfg_199.c:48) ('result', cdfg_199.c:55) [111]  (0 ns)

 <State 121>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', cdfg_199.c:56) [106]  (6.98 ns)

 <State 122>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', cdfg_199.c:56) [106]  (6.98 ns)

 <State 123>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', cdfg_199.c:56) [106]  (6.98 ns)

 <State 124>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', cdfg_199.c:56) [106]  (6.98 ns)

 <State 125>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln56_1', cdfg_199.c:56) [107]  (3.52 ns)

 <State 126>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', cdfg_199.c:55) [108]  (6.98 ns)

 <State 127>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', cdfg_199.c:55) [108]  (6.98 ns)

 <State 128>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', cdfg_199.c:55) [108]  (6.98 ns)

 <State 129>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', cdfg_199.c:55) [108]  (6.98 ns)

 <State 130>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', cdfg_199.c:55) [108]  (6.98 ns)

 <State 131>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('result') with incoming values : ('result', cdfg_199.c:48) ('result', cdfg_199.c:55) [111]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
