[wavedrom, ,svg]
....
{reg: [
    {bits: 8,   name: 'LSB',    attr: ['Byte address 0']},
    {bits: 8,   name: 'MSB',    attr: ['Byte address 1']}
]}
....