# Design

MS Latch architecture

Clock high -> master latch loads input
Clock low  -> slave latch loads output
