# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 6.4e-05 512 0.46 690 362496 15.5348 8.35955 180.296 261.136 465.521 465.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 6.4e-05 512 0.46 690 361728 15.6534 8.38922 208.746 261.312 494.295 494.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 6.4e-05 512 0.46 690 360960 15.6333 8.36806 217.107 261.304 502.606 502.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 6.4e-05 512 0.46 690 362496 15.6329 8.37952 203.391 261.778 489.373 489.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 6.4e-05 512 0.46 690 361600 15.7636 8.41114 205.145 262.213 491.731 491.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 6.4e-05 512 0.46 690 358400 15.5673 8.33347 209.843 260.017 493.951 494.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 6.4e-05 512 0.46 690 360960 15.5385 8.35094 212.262 260.534 496.879 497.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 6.4e-05 512 0.46 690 360448 15.6421 8.35584 205.088 261.216 490.493 490.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 6.4e-05 512 0.46 690 356352 15.6515 8.32307 205.764 259.815 489.743 489.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 6.4e-05 512 0.46 690 358400 15.9185 8.40294 222.739 262.072 509.328 509.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 6.4e-05 512 0.46 690 352256 15.7375 8.30259 254.175 258.514 536.921 537.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 6.4e-05 512 0.46 690 363520 15.5577 8.37837 177.518 261.793 463.443 463.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 6.4e-05 512 0.46 690 363520 15.6415 8.39658 179.434 262.226 465.892 466.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 6.4e-05 512 0.46 690 362496 15.6534 8.3927 180.58 262.063 466.882 467.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 6.4e-05 512 0.46 690 361984 15.5694 8.37568 183.592 261.204 468.935 469.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 6.4e-05 512 0.46 690 362496 15.5222 8.35379 185.093 261.177 470.335 470.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 6.4e-05 512 0.46 690 361728 15.6424 8.38566 213.504 261.534 499.258 499.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 6.4e-05 512 0.46 690 360960 15.6195 8.36582 207.606 261.367 493.154 493.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 6.4e-05 512 0.46 690 362496 15.6181 8.37632 223.679 261.843 509.713 509.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 6.4e-05 512 0.46 690 361600 15.7595 8.40294 221.596 261.988 507.936 508.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 6.4e-05 512 0.46 690 358400 15.5828 8.33414 221.208 260.041 505.36 505.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 6.4e-05 512 0.46 690 360960 15.523 8.35584 218.391 260.355 502.814 502.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 6.4e-05 512 0.46 690 360448 15.6521 8.35571 210.281 261.399 495.88 496.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 6.4e-05 512 0.46 690 356352 15.6532 8.31936 241.644 259.827 525.637 525.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 6.4e-05 512 0.46 690 358400 15.9206 8.39782 246.051 262.081 532.64 532.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 6.4e-05 512 0.46 690 352256 15.746 8.30048 218.147 258.735 501.118 501.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 6.4e-05 512 0.46 700 363520 15.549 8.37222 169.941 261.773 455.828 455.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 6.4e-05 512 0.46 700 363520 15.6503 8.4007 193.78 261.964 479.983 480.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 6.4e-05 512 0.46 700 362496 15.6508 8.38989 179.225 261.811 465.268 465.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 6.4e-05 512 0.46 700 361984 15.5553 8.37427 182.821 260.965 467.903 468.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 6.4e-05 512 0.46 700 362496 15.5196 8.36048 181.2 261.171 466.442 466.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 6.4e-05 512 0.46 700 361728 15.6421 8.3865 227.913 261.319 513.452 513.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 6.4e-05 512 0.46 700 359424 15.5162 8.34058 159.516 259.826 443.391 443.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 6.4e-05 512 0.46 700 360960 15.6133 8.36813 218.77 261.595 504.541 504.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 6.4e-05 512 0.46 700 358400 15.7537 8.3601 153.831 261.416 439.545 439.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 6.4e-05 512 0.46 700 362496 15.6191 8.37632 206.268 261.875 492.327 492.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 6.4e-05 512 0.46 700 356352 15.654 8.31693 146.984 259.895 431.039 431.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 6.4e-05 512 0.46 700 361600 15.7619 8.40976 214.28 262.266 500.911 501.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 6.4e-05 512 0.46 700 358400 15.9306 8.40429 150.738 262.123 437.382 437.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 6.4e-05 512 0.46 700 358400 15.5905 8.33498 272.637 260.02 556.772 556.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 6.4e-05 512 0.46 700 358400 15.5596 8.3255 179.553 260.084 463.716 463.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 6.4e-05 512 0.46 700 360960 15.5309 8.35174 263.02 260.503 547.601 547.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 6.4e-05 512 0.46 700 353280 15.5965 8.28912 174.456 258.04 456.576 456.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 6.4e-05 512 0.46 700 360448 15.653 8.35789 254.22 261.402 539.822 539.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 6.4e-05 512 0.46 700 352256 15.7444 8.30211 168.768 258.5 451.511 451.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 6.4e-05 512 0.46 700 356352 15.6582 8.32554 219.116 260.09 503.386 503.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 6.4e-05 512 0.46 700 344064 15.8025 8.19411 149.747 256.101 430.034 430.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 6.4e-05 512 0.46 700 358400 15.9267 8.40518 229.958 262.08 516.562 516.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 6.4e-05 512 0.46 700 345600 16.0445 8.29645 162.069 257.861 444.462 444.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 6.4e-05 512 0.46 696 362496 15.6276 8.37885 167.299 261.801 453.3 453.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 6.4e-05 512 0.46 696 362240 15.7491 8.39987 177.171 262.221 463.733 463.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 6.4e-05 512 0.46 696 362496 15.6583 8.38378 176.564 262.06 462.852 462.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 6.4e-05 512 0.46 696 362496 15.6187 8.37994 114.95 262.062 401.199 401.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 6.4e-05 512 0.46 696 360192 15.6585 8.37018 202.333 260.998 487.551 487.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 6.4e-05 512 0.46 696 358400 15.5747 8.32486 129.902 259.803 413.791 413.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 6.4e-05 512 0.46 696 360448 15.6324 8.35357 192.385 261.142 477.703 477.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 6.4e-05 512 0.46 696 360448 15.6457 8.35645 128.718 261.431 414.344 414.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 6.4e-05 512 0.46 696 361728 15.6578 8.38867 216.072 261.318 501.632 501.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 6.4e-05 512 0.46 696 359424 15.5192 8.33126 151.65 260.195 435.885 436.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 6.4e-05 512 0.46 696 360960 15.62 8.3664 204.733 261.367 490.28 490.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 6.4e-05 512 0.46 696 358400 15.7455 8.36067 147.656 261.202 433.154 433.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 6.4e-05 512 0.46 696 362496 15.6226 8.37837 263.88 262.025 550.097 550.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 6.4e-05 512 0.46 696 356352 15.6634 8.32717 170.564 259.796 454.542 454.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 6.4e-05 512 0.46 696 361600 15.7593 8.40813 260.252 262.27 546.88 547.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 6.4e-05 512 0.46 696 358400 15.9331 8.39766 174.107 262.124 460.753 460.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 6.4e-05 512 0.46 696 358400 15.5848 8.32685 251.203 259.8 535.122 535.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 6.4e-05 512 0.46 696 358400 15.5562 8.51136 166.982 260.088 451.325 451.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 6.4e-05 512 0.46 696 357120 15.7258 8.35152 242.133 260.567 526.971 527.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 6.4e-05 512 0.46 696 353280 15.6037 8.29296 159.753 257.858 441.7 441.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 6.4e-05 512 0.46 696 360448 15.6396 8.35178 234.043 261.215 519.444 519.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 6.4e-05 512 0.46 696 352256 15.7482 8.30294 158.216 258.552 441.017 441.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 6.4e-05 512 0.46 700 362496 15.6153 8.37827 192.825 261.988 478.999 479.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 6.4e-05 512 0.46 700 363520 15.638 8.4032 173.055 262.019 459.312 459.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 6.4e-05 512 0.46 700 360960 15.6368 8.37837 113.398 261.399 399.007 399.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 6.4e-05 512 0.46 700 362496 15.6776 8.38675 187.336 262.06 473.655 473.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 6.4e-05 512 0.46 700 362496 15.6242 8.38112 120.4 261.845 406.443 406.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 6.4e-05 512 0.46 700 361984 15.5406 8.3713 198.573 260.965 483.641 483.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 6.4e-05 512 0.46 700 358400 15.5736 8.33117 126.19 259.836 410.123 410.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 6.4e-05 512 0.46 700 360448 15.6377 8.36198 203.368 261.321 488.881 489.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 6.4e-05 512 0.46 700 360448 15.65 8.3591 135.846 261.397 421.454 421.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 6.4e-05 512 0.46 700 361728 15.6411 8.38861 219.431 261.319 504.971 505.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 6.4e-05 512 0.46 700 359424 15.5095 8.33472 158.569 259.797 442.398 442.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 6.4e-05 512 0.46 700 360960 15.629 8.37002 211.66 261.148 497 497.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 6.4e-05 512 0.46 700 358400 15.7481 8.35334 149.317 261.418 435.026 435.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 6.4e-05 512 0.46 700 362496 15.618 8.37878 261.912 262.065 548.163 548.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 6.4e-05 512 0.46 700 356352 15.6635 8.32144 172.572 260.064 456.807 456.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 6.4e-05 512 0.46 700 361600 15.7612 8.40963 261.781 262.016 548.158 548.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 6.4e-05 512 0.46 700 358400 15.9255 8.3968 173.827 262.267 460.611 460.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 6.4e-05 512 0.46 700 358400 15.5762 8.33331 249.733 259.793 533.626 533.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 6.4e-05 512 0.46 700 358400 15.5588 8.31766 164.788 260.062 448.916 449.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 6.4e-05 512 0.46 700 360960 15.5331 8.35968 243.673 260.314 528.078 528.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 6.4e-05 512 0.46 700 353280 15.601 8.28966 161.504 258.068 443.653 443.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 6.4e-05 512 0.46 700 360448 15.6501 8.35789 233.781 261.153 519.135 519.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 6.4e-05 512 0.46 700 352256 15.739 8.29507 161.383 258.515 444.121 444.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 6.4e-05 512 0.46 704 361472 15.6969 8.36902 168.528 261.837 454.616 454.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 6.4e-05 512 0.46 704 360448 15.6387 8.36211 109.599 261.175 394.968 395.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 6.4e-05 512 0.46 704 362240 15.7257 8.39667 173.182 262.198 459.695 459.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 6.4e-05 512 0.46 704 360960 15.6241 8.36746 113.265 261.4 398.847 398.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 6.4e-05 512 0.46 704 360960 15.7223 8.3777 186.778 262.007 473.08 473.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 6.4e-05 512 0.46 704 359424 15.7844 8.38291 121.872 262.09 408.326 408.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 6.4e-05 512 0.46 704 360192 15.671 8.37222 182.686 261.149 468.063 468.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 6.4e-05 512 0.46 704 358400 15.5835 8.3353 118.833 260.044 402.992 403.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 6.4e-05 512 0.46 704 354816 15.8067 8.33907 97.9856 259.868 382.192 382.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 6.4e-05 512 0.46 704 360448 15.6426 8.35802 185.255 261.139 470.586 470.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 6.4e-05 512 0.46 704 360448 15.6382 8.35882 125.11 261.362 410.663 410.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 6.4e-05 512 0.46 704 356352 15.664 8.32717 103.884 259.851 387.918 388.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 6.4e-05 512 0.46 704 359424 15.7692 8.3921 266.175 261.532 552.07 552.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 6.4e-05 512 0.46 704 354816 15.7628 8.33901 172.048 259.984 456.331 456.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 6.4e-05 512 0.46 704 352512 15.9333 8.3432 142.718 260.115 427.299 427.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 6.4e-05 512 0.46 704 360960 15.6236 8.37635 253.013 261.194 538.397 538.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 6.4e-05 512 0.46 704 358400 15.7606 8.36538 169.184 261.247 454.754 454.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 6.4e-05 512 0.46 704 353280 15.6216 8.28554 141.425 257.857 423.379 423.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 6.4e-05 512 0.46 704 359424 15.7819 8.37834 235.83 261.84 522.029 522.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 6.4e-05 512 0.46 704 356352 15.652 8.32454 155.938 259.884 439.992 440.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 6.4e-05 512 0.46 704 350208 16.0312 8.3297 131.938 260.16 416.654 416.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 6.4e-05 512 0.46 704 361600 15.7642 8.40704 235.599 261.995 521.959 522.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 6.4e-05 512 0.46 704 358400 15.9277 8.39885 163.056 262.082 449.661 449.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 6.4e-05 512 0.46 704 355200 15.5897 8.31078 135.471 257.841 417.408 417.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 6.4e-05 512 0.46 704 358400 15.5882 8.33478 225.614 259.777 509.506 509.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 6.4e-05 512 0.46 704 358400 15.565 8.32483 159.425 259.87 443.383 443.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 6.4e-05 512 0.46 704 354816 15.806 8.34339 131.674 260.163 416.179 416.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 6.4e-05 512 0.46 704 357120 15.7247 8.35674 220.322 260.564 505.163 505.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 6.4e-05 512 0.46 704 353280 15.6133 8.29203 156.783 257.859 438.744 438.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 6.4e-05 512 0.46 704 345600 15.6985 8.19194 130.168 255.332 409.585 409.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 6.4e-05 512 0.46 704 360448 15.647 8.35901 222.969 261.366 508.529 508.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 6.4e-05 512 0.46 704 352256 15.7542 8.31283 150.453 258.51 433.225 433.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 6.4e-05 512 0.46 704 344064 15.8098 8.19098 132.582 256.073 412.848 412.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 6.4e-05 512 0.46 720 360448 15.7655 8.37142 175.133 261.81 461.282 461.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 6.4e-05 512 0.46 720 358400 15.7573 8.35584 112.619 261.382 398.31 398.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 6.4e-05 512 0.46 720 360960 15.7676 8.40294 197.868 262.197 484.432 484.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 6.4e-05 512 0.46 720 358400 15.7675 8.36995 128.599 261.365 414.295 414.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 6.4e-05 512 0.46 720 357120 15.7291 8.35379 105.208 260.558 390.037 390.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 6.4e-05 512 0.46 720 360960 15.718 8.38144 182.599 261.849 468.742 468.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 6.4e-05 512 0.46 720 359424 15.7866 8.37939 120.56 262.039 406.956 407.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 6.4e-05 512 0.46 720 354816 15.7764 8.33946 99.9234 259.82 384.053 384.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 6.4e-05 512 0.46 720 358400 15.7515 8.37424 258.317 260.963 543.599 543.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 6.4e-05 512 0.46 720 354816 15.7617 8.33043 165.664 259.795 449.746 449.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 6.4e-05 512 0.46 720 354816 15.7936 8.33741 135.28 259.998 419.601 419.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 6.4e-05 512 0.46 720 358400 15.7461 8.36765 242.789 261.142 528.231 528.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 6.4e-05 512 0.46 720 356352 15.8804 8.35299 157.234 261.109 442.771 442.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 6.4e-05 512 0.46 720 356352 15.6616 8.32982 126.813 259.886 410.885 411.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 6.4e-05 512 0.46 720 359424 15.766 8.38886 249.435 261.308 535.09 535.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 6.4e-05 512 0.46 720 354816 15.769 8.33968 164.966 259.818 449.09 449.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 6.4e-05 512 0.46 720 352512 15.9344 8.3456 141.289 260.054 425.811 425.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 6.4e-05 512 0.46 720 350208 16.0289 8.32867 128.097 260.103 412.751 412.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 6.4e-05 512 0.46 720 358400 15.7585 8.3681 235.78 261.366 521.465 521.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 6.4e-05 512 0.46 720 358400 15.7453 8.35834 162.607 261.388 448.289 448.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 6.4e-05 512 0.46 720 353280 15.6043 8.29059 135.481 258.071 417.644 417.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 6.4e-05 512 0.46 720 358400 15.7913 8.36586 133.673 261.531 419.552 419.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 6.4e-05 512 0.46 720 359424 15.7836 8.37837 222.706 262.061 509.12 509.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 6.4e-05 512 0.46 720 356352 15.6694 8.32189 157.327 260.036 441.548 441.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 6.4e-05 512 0.46 720 350208 16.0317 8.32422 130.527 260.159 415.229 415.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 6.4e-05 512 0.46 720 344064 15.8144 8.19923 120.912 255.897 401.014 401.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 6.4e-05 512 0.46 720 361600 15.7594 8.41546 230.766 262.018 517.15 517.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 6.4e-05 512 0.46 720 358400 15.937 8.3983 157.771 262.287 444.582 444.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 6.4e-05 512 0.46 720 355200 15.5703 8.31018 138.046 257.901 420.024 420.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 6.4e-05 512 0.46 720 345600 16.044 8.2919 122.924 258.115 405.563 405.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 6.4e-05 512 0.46 720 359424 15.7868 8.37104 186.241 261.993 472.598 472.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 6.4e-05 512 0.46 720 358400 15.7563 8.3576 121.719 261.067 407.091 407.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 6.4e-05 512 0.46 720 359424 16.2255 8.37837 101.198 262.486 389.028 389.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 6.4e-05 512 0.46 720 359680 15.8401 8.39149 179.571 262.198 466.19 466.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 6.4e-05 512 0.46 720 358400 15.7777 8.36947 119.012 261.147 404.493 404.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 6.4e-05 512 0.46 720 357120 15.7339 8.35286 99.2725 260.246 383.795 383.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 6.4e-05 512 0.46 720 359424 15.8011 8.38947 249.272 262.029 535.692 535.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 6.4e-05 512 0.46 720 359424 15.7837 8.38419 162.539 261.782 448.681 448.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 6.4e-05 512 0.46 720 354816 15.7601 8.33686 130.821 259.783 414.895 415.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 6.4e-05 512 0.46 720 356352 15.6639 8.3889 114.478 260.088 398.806 398.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 6.4e-05 512 0.46 720 358400 15.7392 8.37402 232.49 261.148 517.945 518.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 6.4e-05 512 0.46 720 354816 15.7669 8.33126 151.561 260.015 435.867 436.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 6.4e-05 512 0.46 720 354816 15.7983 8.33946 124.169 259.867 408.363 408.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 6.4e-05 512 0.46 720 351232 15.9405 8.32102 110.702 259.916 395.07 395.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 6.4e-05 512 0.46 720 358400 15.7545 8.36042 228.307 261.299 513.917 514.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 6.4e-05 512 0.46 720 356352 15.8773 8.3608 147.534 261.423 433.393 433.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 6.4e-05 512 0.46 720 356352 15.6685 8.32486 123.191 259.788 407.173 407.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 6.4e-05 512 0.46 720 352256 15.7508 8.2967 106.69 258.734 389.661 389.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 6.4e-05 512 0.46 720 357120 15.9023 8.38861 223.434 261.25 509.167 509.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 6.4e-05 512 0.46 720 354816 15.7676 8.32906 155.85 259.994 440.126 440.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 6.4e-05 512 0.46 720 352512 15.941 8.34362 130.887 260.11 415.474 415.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 6.4e-05 512 0.46 720 350208 16.0323 8.33069 128.995 260.162 413.713 413.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 6.4e-05 512 0.46 720 358400 15.7584 8.37114 219.918 261.391 505.634 505.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 6.4e-05 512 0.46 720 358400 15.7327 8.35776 157.677 261.122 443.079 443.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 6.4e-05 512 0.46 720 353280 15.6121 8.28838 131.399 257.858 413.352 413.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 6.4e-05 512 0.46 720 358400 15.7934 8.36534 124.202 261.242 409.793 409.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 6.4e-05 512 0.46 700 361472 15.6753 8.37222 193.223 261.992 479.458 479.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 6.4e-05 512 0.46 700 360448 15.6372 8.35994 127.238 261.565 412.995 413.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 6.4e-05 512 0.46 700 359424 15.7932 8.376 103.306 262.216 389.887 390.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 6.4e-05 512 0.46 700 360960 15.8029 8.3967 181.769 261.974 468.135 468.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 6.4e-05 512 0.46 700 358400 15.7701 8.36912 117.329 261.365 403.028 403.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 6.4e-05 512 0.46 700 357120 15.7346 8.36541 99.2444 260.276 383.818 383.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 6.4e-05 512 0.46 700 358400 15.76 8.35898 85.1823 261.411 370.909 371.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 6.4e-05 512 0.46 700 360960 15.7195 8.38467 243.46 262.032 529.786 529.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 6.4e-05 512 0.46 700 359424 15.7764 8.37677 156.061 261.84 442.25 442.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 6.4e-05 512 0.46 700 354816 15.7653 8.33306 126.36 260.022 410.67 410.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 6.4e-05 512 0.46 700 356352 15.6632 8.3273 109.385 260.063 393.63 393.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 6.4e-05 512 0.46 700 360192 15.6609 8.37338 223.856 261.147 509.225 509.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 6.4e-05 512 0.46 700 358400 15.5771 8.33235 149.551 259.832 433.483 433.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 6.4e-05 512 0.46 700 354816 15.7967 8.33926 119.864 259.834 404.022 404.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 6.4e-05 512 0.46 700 358400 15.558 8.33104 108.473 260.06 392.613 392.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 6.4e-05 512 0.46 700 360448 15.6339 8.45046 225.798 261.402 511.482 511.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 6.4e-05 512 0.46 700 360448 15.6423 8.36208 147.968 261.177 433.345 433.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 6.4e-05 512 0.46 700 356352 15.6693 8.32512 123.622 259.85 407.658 407.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 6.4e-05 512 0.46 700 352256 15.7551 8.2985 108.48 258.486 391.209 391.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 6.4e-05 512 0.46 700 359424 15.777 8.38819 231.807 261.354 517.517 517.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 6.4e-05 512 0.46 700 354816 15.7722 8.33328 163.211 260.007 447.515 447.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 6.4e-05 512 0.46 700 352512 15.9389 8.3479 135.129 260.092 419.7 419.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 6.4e-05 512 0.46 700 350208 16.0265 8.33482 126.076 260.106 410.739 410.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 6.4e-05 512 0.46 700 345600 15.6956 8.19802 117.103 255.544 396.732 396.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 6.4e-05 512 0.46 700 358400 15.7602 8.36848 221.643 261.142 507.109 507.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 6.4e-05 512 0.46 700 358400 15.7557 8.36 154.957 261.135 440.403 440.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 6.4e-05 512 0.46 700 353280 15.5996 8.28432 130.164 258.003 412.239 412.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 6.4e-05 512 0.46 700 358400 15.7942 8.36835 122.518 261.312 408.186 408.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 6.4e-05 512 0.46 700 345600 16.0476 8.29085 114.075 258.179 396.789 396.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 6.4e-05 512 0.46 720 359424 15.7715 8.37168 182.243 261.804 468.382 468.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 6.4e-05 512 0.46 720 358400 15.7599 8.41635 120.828 261.306 406.504 406.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 6.4e-05 512 0.46 720 359424 15.8025 8.38182 101.111 262.065 387.549 387.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 6.4e-05 512 0.46 720 356352 15.8945 8.36784 88.0267 261.369 373.847 373.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 6.4e-05 512 0.46 720 359680 15.8463 8.39274 248.007 262.172 534.606 534.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 6.4e-05 512 0.46 720 358400 15.765 8.36688 160.325 261.33 445.977 446.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 6.4e-05 512 0.46 720 357120 15.7429 8.36051 130.848 260.281 415.427 415.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 6.4e-05 512 0.46 720 358400 15.7546 8.35789 112.549 261.24 398.093 398.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 6.4e-05 512 0.46 720 359424 15.7985 8.38397 227.232 261.811 513.419 513.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 6.4e-05 512 0.46 720 359424 15.786 8.37242 152.392 262.038 438.779 438.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 6.4e-05 512 0.46 720 354816 15.7592 8.33126 121.829 259.817 405.925 406.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 6.4e-05 512 0.46 720 356352 15.6625 8.32605 109.448 259.852 393.483 393.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 6.4e-05 512 0.46 720 353280 15.6128 8.29434 96.4868 257.795 378.377 378.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 6.4e-05 512 0.46 720 358400 15.7382 8.37267 223.626 261.174 509.107 509.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 6.4e-05 512 0.46 720 354816 15.7529 8.33331 143.276 260.017 427.57 427.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 6.4e-05 512 0.46 720 354816 15.7993 8.34019 121.119 260.056 405.505 405.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 6.4e-05 512 0.46 720 351232 15.9485 8.31862 105.118 260.117 389.693 389.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 6.4e-05 512 0.46 720 349440 15.9863 8.32381 93.2103 258.71 376.425 376.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 6.4e-05 512 0.46 720 358400 15.7582 8.35584 213.114 261.383 498.807 498.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 6.4e-05 512 0.46 720 356352 15.884 8.35616 144.135 261.177 429.743 429.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 6.4e-05 512 0.46 720 356352 15.6666 8.32266 119.986 259.784 403.944 404.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 6.4e-05 512 0.46 720 352256 15.7486 8.29853 108.628 258.745 391.613 391.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 6.4e-05 512 0.46 720 358400 15.7952 8.36349 101.877 261.52 387.743 387.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 6.4e-05 512 0.46 704 358400 15.8359 8.3728 177.117 261.734 463.254 463.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 6.4e-05 512 0.46 704 356352 15.8781 8.35853 115.227 261.148 400.802 400.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 6.4e-05 512 0.46 704 356352 15.9683 8.37222 96.0853 261.851 382.461 382.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 6.4e-05 512 0.46 704 356352 15.8866 8.35789 83.979 261.365 369.781 369.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 6.4e-05 512 0.46 704 358400 15.9178 8.39485 234.147 262.222 520.876 521.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 6.4e-05 512 0.46 704 355840 15.918 8.36957 149.541 261.396 435.409 435.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 6.4e-05 512 0.46 704 353280 15.9624 8.3559 121.389 260.346 406.245 406.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 6.4e-05 512 0.46 704 353280 16.0456 8.35798 107.273 261.422 393.293 393.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 6.4e-05 512 0.46 704 358400 15.9393 8.40448 97.2118 262.265 384.009 384.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 6.4e-05 512 0.46 704 357888 15.9002 8.38378 215.087 261.826 501.389 501.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 6.4e-05 512 0.46 704 356352 15.9721 8.37786 144.201 262.09 430.832 430.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 6.4e-05 512 0.46 704 354816 15.7735 8.33536 115.639 259.818 399.761 399.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 6.4e-05 512 0.46 704 350208 16.0349 8.32512 100.096 259.822 384.466 384.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 6.4e-05 512 0.46 704 345600 16.0383 8.29645 89.9727 258.02 372.512 372.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 6.4e-05 512 0.46 704 356608 15.8693 8.37069 208.145 260.995 493.578 493.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 6.4e-05 512 0.46 704 354816 15.7611 8.33126 135.157 259.959 419.392 419.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 6.4e-05 512 0.46 704 354816 15.7977 8.33786 113.049 260.081 397.457 397.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 6.4e-05 512 0.46 704 351232 15.9482 8.31898 99.9275 259.878 384.264 384.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 6.4e-05 512 0.46 704 349440 15.9844 8.32922 88.7082 258.93 372.14 372.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 6.4e-05 512 0.46 704 356352 15.884 8.36122 207.036 261.141 492.617 492.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 6.4e-05 512 0.46 704 356352 15.8746 8.35994 138.109 261.212 423.747 423.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 6.4e-05 512 0.46 704 350208 16.0307 8.32534 112.105 259.848 396.501 396.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 6.4e-05 512 0.46 704 352256 15.7579 8.29501 103.368 258.971 386.577 386.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 6.4e-05 512 0.46 704 348160 16.3722 8.36758 94.2466 261.346 380.526 380.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 6.4e-05 512 0.46 704 344064 15.8195 8.19072 90.0166 255.86 370.08 370.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1340 6.4e-05 512 0.46 768 351232 16.2517 8.38365 189.294 262.019 476.134 476.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 6.4e-05 512 0.46 768 351232 16.2448 8.37952 208.28 262.02 495.11 495.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 6.4e-05 512 0.46 768 350208 16.2073 8.36301 143.864 261.358 429.982 430.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 6.4e-05 512 0.46 768 350208 16.3158 8.37277 117.228 261.88 403.989 404.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 6.4e-05 512 0.46 768 348160 16.3535 8.35834 103.609 261.224 389.741 389.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 6.4e-05 512 0.46 768 348160 16.3358 8.36544 95.0336 261.237 381.163 381.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 6.4e-05 512 0.46 768 344064 16.3776 8.32102 86.6066 260.068 371.563 371.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 6.4e-05 512 0.46 768 344064 16.367 8.31926 82.6806 260.05 367.606 367.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 6.4e-05 512 0.46 768 344064 16.2388 8.29734 79.3097 258.508 362.545 362.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1340 6.4e-05 512 0.46 720 351232 15.9607 8.32512 70.6 259.849 354.93 355.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1340 6.4e-05 512 0.46 704 351232 15.9562 8.31853 69.3867 260.126 353.978 354.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1340 6.4e-05 512 0.46 700 349440 15.9935 8.32662 70.3432 258.74 353.595 353.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1340 6.4e-05 512 0.46 720 349440 15.9823 8.32717 70.4986 258.9 353.9 354.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1340 6.4e-05 512 0.46 704 360448 15.6503 8.35498 80.8332 261.421 366.45 366.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1340 6.4e-05 512 0.46 704 353280 15.6038 8.28442 118.538 257.943 400.567 400.713
