version 3
E:/College/6th Sem/DSD LAB/AllGates/AllGates.vhd
AllGates
VHDL
VHDL
AG_Wave.xwv
Comb
50000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
AND_OUT_DIFF
NAND_OUT_DIFF
NOR_OUT_DIFF
NOT_OUT_DIFF
OR_OUT_DIFF
XNOR_OUT_DIFF
XOR_OUT_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
275956452
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-

