<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://guansheng.github.io/mymkdocs/</loc>
         <lastmod>2024-06-27</lastmod>
         <changefreq>daily</changefreq>
    </url>
    <url>
         <loc>https://guansheng.github.io/mymkdocs/FPGA/yosys/</loc>
         <lastmod>2024-06-27</lastmod>
         <changefreq>daily</changefreq>
    </url>
    <url>
         <loc>https://guansheng.github.io/mymkdocs/FPGA/%E5%87%A0%E7%A7%8Dverilog%E4%BB%BF%E7%9C%9F%E5%B7%A5%E5%85%B7%E7%9B%98%E7%82%B9/</loc>
         <lastmod>2024-06-27</lastmod>
         <changefreq>daily</changefreq>
    </url>
</urlset>