// Seed: 449391867
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input tri0 id_9
);
  wire id_11;
  ;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd36,
    parameter id_1  = 32'd53,
    parameter id_16 = 32'd60,
    parameter id_4  = 32'd52,
    parameter id_5  = 32'd20
) (
    input tri _id_0,
    input tri _id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 _id_4,
    output wire _id_5,
    output supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9[id_4  >=  id_5 : ""],
    input tri1 id_10,
    output supply1 id_11,
    output wand id_12,
    output supply0 id_13[id_1 : (  (  id_16  )  )],
    input uwire id_14,
    input tri1 id_15,
    output wor _id_16,
    output supply0 id_17,
    input wand id_18
);
  wire [1  >=  id_0 : 1] id_20, id_21;
  wire  id_22;
  logic id_23;
  module_0 modCall_1 (
      id_18,
      id_13,
      id_10,
      id_17,
      id_13,
      id_12,
      id_15,
      id_12,
      id_2,
      id_3
  );
endmodule
