
*** Running vivado
    with args -log shift_reg_SIPO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_reg_SIPO.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source shift_reg_SIPO.tcl -notrace
Command: synth_design -top shift_reg_SIPO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6911 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.523 ; gain = 56.992 ; free physical = 2245 ; free virtual = 5908
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_reg_SIPO' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/shift_reg_SIPO.vhd:14]
	Parameter N bound to: 8 - type: integer 
	Parameter preset bound to: 27'b010111110101111000010000000 
INFO: [Synth 8-3491] module 'clk_div' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd:6' bound to instance 'clk_1Hz' of component 'clk_div' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/shift_reg_SIPO.vhd:28]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd:14]
	Parameter preset bound to: 27'b010111110101111000010000000 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_reg_SIPO' (2#1) [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/shift_reg_SIPO.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.031 ; gain = 98.500 ; free physical = 2255 ; free virtual = 5918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.031 ; gain = 98.500 ; free physical = 2255 ; free virtual = 5918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/constrs_1/imports/Lab1_SIPO/Basys3_Master.xdc]
Finished Parsing XDC File [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/constrs_1/imports/Lab1_SIPO/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/constrs_1/imports/Lab1_SIPO/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shift_reg_SIPO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shift_reg_SIPO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1529.559 ; gain = 0.000 ; free physical = 2003 ; free virtual = 5664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.562 ; gain = 432.031 ; free physical = 2096 ; free virtual = 5757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.562 ; gain = 432.031 ; free physical = 2096 ; free virtual = 5757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.562 ; gain = 432.031 ; free physical = 2098 ; free virtual = 5759
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.562 ; gain = 432.031 ; free physical = 2090 ; free virtual = 5751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_reg_SIPO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_1Hz/count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd:25]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 2079 ; free virtual = 5740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1956 ; free virtual = 5617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1955 ; free virtual = 5616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    27|
|4     |LUT2   |    17|
|5     |LUT3   |    10|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDCE   |     8|
|9     |FDPE   |     8|
|10    |FDRE   |    28|
|11    |LDC    |     8|
|12    |IBUF   |    11|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   138|
|2     |  clk_1Hz |clk_div |    70|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 1954 ; free virtual = 5615
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.566 ; gain = 98.508 ; free physical = 2010 ; free virtual = 5671
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.566 ; gain = 432.035 ; free physical = 2011 ; free virtual = 5672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.566 ; gain = 444.621 ; free physical = 1984 ; free virtual = 5645
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.runs/synth_1/shift_reg_SIPO.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1529.566 ; gain = 0.000 ; free physical = 1983 ; free virtual = 5644
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 12:03:50 2017...
