vendor_name = ModelSim
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/memInstrucoes.mif
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mux_41.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/ula_mips.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/somador.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/pc.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/bregmips.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/minst.qip
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/minst.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mdata.qip
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mdata.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/controle_ula.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/controle.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/sign_extend.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/if_id.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/id_ex.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/ex_mem.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mem_wb.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/conversor_7seg.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mux4.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/comparador.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/mux2.vhd
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/output_files/Pipeline.cdf
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/db/Pipeline.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/db/altsyncram_ho81.tdf
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/db/altsyncram_55d1.tdf
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/memDados.mif
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/db/altsyncram_u5h1.tdf
source_file = 1, C:/Users/bjpra/OneDrive/Documentos/pipeline/db/pipeline.ram0_bregmips_f08f7cce.hdl.mif
design_name = Pipeline
instance = comp, \md_mem|altsyncram_component|auto_generated|ram_block1a0\, md_mem|altsyncram_component|auto_generated|ram_block1a0, Pipeline, 1
instance = comp, \ula_ex|Add1~2\, ula_ex|Add1~2, Pipeline, 1
instance = comp, \ula_ex|Add1~4\, ula_ex|Add1~4, Pipeline, 1
instance = comp, \ula_ex|Add1~6\, ula_ex|Add1~6, Pipeline, 1
instance = comp, \ula_ex|Add1~8\, ula_ex|Add1~8, Pipeline, 1
instance = comp, \ula_ex|Add1~10\, ula_ex|Add1~10, Pipeline, 1
instance = comp, \ula_ex|Add1~12\, ula_ex|Add1~12, Pipeline, 1
instance = comp, \ula_ex|Add1~16\, ula_ex|Add1~16, Pipeline, 1
instance = comp, \ula_ex|Add1~22\, ula_ex|Add1~22, Pipeline, 1
instance = comp, \ula_ex|Add1~34\, ula_ex|Add1~34, Pipeline, 1
instance = comp, \ula_ex|Add1~38\, ula_ex|Add1~38, Pipeline, 1
instance = comp, \ula_ex|Add1~56\, ula_ex|Add1~56, Pipeline, 1
instance = comp, \ula_ex|Add0~8\, ula_ex|Add0~8, Pipeline, 1
instance = comp, \ula_ex|Add0~10\, ula_ex|Add0~10, Pipeline, 1
instance = comp, \ula_ex|Add0~16\, ula_ex|Add0~16, Pipeline, 1
instance = comp, \ula_ex|Add0~20\, ula_ex|Add0~20, Pipeline, 1
instance = comp, \md_mem|altsyncram_component|auto_generated|ram_block1a18\, md_mem|altsyncram_component|auto_generated|ram_block1a18, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0|auto_generated|ram_block1a0\, breg_id|regs_rtl_0|auto_generated|ram_block1a0, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1|auto_generated|ram_block1a0\, breg_id|regs_rtl_1|auto_generated|ram_block1a0, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[3]\, reg_exmem|exmem_adderesult_out[3], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[9]\, reg_exmem|exmem_adderesult_out[9], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[10]\, reg_exmem|exmem_adderesult_out[10], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[11]\, reg_exmem|exmem_adderesult_out[11], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[15]\, reg_exmem|exmem_adderesult_out[15], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[17]\, reg_exmem|exmem_adderesult_out[17], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[18]\, reg_exmem|exmem_adderesult_out[18], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[21]\, reg_exmem|exmem_adderesult_out[21], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[22]\, reg_exmem|exmem_adderesult_out[22], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[24]\, reg_exmem|exmem_adderesult_out[24], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[26]\, reg_exmem|exmem_adderesult_out[26], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[27]\, reg_exmem|exmem_adderesult_out[27], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[31]\, reg_exmem|exmem_adderesult_out[31], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[3]~32\, reg_exmem|exmem_adderesult_out[3]~32, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[9]~44\, reg_exmem|exmem_adderesult_out[9]~44, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[10]~46\, reg_exmem|exmem_adderesult_out[10]~46, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[11]~48\, reg_exmem|exmem_adderesult_out[11]~48, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[15]~56\, reg_exmem|exmem_adderesult_out[15]~56, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[17]~60\, reg_exmem|exmem_adderesult_out[17]~60, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[18]~62\, reg_exmem|exmem_adderesult_out[18]~62, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[21]~68\, reg_exmem|exmem_adderesult_out[21]~68, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[22]~70\, reg_exmem|exmem_adderesult_out[22]~70, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[24]~74\, reg_exmem|exmem_adderesult_out[24]~74, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[26]~78\, reg_exmem|exmem_adderesult_out[26]~78, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[27]~80\, reg_exmem|exmem_adderesult_out[27]~80, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[30]~86\, reg_exmem|exmem_adderesult_out[30]~86, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[31]~88\, reg_exmem|exmem_adderesult_out[31]~88, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux31~0\, mux4_saida_FPGA|Mux31~0, Pipeline, 1
instance = comp, \mux2_ex_B|Z[30]~1\, mux2_ex_B|Z[30]~1, Pipeline, 1
instance = comp, \mux2_ex_B|Z[29]~2\, mux2_ex_B|Z[29]~2, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[11]\, reg_idex|idex_out_immediate[11], Pipeline, 1
instance = comp, \mux2_ex_B|Z[3]~28\, mux2_ex_B|Z[3]~28, Pipeline, 1
instance = comp, \ula_ex|Mux30~4\, ula_ex|Mux30~4, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux29~0\, mux4_saida_FPGA|Mux29~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux28~0\, mux4_saida_FPGA|Mux28~0, Pipeline, 1
instance = comp, \ula_ex|Mux28~3\, ula_ex|Mux28~3, Pipeline, 1
instance = comp, \ula_ex|Mux27~3\, ula_ex|Mux27~3, Pipeline, 1
instance = comp, \ula_ex|Mux27~4\, ula_ex|Mux27~4, Pipeline, 1
instance = comp, \ula_ex|Mux26~4\, ula_ex|Mux26~4, Pipeline, 1
instance = comp, \ula_ex|Mux24~0\, ula_ex|Mux24~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux23~0\, mux4_saida_FPGA|Mux23~0, Pipeline, 1
instance = comp, \ula_ex|Mux23~3\, ula_ex|Mux23~3, Pipeline, 1
instance = comp, \ula_ex|Mux23~4\, ula_ex|Mux23~4, Pipeline, 1
instance = comp, \ula_ex|Mux20~3\, ula_ex|Mux20~3, Pipeline, 1
instance = comp, \pc_reg|out_pc[15]\, pc_reg|out_pc[15], Pipeline, 1
instance = comp, \ula_ex|a32~0\, ula_ex|a32~0, Pipeline, 1
instance = comp, \ula_ex|Mux15~1\, ula_ex|Mux15~1, Pipeline, 1
instance = comp, \ula_ex|Mux15~2\, ula_ex|Mux15~2, Pipeline, 1
instance = comp, \pc_reg|out_pc[17]\, pc_reg|out_pc[17], Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux14~0\, mux4_saida_FPGA|Mux14~0, Pipeline, 1
instance = comp, \ula_ex|Mux14~0\, ula_ex|Mux14~0, Pipeline, 1
instance = comp, \ula_ex|Mux14~1\, ula_ex|Mux14~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux13~0\, mux4_saida_FPGA|Mux13~0, Pipeline, 1
instance = comp, \ula_ex|a32~2\, ula_ex|a32~2, Pipeline, 1
instance = comp, \ula_ex|Mux12~0\, ula_ex|Mux12~0, Pipeline, 1
instance = comp, \ula_ex|Mux12~1\, ula_ex|Mux12~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux11~0\, mux4_saida_FPGA|Mux11~0, Pipeline, 1
instance = comp, \ula_ex|a32~5\, ula_ex|a32~5, Pipeline, 1
instance = comp, \ula_ex|Mux11~4\, ula_ex|Mux11~4, Pipeline, 1
instance = comp, \ula_ex|Mux11~5\, ula_ex|Mux11~5, Pipeline, 1
instance = comp, \ula_ex|Mux11~6\, ula_ex|Mux11~6, Pipeline, 1
instance = comp, \pc_reg|out_pc[21]\, pc_reg|out_pc[21], Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux10~0\, mux4_saida_FPGA|Mux10~0, Pipeline, 1
instance = comp, \ula_ex|a32~6\, ula_ex|a32~6, Pipeline, 1
instance = comp, \ula_ex|Mux10~1\, ula_ex|Mux10~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[22]\, pc_reg|out_pc[22], Pipeline, 1
instance = comp, \ula_ex|a32~7\, ula_ex|a32~7, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux8~0\, mux4_saida_FPGA|Mux8~0, Pipeline, 1
instance = comp, \ula_ex|a32~8\, ula_ex|a32~8, Pipeline, 1
instance = comp, \ula_ex|a32~9\, ula_ex|a32~9, Pipeline, 1
instance = comp, \ula_ex|a32~10\, ula_ex|a32~10, Pipeline, 1
instance = comp, \ula_ex|Mux7~5\, ula_ex|Mux7~5, Pipeline, 1
instance = comp, \ula_ex|Mux6~0\, ula_ex|Mux6~0, Pipeline, 1
instance = comp, \ula_ex|Mux6~1\, ula_ex|Mux6~1, Pipeline, 1
instance = comp, \ula_ex|Mux6~2\, ula_ex|Mux6~2, Pipeline, 1
instance = comp, \ula_ex|a32~12\, ula_ex|a32~12, Pipeline, 1
instance = comp, \ula_ex|a32~14\, ula_ex|a32~14, Pipeline, 1
instance = comp, \ula_ex|Mux3~0\, ula_ex|Mux3~0, Pipeline, 1
instance = comp, \ula_ex|Mux3~1\, ula_ex|Mux3~1, Pipeline, 1
instance = comp, \ula_ex|a32~16\, ula_ex|a32~16, Pipeline, 1
instance = comp, \ula_ex|Mux1~0\, ula_ex|Mux1~0, Pipeline, 1
instance = comp, \ula_ex|Mux1~1\, ula_ex|Mux1~1, Pipeline, 1
instance = comp, \reg_exmem|exmem_memwrite_out\, reg_exmem|exmem_memwrite_out, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[0]\, breg_id|regs_rtl_0_bypass[0], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[9]\, breg_id|regs_rtl_0_bypass[9], Pipeline, 1
instance = comp, \breg_id|regs~40\, breg_id|regs~40, Pipeline, 1
instance = comp, \controle_id|Mux10~2\, controle_id|Mux10~2, Pipeline, 1
instance = comp, \controle_id|Mux10~3\, controle_id|Mux10~3, Pipeline, 1
instance = comp, \if_sel_mux~1\, if_sel_mux~1, Pipeline, 1
instance = comp, \breg_id|regs~43\, breg_id|regs~43, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[71]\, breg_id|regs_rtl_1_bypass[71], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[69]\, breg_id|regs_rtl_1_bypass[69], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[65]\, breg_id|regs_rtl_1_bypass[65], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[37]\, breg_id|regs_rtl_1_bypass[37], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[11]\, reg_ifid|out_instruction[11], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[33]\, breg_id|regs_rtl_1_bypass[33], Pipeline, 1
instance = comp, \controle_id|Mux4~0\, controle_id|Mux4~0, Pipeline, 1
instance = comp, \controle_id|Mux17~2\, controle_id|Mux17~2, Pipeline, 1
instance = comp, \mux4_if|Mux24~0\, mux4_if|Mux24~0, Pipeline, 1
instance = comp, \mux4_if|Mux16~0\, mux4_if|Mux16~0, Pipeline, 1
instance = comp, \mux4_if|Mux16~1\, mux4_if|Mux16~1, Pipeline, 1
instance = comp, \mux4_if|Mux14~0\, mux4_if|Mux14~0, Pipeline, 1
instance = comp, \mux4_if|Mux14~1\, mux4_if|Mux14~1, Pipeline, 1
instance = comp, \mux4_if|Mux12~0\, mux4_if|Mux12~0, Pipeline, 1
instance = comp, \mux4_if|Mux10~0\, mux4_if|Mux10~0, Pipeline, 1
instance = comp, \mux4_if|Mux10~1\, mux4_if|Mux10~1, Pipeline, 1
instance = comp, \mux4_if|Mux9~0\, mux4_if|Mux9~0, Pipeline, 1
instance = comp, \mux4_if|Mux9~1\, mux4_if|Mux9~1, Pipeline, 1
instance = comp, \mux4_if|Mux6~0\, mux4_if|Mux6~0, Pipeline, 1
instance = comp, \reg_idex|idex_mem_write_out\, reg_idex|idex_mem_write_out, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_regwrite\, reg_memwb|memwb_out_regwrite, Pipeline, 1
instance = comp, \breg_id|process_0~0\, breg_id|process_0~0, Pipeline, 1
instance = comp, \breg_id|process_0~1\, breg_id|process_0~1, Pipeline, 1
instance = comp, \ula_ex|Equal0~6\, ula_ex|Equal0~6, Pipeline, 1
instance = comp, \ula_ex|Equal0~7\, ula_ex|Equal0~7, Pipeline, 1
instance = comp, \ula_ex|Equal0~8\, ula_ex|Equal0~8, Pipeline, 1
instance = comp, \ula_ex|Equal0~9\, ula_ex|Equal0~9, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[30]\, reg_memwb|memwb_out_result_alu[30], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[29]\, reg_memwb|memwb_out_memdata[29], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[28]\, reg_memwb|memwb_out_result_alu[28], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[28]\, reg_memwb|memwb_out_memdata[28], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[27]\, reg_memwb|memwb_out_pc4[27], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[27]\, reg_memwb|memwb_out_result_alu[27], Pipeline, 1
instance = comp, \mux4_wb|Mux4~0\, mux4_wb|Mux4~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[26]\, reg_memwb|memwb_out_memdata[26], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[24]\, reg_memwb|memwb_out_pc4[24], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[24]\, reg_memwb|memwb_out_result_alu[24], Pipeline, 1
instance = comp, \mux4_wb|Mux7~0\, mux4_wb|Mux7~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[21]\, reg_memwb|memwb_out_memdata[21], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[19]\, reg_memwb|memwb_out_memdata[19], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[17]\, reg_memwb|memwb_out_result_alu[17], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[16]\, reg_memwb|memwb_out_memdata[16], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[13]\, reg_memwb|memwb_out_result_alu[13], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[13]\, reg_memwb|memwb_out_memdata[13], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[11]\, reg_memwb|memwb_out_pc4[11], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[11]\, reg_memwb|memwb_out_result_alu[11], Pipeline, 1
instance = comp, \mux4_wb|Mux20~0\, mux4_wb|Mux20~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[10]\, reg_memwb|memwb_out_memdata[10], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[9]\, reg_memwb|memwb_out_memdata[9], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[8]\, reg_memwb|memwb_out_memdata[8], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[7]\, reg_memwb|memwb_out_pc4[7], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[7]\, reg_memwb|memwb_out_result_alu[7], Pipeline, 1
instance = comp, \mux4_wb|Mux24~0\, mux4_wb|Mux24~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[5]\, reg_memwb|memwb_out_pc4[5], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[5]\, reg_memwb|memwb_out_result_alu[5], Pipeline, 1
instance = comp, \mux4_wb|Mux26~0\, mux4_wb|Mux26~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[2]\, reg_memwb|memwb_out_result_alu[2], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[1]\, reg_memwb|memwb_out_result_alu[1], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[5]\, reg_idex|idex_out_pc4[5], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[24]\, reg_idex|idex_out_pc4[24], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[27]\, reg_idex|idex_out_pc4[27], Pipeline, 1
instance = comp, \controle_id|Mux14~1\, controle_id|Mux14~1, Pipeline, 1
instance = comp, \reg_exmem|exmem_regwrite_out\, reg_exmem|exmem_regwrite_out, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[30]\, reg_exmem|exmem_aluresult_out[30], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[28]\, reg_exmem|exmem_aluresult_out[28], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[27]\, reg_exmem|exmem_out_pc4[27], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[27]\, reg_exmem|exmem_aluresult_out[27], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[24]\, reg_exmem|exmem_out_pc4[24], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[24]\, reg_exmem|exmem_aluresult_out[24], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[17]\, reg_exmem|exmem_aluresult_out[17], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[13]\, reg_exmem|exmem_aluresult_out[13], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[11]\, reg_exmem|exmem_out_pc4[11], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[11]\, reg_exmem|exmem_aluresult_out[11], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[7]\, reg_exmem|exmem_out_pc4[7], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[5]\, reg_exmem|exmem_out_pc4[5], Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[1]\, reg_exmem|exmem_aluresult_out[1], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[5]\, reg_ifid|out_pc4[5], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[24]\, reg_ifid|out_pc4[24], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[27]\, reg_ifid|out_pc4[27], Pipeline, 1
instance = comp, \reg_idex|idex_regwrite_out\, reg_idex|idex_regwrite_out, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[0]\, reg_idex|idex_out_rd[0], Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[1]\, reg_idex|idex_out_rt[1], Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[2]\, reg_idex|idex_out_rt[2], Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[3]\, reg_idex|idex_out_rd[3], Pipeline, 1
instance = comp, \controle_id|Mux2~0\, controle_id|Mux2~0, Pipeline, 1
instance = comp, \controle_id|Mux12~0\, controle_id|Mux12~0, Pipeline, 1
instance = comp, \controle_id|Mux12~1\, controle_id|Mux12~1, Pipeline, 1
instance = comp, \controle_id|Mux12~2\, controle_id|Mux12~2, Pipeline, 1
instance = comp, \ula_ex|Mux18~6\, ula_ex|Mux18~6, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[8]~feeder\, reg_memwb|memwb_out_memdata[8]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[10]~feeder\, reg_memwb|memwb_out_memdata[10]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[11]~feeder\, reg_ifid|out_instruction[11]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[13]~feeder\, reg_memwb|memwb_out_memdata[13]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[16]~feeder\, reg_memwb|memwb_out_memdata[16]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[19]~feeder\, reg_memwb|memwb_out_memdata[19]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[26]~feeder\, reg_memwb|memwb_out_memdata[26]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[28]~feeder\, reg_memwb|memwb_out_memdata[28]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[29]~feeder\, reg_memwb|memwb_out_memdata[29]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[5]~feeder\, reg_memwb|memwb_out_result_alu[5]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[0]~feeder\, reg_idex|idex_out_rd[0]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[3]~feeder\, reg_idex|idex_out_rd[3]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[1]~feeder\, reg_idex|idex_out_rt[1]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[2]~feeder\, reg_idex|idex_out_rt[2]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[11]~feeder\, reg_idex|idex_out_immediate[11]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_memwrite_out~feeder\, reg_exmem|exmem_memwrite_out~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[9]~feeder\, breg_id|regs_rtl_0_bypass[9]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[0]~feeder\, breg_id|regs_rtl_0_bypass[0]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[69]~feeder\, breg_id|regs_rtl_1_bypass[69]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[65]~feeder\, breg_id|regs_rtl_1_bypass[65]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[7]~feeder\, reg_exmem|exmem_out_pc4[7]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[28]~feeder\, reg_memwb|memwb_out_result_alu[28]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[27]~feeder\, reg_memwb|memwb_out_pc4[27]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[17]~feeder\, reg_memwb|memwb_out_result_alu[17]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[13]~feeder\, reg_memwb|memwb_out_result_alu[13]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[11]~feeder\, reg_memwb|memwb_out_result_alu[11]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[24]~feeder\, reg_idex|idex_out_pc4[24]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_regwrite_out~feeder\, reg_exmem|exmem_regwrite_out~feeder, Pipeline, 1
instance = comp, \clock~I\, clock, Pipeline, 1
instance = comp, \somador_if|s[2]~0\, somador_if|s[2]~0, Pipeline, 1
instance = comp, \somador_if|s[3]~2\, somador_if|s[3]~2, Pipeline, 1
instance = comp, \somador_if|s[4]~4\, somador_if|s[4]~4, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[4]\, reg_ifid|out_pc4[4], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[4]\, reg_idex|idex_out_pc4[4], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[3]\, reg_ifid|out_pc4[3], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[3]~feeder\, reg_idex|idex_out_pc4[3]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[3]\, reg_idex|idex_out_pc4[3], Pipeline, 1
instance = comp, \somador_if|s[5]~6\, somador_if|s[5]~6, Pipeline, 1
instance = comp, \somador_if|s[6]~8\, somador_if|s[6]~8, Pipeline, 1
instance = comp, \somador_if|s[7]~10\, somador_if|s[7]~10, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[7]~feeder\, reg_ifid|out_pc4[7]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[7]\, reg_ifid|out_pc4[7], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[7]~feeder\, reg_idex|idex_out_pc4[7]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[7]\, reg_idex|idex_out_pc4[7], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[6]\, reg_ifid|out_pc4[6], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[6]\, reg_idex|idex_out_pc4[6], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[4]~34\, reg_exmem|exmem_adderesult_out[4]~34, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[5]~36\, reg_exmem|exmem_adderesult_out[5]~36, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[6]~38\, reg_exmem|exmem_adderesult_out[6]~38, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[7]~40\, reg_exmem|exmem_adderesult_out[7]~40, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[7]\, reg_exmem|exmem_adderesult_out[7], Pipeline, 1
instance = comp, \mi_if|altsyncram_component|auto_generated|ram_block1a18\, mi_if|altsyncram_component|auto_generated|ram_block1a18, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[27]~feeder\, reg_ifid|out_instruction[27]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[27]\, reg_ifid|out_instruction[27], Pipeline, 1
instance = comp, \controle_id|Mux10~5\, controle_id|Mux10~5, Pipeline, 1
instance = comp, \controle_id|Mux10~4\, controle_id|Mux10~4, Pipeline, 1
instance = comp, \reg_idex|idex_mem_to_reg_out[1]\, reg_idex|idex_mem_to_reg_out[1], Pipeline, 1
instance = comp, \reg_exmem|exmem_memtoreg_out[1]\, reg_exmem|exmem_memtoreg_out[1], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memtoreg[1]\, reg_memwb|memwb_out_memtoreg[1], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[28]\, reg_ifid|out_instruction[28], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[29]~feeder\, reg_ifid|out_instruction[29]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[29]\, reg_ifid|out_instruction[29], Pipeline, 1
instance = comp, \controle_id|Mux18~0\, controle_id|Mux18~0, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[30]\, reg_ifid|out_instruction[30], Pipeline, 1
instance = comp, \controle_id|Mux17~3\, controle_id|Mux17~3, Pipeline, 1
instance = comp, \reg_idex|idex_out_alu_op[1]\, reg_idex|idex_out_alu_op[1], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[4]\, reg_idex|idex_out_immediate[4], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[0]\, reg_idex|idex_out_immediate[0], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[1]\, reg_idex|idex_out_immediate[1], Pipeline, 1
instance = comp, \ula_control|Mux0~0\, ula_control|Mux0~0, Pipeline, 1
instance = comp, \mi_if|altsyncram_component|auto_generated|ram_block1a0\, mi_if|altsyncram_component|auto_generated|ram_block1a0, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[3]\, reg_ifid|out_instruction[3], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[3]\, reg_idex|idex_out_immediate[3], Pipeline, 1
instance = comp, \ula_control|Mux0~1\, ula_control|Mux0~1, Pipeline, 1
instance = comp, \ula_control|Mux4~0\, ula_control|Mux4~0, Pipeline, 1
instance = comp, \ula_control|Mux4~1\, ula_control|Mux4~1, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[9]\, reg_idex|idex_out_reg1[9], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[2]\, breg_id|regs_rtl_1_bypass[2], Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[0]\, reg_idex|idex_out_rt[0], Pipeline, 1
instance = comp, \controle_id|Mux1~0\, controle_id|Mux1~0, Pipeline, 1
instance = comp, \controle_id|Mux8~0\, controle_id|Mux8~0, Pipeline, 1
instance = comp, \reg_idex|idex_out_regdest[0]\, reg_idex|idex_out_regdest[0], Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[0]~0\, reg_exmem|exmem_writereg_out[0]~0, Pipeline, 1
instance = comp, \reg_idex|idex_out_regdest[0]~_wirecell\, reg_idex|idex_out_regdest[0]~_wirecell, Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[0]\, reg_exmem|exmem_writereg_out[0], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[0]~feeder\, reg_memwb|memwb_out_writereg[0]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[0]\, reg_memwb|memwb_out_writereg[0], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[4]~feeder\, breg_id|regs_rtl_0_bypass[4]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[4]\, breg_id|regs_rtl_0_bypass[4], Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[1]~feeder\, reg_idex|idex_out_rd[1]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[1]\, reg_idex|idex_out_rd[1], Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[1]~1\, reg_exmem|exmem_writereg_out[1]~1, Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[1]\, reg_exmem|exmem_writereg_out[1], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[1]~feeder\, reg_memwb|memwb_out_writereg[1]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[1]\, reg_memwb|memwb_out_writereg[1], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[6]~feeder\, breg_id|regs_rtl_0_bypass[6]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[6]\, breg_id|regs_rtl_0_bypass[6], Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[2]~feeder\, reg_idex|idex_out_rd[2]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[2]\, reg_idex|idex_out_rd[2], Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[2]~2\, reg_exmem|exmem_writereg_out[2]~2, Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[2]\, reg_exmem|exmem_writereg_out[2], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[2]~feeder\, reg_memwb|memwb_out_writereg[2]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[2]\, reg_memwb|memwb_out_writereg[2], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[8]~feeder\, breg_id|regs_rtl_1_bypass[8]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[8]\, breg_id|regs_rtl_1_bypass[8], Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[3]~feeder\, reg_idex|idex_out_rt[3]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[3]\, reg_idex|idex_out_rt[3], Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[3]~3\, reg_exmem|exmem_writereg_out[3]~3, Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[3]\, reg_exmem|exmem_writereg_out[3], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[3]~feeder\, reg_memwb|memwb_out_writereg[3]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[3]\, reg_memwb|memwb_out_writereg[3], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[10]~feeder\, breg_id|regs_rtl_0_bypass[10]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[10]\, breg_id|regs_rtl_0_bypass[10], Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[4]~feeder\, reg_idex|idex_out_rd[4]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_rd[4]\, reg_idex|idex_out_rd[4], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[10]\, breg_id|regs_rtl_1_bypass[10], Pipeline, 1
instance = comp, \reg_idex|idex_out_rt[4]\, reg_idex|idex_out_rt[4], Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[4]~4\, reg_exmem|exmem_writereg_out[4]~4, Pipeline, 1
instance = comp, \reg_exmem|exmem_writereg_out[4]\, reg_exmem|exmem_writereg_out[4], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[4]~feeder\, reg_memwb|memwb_out_writereg[4]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_writereg[4]\, reg_memwb|memwb_out_writereg[4], Pipeline, 1
instance = comp, \controle_id|Mux14~0\, controle_id|Mux14~0, Pipeline, 1
instance = comp, \controle_id|Mux11~0\, controle_id|Mux11~0, Pipeline, 1
instance = comp, \reg_idex|idex_mem_to_reg_out[0]\, reg_idex|idex_mem_to_reg_out[0], Pipeline, 1
instance = comp, \reg_exmem|exmem_memtoreg_out[0]~feeder\, reg_exmem|exmem_memtoreg_out[0]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_memtoreg_out[0]\, reg_exmem|exmem_memtoreg_out[0], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memtoreg[0]\, reg_memwb|memwb_out_memtoreg[0], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[18]~feeder\, breg_id|regs_rtl_0_bypass[18]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[18]\, breg_id|regs_rtl_0_bypass[18], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[7]~feeder\, breg_id|regs_rtl_0_bypass[7]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[7]\, breg_id|regs_rtl_0_bypass[7], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[8]\, breg_id|regs_rtl_0_bypass[8], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[5]\, breg_id|regs_rtl_0_bypass[5], Pipeline, 1
instance = comp, \breg_id|regs~39\, breg_id|regs~39, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[1]\, breg_id|regs_rtl_0_bypass[1], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[3]\, breg_id|regs_rtl_0_bypass[3], Pipeline, 1
instance = comp, \breg_id|regs~38\, breg_id|regs~38, Pipeline, 1
instance = comp, \breg_id|regs~44\, breg_id|regs~44, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[4]~feeder\, reg_memwb|memwb_out_result_alu[4]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[4]\, reg_memwb|memwb_out_result_alu[4], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[4]\, reg_exmem|exmem_out_pc4[4], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[4]\, reg_memwb|memwb_out_pc4[4], Pipeline, 1
instance = comp, \mux4_wb|Mux27~0\, mux4_wb|Mux27~0, Pipeline, 1
instance = comp, \ula_control|Mux2~0\, ula_control|Mux2~0, Pipeline, 1
instance = comp, \ula_control|Mux7~3\, ula_control|Mux7~3, Pipeline, 1
instance = comp, \ula_control|Mux6~1\, ula_control|Mux6~1, Pipeline, 1
instance = comp, \ula_ex|Mux30~2\, ula_ex|Mux30~2, Pipeline, 1
instance = comp, \ula_ex|Mux30~7\, ula_ex|Mux30~7, Pipeline, 1
instance = comp, \controle_id|Mux9~0\, controle_id|Mux9~0, Pipeline, 1
instance = comp, \controle_id|Mux9~1\, controle_id|Mux9~1, Pipeline, 1
instance = comp, \controle_id|Mux9~2\, controle_id|Mux9~2, Pipeline, 1
instance = comp, \reg_idex|idex_out_alusrc\, reg_idex|idex_out_alusrc, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[7]\, reg_ifid|out_instruction[7], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[7]~feeder\, reg_idex|idex_out_immediate[7]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[7]\, reg_idex|idex_out_immediate[7], Pipeline, 1
instance = comp, \ula_ex|Mux24~1\, ula_ex|Mux24~1, Pipeline, 1
instance = comp, \somador_if|s[8]~12\, somador_if|s[8]~12, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[8]\, reg_ifid|out_pc4[8], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[8]\, reg_idex|idex_out_pc4[8], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[8]~feeder\, reg_exmem|exmem_out_pc4[8]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[8]\, reg_exmem|exmem_out_pc4[8], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[8]~feeder\, reg_memwb|memwb_out_pc4[8]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[8]\, reg_memwb|memwb_out_pc4[8], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[8]\, reg_memwb|memwb_out_result_alu[8], Pipeline, 1
instance = comp, \mux4_wb|Mux23~0\, mux4_wb|Mux23~0, Pipeline, 1
instance = comp, \mux4_wb|Mux23~1\, mux4_wb|Mux23~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[27]\, breg_id|regs_rtl_1_bypass[27], Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[2]~feeder\, breg_id|regs_rtl_0_bypass[2]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[2]\, breg_id|regs_rtl_0_bypass[2], Pipeline, 1
instance = comp, \breg_id|Equal0~0\, breg_id|Equal0~0, Pipeline, 1
instance = comp, \breg_id|Equal0~1\, breg_id|Equal0~1, Pipeline, 1
instance = comp, \breg_id|r1[8]~24\, breg_id|r1[8]~24, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[8]\, reg_idex|idex_out_reg1[8], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[6]~feeder\, breg_id|regs_rtl_1_bypass[6]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[6]\, breg_id|regs_rtl_1_bypass[6], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[4]\, breg_id|regs_rtl_1_bypass[4], Pipeline, 1
instance = comp, \breg_id|Equal1~0\, breg_id|Equal1~0, Pipeline, 1
instance = comp, \breg_id|Equal1~1\, breg_id|Equal1~1, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[8]\, reg_ifid|out_instruction[8], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[13]\, breg_id|regs_rtl_1_bypass[13], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[15]~feeder\, breg_id|regs_rtl_1_bypass[15]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[15]\, breg_id|regs_rtl_1_bypass[15], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[13]\, reg_ifid|out_instruction[13], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[13]~feeder\, reg_idex|idex_out_immediate[13]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[13]\, reg_idex|idex_out_immediate[13], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[12]\, reg_ifid|out_instruction[12], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[12]~feeder\, reg_idex|idex_out_immediate[12]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[12]\, reg_idex|idex_out_immediate[12], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[9]\, reg_ifid|out_instruction[9], Pipeline, 1
instance = comp, \mux4_if|Mux20~0\, mux4_if|Mux20~0, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[41]\, breg_id|regs_rtl_1_bypass[41], Pipeline, 1
instance = comp, \breg_id|r1[15]~17\, breg_id|r1[15]~17, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[15]~feeder\, reg_idex|idex_out_reg1[15]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[15]\, reg_idex|idex_out_reg1[15], Pipeline, 1
instance = comp, \ula_control|Mux3~0\, ula_control|Mux3~0, Pipeline, 1
instance = comp, \controle_id|Mux16~0\, controle_id|Mux16~0, Pipeline, 1
instance = comp, \controle_id|Mux18~1\, controle_id|Mux18~1, Pipeline, 1
instance = comp, \controle_id|Mux18~2\, controle_id|Mux18~2, Pipeline, 1
instance = comp, \controle_id|Mux18~3\, controle_id|Mux18~3, Pipeline, 1
instance = comp, \reg_idex|idex_out_alu_op[0]\, reg_idex|idex_out_alu_op[0], Pipeline, 1
instance = comp, \ula_control|Mux6~0\, ula_control|Mux6~0, Pipeline, 1
instance = comp, \ula_control|Mux7~2\, ula_control|Mux7~2, Pipeline, 1
instance = comp, \ula_control|Mux7~4\, ula_control|Mux7~4, Pipeline, 1
instance = comp, \ula_ex|Mux2~0\, ula_ex|Mux2~0, Pipeline, 1
instance = comp, \ula_ex|Mux2~1\, ula_ex|Mux2~1, Pipeline, 1
instance = comp, \ula_ex|Mux2~2\, ula_ex|Mux2~2, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[15]\, reg_ifid|out_instruction[15], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[15]\, reg_idex|idex_out_immediate[15], Pipeline, 1
instance = comp, \mux2_ex_B|Z[16]~15\, mux2_ex_B|Z[16]~15, Pipeline, 1
instance = comp, \mux2_ex_B|Z[15]~16\, mux2_ex_B|Z[15]~16, Pipeline, 1
instance = comp, \breg_id|regs~42\, breg_id|regs~42, Pipeline, 1
instance = comp, \breg_id|regs~41\, breg_id|regs~41, Pipeline, 1
instance = comp, \breg_id|regs\, breg_id|regs, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[49]\, breg_id|regs_rtl_1_bypass[49], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[51]\, breg_id|regs_rtl_1_bypass[51], Pipeline, 1
instance = comp, \mux2_ex_B|Z[21]~10\, mux2_ex_B|Z[21]~10, Pipeline, 1
instance = comp, \ula_ex|Mux10~0\, ula_ex|Mux10~0, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[20]~feeder\, reg_exmem|exmem_reg2_out[20]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[20]\, reg_exmem|exmem_reg2_out[20], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[53]\, breg_id|regs_rtl_1_bypass[53], Pipeline, 1
instance = comp, \breg_id|r2[21]~10\, breg_id|r2[21]~10, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[21]\, reg_idex|idex_out_reg2[21], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[21]\, reg_exmem|exmem_reg2_out[21], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[55]\, breg_id|regs_rtl_1_bypass[55], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[57]~feeder\, breg_id|regs_rtl_1_bypass[57]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[57]\, breg_id|regs_rtl_1_bypass[57], Pipeline, 1
instance = comp, \breg_id|r2[23]~8\, breg_id|r2[23]~8, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[23]\, reg_idex|idex_out_reg2[23], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[23]~feeder\, reg_exmem|exmem_reg2_out[23]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[23]\, reg_exmem|exmem_reg2_out[23], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[59]~feeder\, breg_id|regs_rtl_1_bypass[59]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[59]\, breg_id|regs_rtl_1_bypass[59], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[61]\, breg_id|regs_rtl_1_bypass[61], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[63]\, breg_id|regs_rtl_1_bypass[63], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[67]~feeder\, breg_id|regs_rtl_1_bypass[67]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[67]\, breg_id|regs_rtl_1_bypass[67], Pipeline, 1
instance = comp, \breg_id|r2[26]~5\, breg_id|r2[26]~5, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[26]\, reg_idex|idex_out_reg2[26], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[26]~feeder\, reg_exmem|exmem_reg2_out[26]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[26]\, reg_exmem|exmem_reg2_out[26], Pipeline, 1
instance = comp, \breg_id|r2[28]~3\, breg_id|r2[28]~3, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[28]\, reg_idex|idex_out_reg2[28], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[28]\, reg_exmem|exmem_reg2_out[28], Pipeline, 1
instance = comp, \breg_id|r2[29]~2\, breg_id|r2[29]~2, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[29]\, reg_idex|idex_out_reg2[29], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[29]~feeder\, reg_exmem|exmem_reg2_out[29]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[29]\, reg_exmem|exmem_reg2_out[29], Pipeline, 1
instance = comp, \breg_id|r2[30]~1\, breg_id|r2[30]~1, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[30]\, reg_idex|idex_out_reg2[30], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[30]~feeder\, reg_exmem|exmem_reg2_out[30]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[30]\, reg_exmem|exmem_reg2_out[30], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[73]\, breg_id|regs_rtl_1_bypass[73], Pipeline, 1
instance = comp, \breg_id|r2[31]~0\, breg_id|r2[31]~0, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[31]\, reg_idex|idex_out_reg2[31], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[31]~feeder\, reg_exmem|exmem_reg2_out[31]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[31]\, reg_exmem|exmem_reg2_out[31], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[31]~feeder\, reg_memwb|memwb_out_memdata[31]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[31]\, reg_memwb|memwb_out_memdata[31], Pipeline, 1
instance = comp, \ula_ex|Mux0~0\, ula_ex|Mux0~0, Pipeline, 1
instance = comp, \breg_id|r1[31]~1\, breg_id|r1[31]~1, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[31]~feeder\, reg_idex|idex_out_reg1[31]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[31]\, reg_idex|idex_out_reg1[31], Pipeline, 1
instance = comp, \mux2_ex_B|Z[31]~0\, mux2_ex_B|Z[31]~0, Pipeline, 1
instance = comp, \ula_ex|Mux31~8\, ula_ex|Mux31~8, Pipeline, 1
instance = comp, \breg_id|r1[30]~2\, breg_id|r1[30]~2, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[30]\, reg_idex|idex_out_reg1[30], Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[28]\, reg_idex|idex_out_reg1[28], Pipeline, 1
instance = comp, \mux2_ex_B|Z[27]~4\, mux2_ex_B|Z[27]~4, Pipeline, 1
instance = comp, \mux2_ex_B|Z[26]~5\, mux2_ex_B|Z[26]~5, Pipeline, 1
instance = comp, \mux2_ex_B|Z[25]~6\, mux2_ex_B|Z[25]~6, Pipeline, 1
instance = comp, \breg_id|r1[24]~8\, breg_id|r1[24]~8, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[24]\, reg_idex|idex_out_reg1[24], Pipeline, 1
instance = comp, \mux2_ex_B|Z[23]~8\, mux2_ex_B|Z[23]~8, Pipeline, 1
instance = comp, \mux2_ex_B|Z[22]~9\, mux2_ex_B|Z[22]~9, Pipeline, 1
instance = comp, \ula_ex|Add1~42\, ula_ex|Add1~42, Pipeline, 1
instance = comp, \ula_ex|Add1~44\, ula_ex|Add1~44, Pipeline, 1
instance = comp, \ula_ex|Add1~46\, ula_ex|Add1~46, Pipeline, 1
instance = comp, \ula_ex|Add1~48\, ula_ex|Add1~48, Pipeline, 1
instance = comp, \ula_ex|Add1~50\, ula_ex|Add1~50, Pipeline, 1
instance = comp, \ula_ex|Add1~52\, ula_ex|Add1~52, Pipeline, 1
instance = comp, \ula_ex|Add1~54\, ula_ex|Add1~54, Pipeline, 1
instance = comp, \ula_ex|Add1~58\, ula_ex|Add1~58, Pipeline, 1
instance = comp, \ula_ex|Add1~60\, ula_ex|Add1~60, Pipeline, 1
instance = comp, \ula_ex|aux[31]~0\, ula_ex|aux[31]~0, Pipeline, 1
instance = comp, \breg_id|r1[27]~5\, breg_id|r1[27]~5, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[27]\, reg_idex|idex_out_reg1[27], Pipeline, 1
instance = comp, \mux2_ex_B|Z[24]~7\, mux2_ex_B|Z[24]~7, Pipeline, 1
instance = comp, \breg_id|r1[23]~9\, breg_id|r1[23]~9, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[23]\, reg_idex|idex_out_reg1[23], Pipeline, 1
instance = comp, \breg_id|r1[22]~10\, breg_id|r1[22]~10, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[22]\, reg_idex|idex_out_reg1[22], Pipeline, 1
instance = comp, \breg_id|r1[21]~11\, breg_id|r1[21]~11, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[21]\, reg_idex|idex_out_reg1[21], Pipeline, 1
instance = comp, \mux2_ex_B|Z[18]~13\, mux2_ex_B|Z[18]~13, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[45]\, breg_id|regs_rtl_1_bypass[45], Pipeline, 1
instance = comp, \breg_id|r1[17]~15\, breg_id|r1[17]~15, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[17]\, reg_idex|idex_out_reg1[17], Pipeline, 1
instance = comp, \ula_ex|Add0~32\, ula_ex|Add0~32, Pipeline, 1
instance = comp, \ula_ex|Add0~34\, ula_ex|Add0~34, Pipeline, 1
instance = comp, \ula_ex|Add0~36\, ula_ex|Add0~36, Pipeline, 1
instance = comp, \ula_ex|Add0~38\, ula_ex|Add0~38, Pipeline, 1
instance = comp, \ula_ex|Add0~40\, ula_ex|Add0~40, Pipeline, 1
instance = comp, \ula_ex|Add0~42\, ula_ex|Add0~42, Pipeline, 1
instance = comp, \ula_ex|Add0~44\, ula_ex|Add0~44, Pipeline, 1
instance = comp, \ula_ex|Add0~46\, ula_ex|Add0~46, Pipeline, 1
instance = comp, \ula_ex|Add0~48\, ula_ex|Add0~48, Pipeline, 1
instance = comp, \ula_ex|Add0~50\, ula_ex|Add0~50, Pipeline, 1
instance = comp, \ula_ex|Add0~52\, ula_ex|Add0~52, Pipeline, 1
instance = comp, \ula_ex|Add0~54\, ula_ex|Add0~54, Pipeline, 1
instance = comp, \ula_ex|Add0~56\, ula_ex|Add0~56, Pipeline, 1
instance = comp, \ula_ex|Add0~58\, ula_ex|Add0~58, Pipeline, 1
instance = comp, \ula_ex|Add0~60\, ula_ex|Add0~60, Pipeline, 1
instance = comp, \ula_ex|Add0~62\, ula_ex|Add0~62, Pipeline, 1
instance = comp, \ula_ex|Mux31~7\, ula_ex|Mux31~7, Pipeline, 1
instance = comp, \ula_ex|Mux0~1\, ula_ex|Mux0~1, Pipeline, 1
instance = comp, \ula_ex|Mux0~3\, ula_ex|Mux0~3, Pipeline, 1
instance = comp, \ula_ex|Mux0~4\, ula_ex|Mux0~4, Pipeline, 1
instance = comp, \ula_ex|Mux0~2\, ula_ex|Mux0~2, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[31]\, reg_exmem|exmem_aluresult_out[31], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[31]\, reg_memwb|memwb_out_result_alu[31], Pipeline, 1
instance = comp, \mux4_if|Mux0~0\, mux4_if|Mux0~0, Pipeline, 1
instance = comp, \mux4_if|Mux0~1\, mux4_if|Mux0~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[31]\, pc_reg|out_pc[31], Pipeline, 1
instance = comp, \breg_id|r1[18]~14\, breg_id|r1[18]~14, Pipeline, 1
instance = comp, \mux4_if|Mux13~0\, mux4_if|Mux13~0, Pipeline, 1
instance = comp, \mux4_if|Mux13~1\, mux4_if|Mux13~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[18]\, pc_reg|out_pc[18], Pipeline, 1
instance = comp, \somador_if|s[9]~14\, somador_if|s[9]~14, Pipeline, 1
instance = comp, \somador_if|s[10]~16\, somador_if|s[10]~16, Pipeline, 1
instance = comp, \somador_if|s[11]~18\, somador_if|s[11]~18, Pipeline, 1
instance = comp, \somador_if|s[12]~20\, somador_if|s[12]~20, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[12]~50\, reg_exmem|exmem_adderesult_out[12]~50, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[12]\, reg_exmem|exmem_adderesult_out[12], Pipeline, 1
instance = comp, \mux4_if|Mux19~0\, mux4_if|Mux19~0, Pipeline, 1
instance = comp, \breg_id|r1[12]~20\, breg_id|r1[12]~20, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[10]\, reg_ifid|out_instruction[10], Pipeline, 1
instance = comp, \mux4_if|Mux19~1\, mux4_if|Mux19~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[12]\, pc_reg|out_pc[12], Pipeline, 1
instance = comp, \somador_if|s[13]~22\, somador_if|s[13]~22, Pipeline, 1
instance = comp, \somador_if|s[14]~24\, somador_if|s[14]~24, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[14]\, reg_ifid|out_pc4[14], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[14]\, reg_idex|idex_out_pc4[14], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[13]~52\, reg_exmem|exmem_adderesult_out[13]~52, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[14]~54\, reg_exmem|exmem_adderesult_out[14]~54, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[14]\, reg_exmem|exmem_adderesult_out[14], Pipeline, 1
instance = comp, \mux4_if|Mux17~0\, mux4_if|Mux17~0, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[39]\, breg_id|regs_rtl_1_bypass[39], Pipeline, 1
instance = comp, \breg_id|r1[14]~18\, breg_id|r1[14]~18, Pipeline, 1
instance = comp, \mux4_if|Mux17~1\, mux4_if|Mux17~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[14]\, pc_reg|out_pc[14], Pipeline, 1
instance = comp, \somador_if|s[15]~26\, somador_if|s[15]~26, Pipeline, 1
instance = comp, \somador_if|s[16]~28\, somador_if|s[16]~28, Pipeline, 1
instance = comp, \somador_if|s[17]~30\, somador_if|s[17]~30, Pipeline, 1
instance = comp, \somador_if|s[18]~32\, somador_if|s[18]~32, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[18]\, reg_ifid|out_pc4[18], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[18]\, reg_idex|idex_out_pc4[18], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[17]\, reg_ifid|out_pc4[17], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[17]~feeder\, reg_idex|idex_out_pc4[17]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[17]\, reg_idex|idex_out_pc4[17], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[16]\, reg_ifid|out_pc4[16], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[16]~feeder\, reg_idex|idex_out_pc4[16]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[16]\, reg_idex|idex_out_pc4[16], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[15]\, reg_ifid|out_pc4[15], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[15]\, reg_idex|idex_out_pc4[15], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[16]~58\, reg_exmem|exmem_adderesult_out[16]~58, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[19]~64\, reg_exmem|exmem_adderesult_out[19]~64, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[19]\, reg_exmem|exmem_adderesult_out[19], Pipeline, 1
instance = comp, \mux4_if|Mux12~1\, mux4_if|Mux12~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[19]\, pc_reg|out_pc[19], Pipeline, 1
instance = comp, \somador_if|s[19]~34\, somador_if|s[19]~34, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[19]\, reg_ifid|out_pc4[19], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[19]~feeder\, reg_idex|idex_out_pc4[19]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[19]\, reg_idex|idex_out_pc4[19], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[20]~66\, reg_exmem|exmem_adderesult_out[20]~66, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[20]\, reg_exmem|exmem_adderesult_out[20], Pipeline, 1
instance = comp, \mux4_if|Mux11~0\, mux4_if|Mux11~0, Pipeline, 1
instance = comp, \mux4_if|Mux11~1\, mux4_if|Mux11~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[20]\, pc_reg|out_pc[20], Pipeline, 1
instance = comp, \somador_if|s[20]~36\, somador_if|s[20]~36, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[20]~feeder\, reg_ifid|out_pc4[20]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[20]\, reg_ifid|out_pc4[20], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[20]\, reg_idex|idex_out_pc4[20], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[23]~72\, reg_exmem|exmem_adderesult_out[23]~72, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[25]~76\, reg_exmem|exmem_adderesult_out[25]~76, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[25]\, reg_exmem|exmem_adderesult_out[25], Pipeline, 1
instance = comp, \mux4_if|Mux6~1\, mux4_if|Mux6~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[25]\, pc_reg|out_pc[25], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[23]\, reg_exmem|exmem_adderesult_out[23], Pipeline, 1
instance = comp, \somador_if|s[21]~38\, somador_if|s[21]~38, Pipeline, 1
instance = comp, \somador_if|s[22]~40\, somador_if|s[22]~40, Pipeline, 1
instance = comp, \somador_if|s[23]~42\, somador_if|s[23]~42, Pipeline, 1
instance = comp, \mux4_if|Mux8~0\, mux4_if|Mux8~0, Pipeline, 1
instance = comp, \mux4_if|Mux8~1\, mux4_if|Mux8~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[23]\, pc_reg|out_pc[23], Pipeline, 1
instance = comp, \somador_if|s[24]~44\, somador_if|s[24]~44, Pipeline, 1
instance = comp, \mux4_if|Mux7~0\, mux4_if|Mux7~0, Pipeline, 1
instance = comp, \mux4_if|Mux7~1\, mux4_if|Mux7~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[24]\, pc_reg|out_pc[24], Pipeline, 1
instance = comp, \somador_if|s[25]~46\, somador_if|s[25]~46, Pipeline, 1
instance = comp, \somador_if|s[26]~48\, somador_if|s[26]~48, Pipeline, 1
instance = comp, \mux4_if|Mux5~0\, mux4_if|Mux5~0, Pipeline, 1
instance = comp, \mux4_if|Mux5~1\, mux4_if|Mux5~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[26]\, pc_reg|out_pc[26], Pipeline, 1
instance = comp, \somador_if|s[27]~50\, somador_if|s[27]~50, Pipeline, 1
instance = comp, \mux4_if|Mux4~0\, mux4_if|Mux4~0, Pipeline, 1
instance = comp, \mux4_if|Mux4~1\, mux4_if|Mux4~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[27]\, pc_reg|out_pc[27], Pipeline, 1
instance = comp, \somador_if|s[28]~52\, somador_if|s[28]~52, Pipeline, 1
instance = comp, \somador_if|s[29]~54\, somador_if|s[29]~54, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[29]\, reg_ifid|out_pc4[29], Pipeline, 1
instance = comp, \mux4_if|Mux2~0\, mux4_if|Mux2~0, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[29]~feeder\, reg_idex|idex_out_pc4[29]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[29]\, reg_idex|idex_out_pc4[29], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[28]~82\, reg_exmem|exmem_adderesult_out[28]~82, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[29]~84\, reg_exmem|exmem_adderesult_out[29]~84, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[29]\, reg_exmem|exmem_adderesult_out[29], Pipeline, 1
instance = comp, \mux4_if|Mux2~1\, mux4_if|Mux2~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[29]\, pc_reg|out_pc[29], Pipeline, 1
instance = comp, \somador_if|s[30]~56\, somador_if|s[30]~56, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[30]\, reg_ifid|out_pc4[30], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[30]\, reg_idex|idex_out_pc4[30], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[30]\, reg_exmem|exmem_adderesult_out[30], Pipeline, 1
instance = comp, \mux4_if|Mux1~0\, mux4_if|Mux1~0, Pipeline, 1
instance = comp, \mux4_if|Mux1~1\, mux4_if|Mux1~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[30]\, pc_reg|out_pc[30], Pipeline, 1
instance = comp, \somador_if|s[31]~58\, somador_if|s[31]~58, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[31]\, reg_ifid|out_pc4[31], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[31]\, reg_idex|idex_out_pc4[31], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[31]~feeder\, reg_exmem|exmem_out_pc4[31]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[31]\, reg_exmem|exmem_out_pc4[31], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[31]\, reg_memwb|memwb_out_pc4[31], Pipeline, 1
instance = comp, \mux4_wb|Mux0~0\, mux4_wb|Mux0~0, Pipeline, 1
instance = comp, \mux4_wb|Mux0~1\, mux4_wb|Mux0~1, Pipeline, 1
instance = comp, \breg_id|r2[27]~4\, breg_id|r2[27]~4, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[27]\, reg_idex|idex_out_reg2[27], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[27]\, reg_exmem|exmem_reg2_out[27], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[30]\, reg_memwb|memwb_out_memdata[30], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[30]~feeder\, reg_exmem|exmem_out_pc4[30]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[30]\, reg_exmem|exmem_out_pc4[30], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[30]\, reg_memwb|memwb_out_pc4[30], Pipeline, 1
instance = comp, \mux4_wb|Mux1~0\, mux4_wb|Mux1~0, Pipeline, 1
instance = comp, \mux4_wb|Mux1~1\, mux4_wb|Mux1~1, Pipeline, 1
instance = comp, \breg_id|r1[29]~3\, breg_id|r1[29]~3, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[29]\, reg_idex|idex_out_reg1[29], Pipeline, 1
instance = comp, \ula_ex|a32~17\, ula_ex|a32~17, Pipeline, 1
instance = comp, \ula_ex|Mux2~3\, ula_ex|Mux2~3, Pipeline, 1
instance = comp, \ula_ex|Mux2~6\, ula_ex|Mux2~6, Pipeline, 1
instance = comp, \ula_ex|Mux2~4\, ula_ex|Mux2~4, Pipeline, 1
instance = comp, \ula_ex|Mux2~5\, ula_ex|Mux2~5, Pipeline, 1
instance = comp, \ula_ex|Mux2~7\, ula_ex|Mux2~7, Pipeline, 1
instance = comp, \ula_ex|Mux2~8\, ula_ex|Mux2~8, Pipeline, 1
instance = comp, \ula_ex|Mux2~9\, ula_ex|Mux2~9, Pipeline, 1
instance = comp, \ula_ex|Mux2\, ula_ex|Mux2, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[29]\, reg_exmem|exmem_aluresult_out[29], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[29]~feeder\, reg_memwb|memwb_out_result_alu[29]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[29]\, reg_memwb|memwb_out_result_alu[29], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[29]~feeder\, reg_exmem|exmem_out_pc4[29]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[29]\, reg_exmem|exmem_out_pc4[29], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[29]\, reg_memwb|memwb_out_pc4[29], Pipeline, 1
instance = comp, \mux4_wb|Mux2~0\, mux4_wb|Mux2~0, Pipeline, 1
instance = comp, \mux4_wb|Mux2~1\, mux4_wb|Mux2~1, Pipeline, 1
instance = comp, \breg_id|r1[28]~4\, breg_id|r1[28]~4, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[28]\, reg_exmem|exmem_adderesult_out[28], Pipeline, 1
instance = comp, \mux4_if|Mux3~0\, mux4_if|Mux3~0, Pipeline, 1
instance = comp, \mux4_if|Mux3~1\, mux4_if|Mux3~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[28]\, pc_reg|out_pc[28], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[28]\, reg_ifid|out_pc4[28], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[28]~feeder\, reg_idex|idex_out_pc4[28]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[28]\, reg_idex|idex_out_pc4[28], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[28]~feeder\, reg_exmem|exmem_out_pc4[28]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[28]\, reg_exmem|exmem_out_pc4[28], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[28]~feeder\, reg_memwb|memwb_out_pc4[28]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[28]\, reg_memwb|memwb_out_pc4[28], Pipeline, 1
instance = comp, \mux4_wb|Mux3~0\, mux4_wb|Mux3~0, Pipeline, 1
instance = comp, \mux4_wb|Mux3~1\, mux4_wb|Mux3~1, Pipeline, 1
instance = comp, \breg_id|r2[25]~6\, breg_id|r2[25]~6, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[25]\, reg_idex|idex_out_reg2[25], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[25]\, reg_exmem|exmem_reg2_out[25], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[27]~feeder\, reg_memwb|memwb_out_memdata[27]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[27]\, reg_memwb|memwb_out_memdata[27], Pipeline, 1
instance = comp, \mux4_wb|Mux4~1\, mux4_wb|Mux4~1, Pipeline, 1
instance = comp, \breg_id|r1[26]~6\, breg_id|r1[26]~6, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[26]\, reg_idex|idex_out_reg1[26], Pipeline, 1
instance = comp, \ula_ex|a32~13\, ula_ex|a32~13, Pipeline, 1
instance = comp, \ula_ex|Mux5~0\, ula_ex|Mux5~0, Pipeline, 1
instance = comp, \ula_ex|Mux5~2\, ula_ex|Mux5~2, Pipeline, 1
instance = comp, \ula_ex|Mux5~3\, ula_ex|Mux5~3, Pipeline, 1
instance = comp, \ula_ex|Mux5~4\, ula_ex|Mux5~4, Pipeline, 1
instance = comp, \ula_ex|Mux5~5\, ula_ex|Mux5~5, Pipeline, 1
instance = comp, \ula_ex|Mux5~1\, ula_ex|Mux5~1, Pipeline, 1
instance = comp, \ula_ex|Mux5~6\, ula_ex|Mux5~6, Pipeline, 1
instance = comp, \ula_ex|Mux5\, ula_ex|Mux5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[26]\, reg_exmem|exmem_aluresult_out[26], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[26]~feeder\, reg_memwb|memwb_out_result_alu[26]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[26]\, reg_memwb|memwb_out_result_alu[26], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[26]\, reg_ifid|out_pc4[26], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[26]~feeder\, reg_idex|idex_out_pc4[26]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[26]\, reg_idex|idex_out_pc4[26], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[26]\, reg_exmem|exmem_out_pc4[26], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[26]\, reg_memwb|memwb_out_pc4[26], Pipeline, 1
instance = comp, \mux4_wb|Mux5~0\, mux4_wb|Mux5~0, Pipeline, 1
instance = comp, \mux4_wb|Mux5~1\, mux4_wb|Mux5~1, Pipeline, 1
instance = comp, \breg_id|r1[25]~7\, breg_id|r1[25]~7, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[25]\, reg_idex|idex_out_reg1[25], Pipeline, 1
instance = comp, \ula_ex|a32~11\, ula_ex|a32~11, Pipeline, 1
instance = comp, \ula_ex|Mux6~3\, ula_ex|Mux6~3, Pipeline, 1
instance = comp, \ula_ex|Mux6~4\, ula_ex|Mux6~4, Pipeline, 1
instance = comp, \ula_ex|Mux6\, ula_ex|Mux6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[25]\, reg_exmem|exmem_aluresult_out[25], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[25]~feeder\, reg_memwb|memwb_out_result_alu[25]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[25]\, reg_memwb|memwb_out_result_alu[25], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[25]\, reg_ifid|out_pc4[25], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[25]~feeder\, reg_idex|idex_out_pc4[25]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[25]\, reg_idex|idex_out_pc4[25], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[25]\, reg_exmem|exmem_out_pc4[25], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[25]\, reg_memwb|memwb_out_pc4[25], Pipeline, 1
instance = comp, \mux4_wb|Mux6~0\, mux4_wb|Mux6~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[25]\, reg_memwb|memwb_out_memdata[25], Pipeline, 1
instance = comp, \mux4_wb|Mux6~1\, mux4_wb|Mux6~1, Pipeline, 1
instance = comp, \breg_id|r2[24]~7\, breg_id|r2[24]~7, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[24]\, reg_idex|idex_out_reg2[24], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[24]\, reg_exmem|exmem_reg2_out[24], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[24]~feeder\, reg_memwb|memwb_out_memdata[24]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[24]\, reg_memwb|memwb_out_memdata[24], Pipeline, 1
instance = comp, \mux4_wb|Mux7~1\, mux4_wb|Mux7~1, Pipeline, 1
instance = comp, \breg_id|r2[22]~9\, breg_id|r2[22]~9, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[22]\, reg_idex|idex_out_reg2[22], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[22]~feeder\, reg_exmem|exmem_reg2_out[22]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[22]\, reg_exmem|exmem_reg2_out[22], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[23]~feeder\, reg_memwb|memwb_out_memdata[23]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[23]\, reg_memwb|memwb_out_memdata[23], Pipeline, 1
instance = comp, \breg_id|r2[7]~24\, breg_id|r2[7]~24, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[7]\, reg_idex|idex_out_reg2[7], Pipeline, 1
instance = comp, \mux2_ex_B|Z[7]~24\, mux2_ex_B|Z[7]~24, Pipeline, 1
instance = comp, \ula_ex|Mux8~1\, ula_ex|Mux8~1, Pipeline, 1
instance = comp, \ula_ex|Mux8~2\, ula_ex|Mux8~2, Pipeline, 1
instance = comp, \ula_ex|Mux8~3\, ula_ex|Mux8~3, Pipeline, 1
instance = comp, \ula_ex|Mux8~4\, ula_ex|Mux8~4, Pipeline, 1
instance = comp, \ula_ex|Mux8~0\, ula_ex|Mux8~0, Pipeline, 1
instance = comp, \ula_ex|Mux8\, ula_ex|Mux8, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[23]\, reg_exmem|exmem_aluresult_out[23], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[23]\, reg_memwb|memwb_out_result_alu[23], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[23]\, reg_ifid|out_pc4[23], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[23]~feeder\, reg_idex|idex_out_pc4[23]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[23]\, reg_idex|idex_out_pc4[23], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[23]\, reg_exmem|exmem_out_pc4[23], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[23]\, reg_memwb|memwb_out_pc4[23], Pipeline, 1
instance = comp, \mux4_wb|Mux8~0\, mux4_wb|Mux8~0, Pipeline, 1
instance = comp, \mux4_wb|Mux8~1\, mux4_wb|Mux8~1, Pipeline, 1
instance = comp, \breg_id|r2[19]~12\, breg_id|r2[19]~12, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[19]\, reg_idex|idex_out_reg2[19], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[19]~feeder\, reg_exmem|exmem_reg2_out[19]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[19]\, reg_exmem|exmem_reg2_out[19], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[22]\, reg_memwb|memwb_out_memdata[22], Pipeline, 1
instance = comp, \ula_ex|Mux9~0\, ula_ex|Mux9~0, Pipeline, 1
instance = comp, \ula_ex|Mux9~1\, ula_ex|Mux9~1, Pipeline, 1
instance = comp, \ula_ex|Mux9~2\, ula_ex|Mux9~2, Pipeline, 1
instance = comp, \ula_ex|Mux9~3\, ula_ex|Mux9~3, Pipeline, 1
instance = comp, \ula_ex|Mux9~4\, ula_ex|Mux9~4, Pipeline, 1
instance = comp, \ula_ex|Mux9\, ula_ex|Mux9, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[22]\, reg_exmem|exmem_aluresult_out[22], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[22]~feeder\, reg_memwb|memwb_out_result_alu[22]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[22]\, reg_memwb|memwb_out_result_alu[22], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[22]\, reg_ifid|out_pc4[22], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[22]\, reg_idex|idex_out_pc4[22], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[22]\, reg_exmem|exmem_out_pc4[22], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[22]\, reg_memwb|memwb_out_pc4[22], Pipeline, 1
instance = comp, \mux4_wb|Mux9~0\, mux4_wb|Mux9~0, Pipeline, 1
instance = comp, \mux4_wb|Mux9~1\, mux4_wb|Mux9~1, Pipeline, 1
instance = comp, \breg_id|r2[20]~11\, breg_id|r2[20]~11, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[20]\, reg_idex|idex_out_reg2[20], Pipeline, 1
instance = comp, \mux2_ex_B|Z[20]~11\, mux2_ex_B|Z[20]~11, Pipeline, 1
instance = comp, \mux2_ex_B|Z[19]~12\, mux2_ex_B|Z[19]~12, Pipeline, 1
instance = comp, \breg_id|r2[17]~14\, breg_id|r2[17]~14, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[17]\, reg_idex|idex_out_reg2[17], Pipeline, 1
instance = comp, \mux2_ex_B|Z[17]~14\, mux2_ex_B|Z[17]~14, Pipeline, 1
instance = comp, \breg_id|r1[16]~16\, breg_id|r1[16]~16, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[16]\, reg_idex|idex_out_reg1[16], Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[14]\, reg_idex|idex_out_reg1[14], Pipeline, 1
instance = comp, \breg_id|r1[13]~19\, breg_id|r1[13]~19, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[13]\, reg_idex|idex_out_reg1[13], Pipeline, 1
instance = comp, \mux2_ex_B|Z[12]~19\, mux2_ex_B|Z[12]~19, Pipeline, 1
instance = comp, \breg_id|r2[11]~20\, breg_id|r2[11]~20, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[11]\, reg_idex|idex_out_reg2[11], Pipeline, 1
instance = comp, \mux2_ex_B|Z[11]~20\, mux2_ex_B|Z[11]~20, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[10]\, reg_idex|idex_out_reg1[10], Pipeline, 1
instance = comp, \mux2_ex_B|Z[9]~22\, mux2_ex_B|Z[9]~22, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[6]\, reg_idex|idex_out_immediate[6], Pipeline, 1
instance = comp, \mux2_ex_B|Z[6]~25\, mux2_ex_B|Z[6]~25, Pipeline, 1
instance = comp, \breg_id|r2[5]~26\, breg_id|r2[5]~26, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[5]\, reg_idex|idex_out_reg2[5], Pipeline, 1
instance = comp, \mux2_ex_B|Z[5]~26\, mux2_ex_B|Z[5]~26, Pipeline, 1
instance = comp, \mux2_ex_B|Z[4]~27\, mux2_ex_B|Z[4]~27, Pipeline, 1
instance = comp, \mux2_ex_B|Z[2]~29\, mux2_ex_B|Z[2]~29, Pipeline, 1
instance = comp, \mux2_ex_B|Z[1]~30\, mux2_ex_B|Z[1]~30, Pipeline, 1
instance = comp, \mux2_ex_B|Z[0]~31\, mux2_ex_B|Z[0]~31, Pipeline, 1
instance = comp, \ula_ex|Add1~0\, ula_ex|Add1~0, Pipeline, 1
instance = comp, \ula_ex|Add1~14\, ula_ex|Add1~14, Pipeline, 1
instance = comp, \ula_ex|Add1~18\, ula_ex|Add1~18, Pipeline, 1
instance = comp, \ula_ex|Add1~20\, ula_ex|Add1~20, Pipeline, 1
instance = comp, \ula_ex|Add1~24\, ula_ex|Add1~24, Pipeline, 1
instance = comp, \ula_ex|Add1~26\, ula_ex|Add1~26, Pipeline, 1
instance = comp, \ula_ex|Add1~28\, ula_ex|Add1~28, Pipeline, 1
instance = comp, \ula_ex|Add1~30\, ula_ex|Add1~30, Pipeline, 1
instance = comp, \ula_ex|Add1~32\, ula_ex|Add1~32, Pipeline, 1
instance = comp, \ula_ex|Add1~36\, ula_ex|Add1~36, Pipeline, 1
instance = comp, \ula_ex|Add1~40\, ula_ex|Add1~40, Pipeline, 1
instance = comp, \ula_ex|Mux10~2\, ula_ex|Mux10~2, Pipeline, 1
instance = comp, \ula_ex|Mux10~3\, ula_ex|Mux10~3, Pipeline, 1
instance = comp, \ula_ex|Mux10~4\, ula_ex|Mux10~4, Pipeline, 1
instance = comp, \ula_ex|Mux10\, ula_ex|Mux10, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[21]\, reg_exmem|exmem_aluresult_out[21], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[21]~feeder\, reg_memwb|memwb_out_result_alu[21]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[21]\, reg_memwb|memwb_out_result_alu[21], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[21]\, reg_ifid|out_pc4[21], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[21]\, reg_idex|idex_out_pc4[21], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[21]~feeder\, reg_exmem|exmem_out_pc4[21]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[21]\, reg_exmem|exmem_out_pc4[21], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[21]\, reg_memwb|memwb_out_pc4[21], Pipeline, 1
instance = comp, \mux4_wb|Mux10~0\, mux4_wb|Mux10~0, Pipeline, 1
instance = comp, \mux4_wb|Mux10~1\, mux4_wb|Mux10~1, Pipeline, 1
instance = comp, \breg_id|r1[20]~12\, breg_id|r1[20]~12, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[20]~feeder\, reg_idex|idex_out_reg1[20]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[20]\, reg_idex|idex_out_reg1[20], Pipeline, 1
instance = comp, \ula_ex|a32~4\, ula_ex|a32~4, Pipeline, 1
instance = comp, \ula_ex|Mux11~8\, ula_ex|Mux11~8, Pipeline, 1
instance = comp, \ula_ex|Mux11~10\, ula_ex|Mux11~10, Pipeline, 1
instance = comp, \ula_ex|Mux11~7\, ula_ex|Mux11~7, Pipeline, 1
instance = comp, \ula_ex|Mux11~9\, ula_ex|Mux11~9, Pipeline, 1
instance = comp, \ula_ex|Mux11\, ula_ex|Mux11, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[20]\, reg_exmem|exmem_aluresult_out[20], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[20]\, reg_memwb|memwb_out_result_alu[20], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[20]\, reg_exmem|exmem_out_pc4[20], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[20]\, reg_memwb|memwb_out_pc4[20], Pipeline, 1
instance = comp, \mux4_wb|Mux11~0\, mux4_wb|Mux11~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[20]~feeder\, reg_memwb|memwb_out_memdata[20]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[20]\, reg_memwb|memwb_out_memdata[20], Pipeline, 1
instance = comp, \mux4_wb|Mux11~1\, mux4_wb|Mux11~1, Pipeline, 1
instance = comp, \breg_id|r1[19]~13\, breg_id|r1[19]~13, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[19]\, reg_idex|idex_out_reg1[19], Pipeline, 1
instance = comp, \ula_ex|a32~3\, ula_ex|a32~3, Pipeline, 1
instance = comp, \ula_ex|Mux12~2\, ula_ex|Mux12~2, Pipeline, 1
instance = comp, \ula_ex|Mux12~3\, ula_ex|Mux12~3, Pipeline, 1
instance = comp, \ula_ex|Mux12~4\, ula_ex|Mux12~4, Pipeline, 1
instance = comp, \ula_ex|Mux12\, ula_ex|Mux12, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[19]\, reg_exmem|exmem_aluresult_out[19], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[19]~feeder\, reg_memwb|memwb_out_result_alu[19]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[19]\, reg_memwb|memwb_out_result_alu[19], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[19]~feeder\, reg_exmem|exmem_out_pc4[19]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[19]\, reg_exmem|exmem_out_pc4[19], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[19]\, reg_memwb|memwb_out_pc4[19], Pipeline, 1
instance = comp, \mux4_wb|Mux12~0\, mux4_wb|Mux12~0, Pipeline, 1
instance = comp, \mux4_wb|Mux12~1\, mux4_wb|Mux12~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[47]\, breg_id|regs_rtl_1_bypass[47], Pipeline, 1
instance = comp, \breg_id|r2[18]~13\, breg_id|r2[18]~13, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[18]\, reg_idex|idex_out_reg2[18], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[18]\, reg_exmem|exmem_reg2_out[18], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[18]~feeder\, reg_memwb|memwb_out_memdata[18]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[18]\, reg_memwb|memwb_out_memdata[18], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[18]\, reg_exmem|exmem_out_pc4[18], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[18]\, reg_memwb|memwb_out_pc4[18], Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[18]\, reg_idex|idex_out_reg1[18], Pipeline, 1
instance = comp, \ula_ex|Mux13~0\, ula_ex|Mux13~0, Pipeline, 1
instance = comp, \ula_ex|Mux13~1\, ula_ex|Mux13~1, Pipeline, 1
instance = comp, \ula_ex|Mux13~2\, ula_ex|Mux13~2, Pipeline, 1
instance = comp, \ula_ex|Mux13~3\, ula_ex|Mux13~3, Pipeline, 1
instance = comp, \ula_ex|Mux13~4\, ula_ex|Mux13~4, Pipeline, 1
instance = comp, \ula_ex|Mux13\, ula_ex|Mux13, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[18]\, reg_exmem|exmem_aluresult_out[18], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[18]\, reg_memwb|memwb_out_result_alu[18], Pipeline, 1
instance = comp, \mux4_wb|Mux13~0\, mux4_wb|Mux13~0, Pipeline, 1
instance = comp, \mux4_wb|Mux13~1\, mux4_wb|Mux13~1, Pipeline, 1
instance = comp, \breg_id|r2[4]~27\, breg_id|r2[4]~27, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[4]\, reg_idex|idex_out_reg2[4], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[4]\, reg_exmem|exmem_reg2_out[4], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[5]~feeder\, reg_exmem|exmem_reg2_out[5]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[5]\, reg_exmem|exmem_reg2_out[5], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[23]\, breg_id|regs_rtl_1_bypass[23], Pipeline, 1
instance = comp, \breg_id|r2[6]~25\, breg_id|r2[6]~25, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[6]\, reg_idex|idex_out_reg2[6], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[6]~feeder\, reg_exmem|exmem_reg2_out[6]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[6]\, reg_exmem|exmem_reg2_out[6], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[7]\, reg_exmem|exmem_reg2_out[7], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[8]~feeder\, reg_exmem|exmem_reg2_out[8]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[8]\, reg_exmem|exmem_reg2_out[8], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[9]\, reg_exmem|exmem_reg2_out[9], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[31]\, breg_id|regs_rtl_1_bypass[31], Pipeline, 1
instance = comp, \breg_id|r2[10]~21\, breg_id|r2[10]~21, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[10]\, reg_idex|idex_out_reg2[10], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[10]\, reg_exmem|exmem_reg2_out[10], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[11]\, reg_exmem|exmem_reg2_out[11], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[35]\, breg_id|regs_rtl_1_bypass[35], Pipeline, 1
instance = comp, \breg_id|r2[12]~19\, breg_id|r2[12]~19, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[12]\, reg_idex|idex_out_reg2[12], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[12]\, reg_exmem|exmem_reg2_out[12], Pipeline, 1
instance = comp, \breg_id|r2[13]~18\, breg_id|r2[13]~18, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[13]\, reg_idex|idex_out_reg2[13], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[13]\, reg_exmem|exmem_reg2_out[13], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[14]\, reg_exmem|exmem_reg2_out[14], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[15]\, reg_exmem|exmem_reg2_out[15], Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[43]~feeder\, breg_id|regs_rtl_1_bypass[43]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[43]\, breg_id|regs_rtl_1_bypass[43], Pipeline, 1
instance = comp, \breg_id|r2[16]~15\, breg_id|r2[16]~15, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[16]\, reg_idex|idex_out_reg2[16], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[16]\, reg_exmem|exmem_reg2_out[16], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[17]~feeder\, reg_exmem|exmem_reg2_out[17]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[17]\, reg_exmem|exmem_reg2_out[17], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[17]~feeder\, reg_memwb|memwb_out_memdata[17]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[17]\, reg_memwb|memwb_out_memdata[17], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[17]~feeder\, reg_exmem|exmem_out_pc4[17]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[17]\, reg_exmem|exmem_out_pc4[17], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[17]\, reg_memwb|memwb_out_pc4[17], Pipeline, 1
instance = comp, \mux4_wb|Mux14~0\, mux4_wb|Mux14~0, Pipeline, 1
instance = comp, \mux4_wb|Mux14~1\, mux4_wb|Mux14~1, Pipeline, 1
instance = comp, \breg_id|r2[14]~17\, breg_id|r2[14]~17, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[14]\, reg_idex|idex_out_reg2[14], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[14]~feeder\, reg_ifid|out_instruction[14]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[14]\, reg_ifid|out_instruction[14], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[14]\, reg_idex|idex_out_immediate[14], Pipeline, 1
instance = comp, \mux2_ex_B|Z[14]~17\, mux2_ex_B|Z[14]~17, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[11]\, reg_idex|idex_out_reg1[11], Pipeline, 1
instance = comp, \breg_id|r1[1]~31\, breg_id|r1[1]~31, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[1]\, reg_idex|idex_out_reg1[1], Pipeline, 1
instance = comp, \breg_id|r1[0]~32\, breg_id|r1[0]~32, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[0]\, reg_idex|idex_out_reg1[0], Pipeline, 1
instance = comp, \ula_ex|Add0~0\, ula_ex|Add0~0, Pipeline, 1
instance = comp, \ula_ex|Add0~2\, ula_ex|Add0~2, Pipeline, 1
instance = comp, \ula_ex|Add0~4\, ula_ex|Add0~4, Pipeline, 1
instance = comp, \ula_ex|Add0~6\, ula_ex|Add0~6, Pipeline, 1
instance = comp, \ula_ex|Add0~12\, ula_ex|Add0~12, Pipeline, 1
instance = comp, \ula_ex|Add0~14\, ula_ex|Add0~14, Pipeline, 1
instance = comp, \ula_ex|Add0~18\, ula_ex|Add0~18, Pipeline, 1
instance = comp, \ula_ex|Add0~22\, ula_ex|Add0~22, Pipeline, 1
instance = comp, \ula_ex|Add0~24\, ula_ex|Add0~24, Pipeline, 1
instance = comp, \ula_ex|Add0~26\, ula_ex|Add0~26, Pipeline, 1
instance = comp, \ula_ex|Add0~28\, ula_ex|Add0~28, Pipeline, 1
instance = comp, \ula_ex|Add0~30\, ula_ex|Add0~30, Pipeline, 1
instance = comp, \ula_ex|Mux15~3\, ula_ex|Mux15~3, Pipeline, 1
instance = comp, \ula_ex|Mux15~4\, ula_ex|Mux15~4, Pipeline, 1
instance = comp, \ula_ex|Mux15~0\, ula_ex|Mux15~0, Pipeline, 1
instance = comp, \ula_ex|Mux15\, ula_ex|Mux15, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[16]\, reg_exmem|exmem_aluresult_out[16], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[16]~feeder\, reg_memwb|memwb_out_result_alu[16]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[16]\, reg_memwb|memwb_out_result_alu[16], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[16]~feeder\, reg_exmem|exmem_out_pc4[16]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[16]\, reg_exmem|exmem_out_pc4[16], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[16]\, reg_memwb|memwb_out_pc4[16], Pipeline, 1
instance = comp, \mux4_wb|Mux15~0\, mux4_wb|Mux15~0, Pipeline, 1
instance = comp, \mux4_wb|Mux15~1\, mux4_wb|Mux15~1, Pipeline, 1
instance = comp, \breg_id|r2[15]~16\, breg_id|r2[15]~16, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[15]\, reg_idex|idex_out_reg2[15], Pipeline, 1
instance = comp, \ula_ex|Mux16~3\, ula_ex|Mux16~3, Pipeline, 1
instance = comp, \ula_ex|Mux16~4\, ula_ex|Mux16~4, Pipeline, 1
instance = comp, \ula_ex|Mux16~5\, ula_ex|Mux16~5, Pipeline, 1
instance = comp, \ula_ex|Mux16~2\, ula_ex|Mux16~2, Pipeline, 1
instance = comp, \ula_ex|Mux16~6\, ula_ex|Mux16~6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[15]\, reg_exmem|exmem_aluresult_out[15], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[15]~feeder\, reg_memwb|memwb_out_result_alu[15]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[15]\, reg_memwb|memwb_out_result_alu[15], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[15]~feeder\, reg_exmem|exmem_out_pc4[15]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[15]\, reg_exmem|exmem_out_pc4[15], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[15]\, reg_memwb|memwb_out_pc4[15], Pipeline, 1
instance = comp, \mux4_wb|Mux16~0\, mux4_wb|Mux16~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[15]~feeder\, reg_memwb|memwb_out_memdata[15]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[15]\, reg_memwb|memwb_out_memdata[15], Pipeline, 1
instance = comp, \mux4_wb|Mux16~1\, mux4_wb|Mux16~1, Pipeline, 1
instance = comp, \breg_id|r2[3]~28\, breg_id|r2[3]~28, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[3]\, reg_idex|idex_out_reg2[3], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[3]\, reg_exmem|exmem_reg2_out[3], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[14]~feeder\, reg_memwb|memwb_out_memdata[14]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[14]\, reg_memwb|memwb_out_memdata[14], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[14]~feeder\, reg_exmem|exmem_out_pc4[14]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[14]\, reg_exmem|exmem_out_pc4[14], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[14]\, reg_memwb|memwb_out_pc4[14], Pipeline, 1
instance = comp, \ula_ex|Mux17~2\, ula_ex|Mux17~2, Pipeline, 1
instance = comp, \ula_ex|Mux17~3\, ula_ex|Mux17~3, Pipeline, 1
instance = comp, \ula_ex|Mux17~4\, ula_ex|Mux17~4, Pipeline, 1
instance = comp, \ula_ex|Mux17~5\, ula_ex|Mux17~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[14]\, reg_exmem|exmem_aluresult_out[14], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[14]\, reg_memwb|memwb_out_result_alu[14], Pipeline, 1
instance = comp, \mux4_wb|Mux17~0\, mux4_wb|Mux17~0, Pipeline, 1
instance = comp, \mux4_wb|Mux17~1\, mux4_wb|Mux17~1, Pipeline, 1
instance = comp, \breg_id|r1[11]~21\, breg_id|r1[11]~21, Pipeline, 1
instance = comp, \mux4_if|Mux20~1\, mux4_if|Mux20~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[11]\, pc_reg|out_pc[11], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[11]\, reg_ifid|out_pc4[11], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[11]\, reg_idex|idex_out_pc4[11], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[10]~feeder\, reg_idex|idex_out_immediate[10]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[10]\, reg_idex|idex_out_immediate[10], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[9]\, reg_ifid|out_pc4[9], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[9]\, reg_idex|idex_out_pc4[9], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[8]~feeder\, reg_idex|idex_out_immediate[8]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[8]\, reg_idex|idex_out_immediate[8], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[8]~42\, reg_exmem|exmem_adderesult_out[8]~42, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[13]\, reg_exmem|exmem_adderesult_out[13], Pipeline, 1
instance = comp, \mux4_if|Mux18~0\, mux4_if|Mux18~0, Pipeline, 1
instance = comp, \mux4_if|Mux18~1\, mux4_if|Mux18~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[13]\, pc_reg|out_pc[13], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[13]\, reg_ifid|out_pc4[13], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[13]~feeder\, reg_idex|idex_out_pc4[13]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[13]\, reg_idex|idex_out_pc4[13], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[13]~feeder\, reg_exmem|exmem_out_pc4[13]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[13]\, reg_exmem|exmem_out_pc4[13], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[13]\, reg_memwb|memwb_out_pc4[13], Pipeline, 1
instance = comp, \mux4_wb|Mux18~0\, mux4_wb|Mux18~0, Pipeline, 1
instance = comp, \mux4_wb|Mux18~1\, mux4_wb|Mux18~1, Pipeline, 1
instance = comp, \breg_id|r2[2]~29\, breg_id|r2[2]~29, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[2]\, reg_idex|idex_out_reg2[2], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[2]\, reg_exmem|exmem_reg2_out[2], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[12]~feeder\, reg_memwb|memwb_out_memdata[12]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[12]\, reg_memwb|memwb_out_memdata[12], Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[12]\, reg_idex|idex_out_reg1[12], Pipeline, 1
instance = comp, \ula_ex|Mux19~2\, ula_ex|Mux19~2, Pipeline, 1
instance = comp, \ula_ex|Mux19~3\, ula_ex|Mux19~3, Pipeline, 1
instance = comp, \ula_ex|Mux19~4\, ula_ex|Mux19~4, Pipeline, 1
instance = comp, \ula_ex|Mux19~5\, ula_ex|Mux19~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[12]\, reg_exmem|exmem_aluresult_out[12], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[12]\, reg_memwb|memwb_out_result_alu[12], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[12]~feeder\, reg_ifid|out_pc4[12]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[12]\, reg_ifid|out_pc4[12], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[12]\, reg_idex|idex_out_pc4[12], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[12]~feeder\, reg_exmem|exmem_out_pc4[12]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[12]\, reg_exmem|exmem_out_pc4[12], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[12]\, reg_memwb|memwb_out_pc4[12], Pipeline, 1
instance = comp, \mux4_wb|Mux19~0\, mux4_wb|Mux19~0, Pipeline, 1
instance = comp, \mux4_wb|Mux19~1\, mux4_wb|Mux19~1, Pipeline, 1
instance = comp, \breg_id|r2[1]~30\, breg_id|r2[1]~30, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[1]\, reg_idex|idex_out_reg2[1], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[1]~feeder\, reg_exmem|exmem_reg2_out[1]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[1]\, reg_exmem|exmem_reg2_out[1], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[11]\, reg_memwb|memwb_out_memdata[11], Pipeline, 1
instance = comp, \mux4_wb|Mux20~1\, mux4_wb|Mux20~1, Pipeline, 1
instance = comp, \breg_id|r1[10]~22\, breg_id|r1[10]~22, Pipeline, 1
instance = comp, \mux4_if|Mux21~0\, mux4_if|Mux21~0, Pipeline, 1
instance = comp, \mux4_if|Mux21~1\, mux4_if|Mux21~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[10]\, pc_reg|out_pc[10], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[10]\, reg_ifid|out_pc4[10], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[10]\, reg_idex|idex_out_pc4[10], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[10]~feeder\, reg_exmem|exmem_out_pc4[10]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[10]\, reg_exmem|exmem_out_pc4[10], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[10]\, reg_memwb|memwb_out_pc4[10], Pipeline, 1
instance = comp, \mux2_ex_B|Z[10]~21\, mux2_ex_B|Z[10]~21, Pipeline, 1
instance = comp, \ula_ex|Mux21~2\, ula_ex|Mux21~2, Pipeline, 1
instance = comp, \ula_ex|Mux21~3\, ula_ex|Mux21~3, Pipeline, 1
instance = comp, \ula_ex|Mux21~4\, ula_ex|Mux21~4, Pipeline, 1
instance = comp, \ula_ex|Mux21~5\, ula_ex|Mux21~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[10]\, reg_exmem|exmem_aluresult_out[10], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[10]~feeder\, reg_memwb|memwb_out_result_alu[10]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[10]\, reg_memwb|memwb_out_result_alu[10], Pipeline, 1
instance = comp, \mux4_wb|Mux21~0\, mux4_wb|Mux21~0, Pipeline, 1
instance = comp, \mux4_wb|Mux21~1\, mux4_wb|Mux21~1, Pipeline, 1
instance = comp, \breg_id|r2[8]~23\, breg_id|r2[8]~23, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[8]\, reg_idex|idex_out_reg2[8], Pipeline, 1
instance = comp, \mux2_ex_B|Z[8]~23\, mux2_ex_B|Z[8]~23, Pipeline, 1
instance = comp, \ula_ex|Mux23~2\, ula_ex|Mux23~2, Pipeline, 1
instance = comp, \ula_ex|Mux23~5\, ula_ex|Mux23~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[8]\, reg_exmem|exmem_aluresult_out[8], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[7]\, reg_memwb|memwb_out_memdata[7], Pipeline, 1
instance = comp, \mux4_wb|Mux24~1\, mux4_wb|Mux24~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[25]\, breg_id|regs_rtl_1_bypass[25], Pipeline, 1
instance = comp, \breg_id|r1[7]~25\, breg_id|r1[7]~25, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[7]\, reg_idex|idex_out_reg1[7], Pipeline, 1
instance = comp, \ula_ex|Mux24~2\, ula_ex|Mux24~2, Pipeline, 1
instance = comp, \ula_ex|Mux24~3\, ula_ex|Mux24~3, Pipeline, 1
instance = comp, \ula_ex|Mux24~4\, ula_ex|Mux24~4, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[7]\, reg_exmem|exmem_aluresult_out[7], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[6]\, reg_memwb|memwb_out_memdata[6], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[6]~feeder\, reg_exmem|exmem_out_pc4[6]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[6]\, reg_exmem|exmem_out_pc4[6], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[6]\, reg_memwb|memwb_out_pc4[6], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[6]\, reg_memwb|memwb_out_result_alu[6], Pipeline, 1
instance = comp, \mux4_wb|Mux25~0\, mux4_wb|Mux25~0, Pipeline, 1
instance = comp, \mux4_wb|Mux25~1\, mux4_wb|Mux25~1, Pipeline, 1
instance = comp, \breg_id|r1[6]~26\, breg_id|r1[6]~26, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[6]\, reg_idex|idex_out_reg1[6], Pipeline, 1
instance = comp, \ula_ex|Mux25~2\, ula_ex|Mux25~2, Pipeline, 1
instance = comp, \ula_ex|Mux25~3\, ula_ex|Mux25~3, Pipeline, 1
instance = comp, \ula_ex|Mux25~4\, ula_ex|Mux25~4, Pipeline, 1
instance = comp, \ula_ex|Mux25~5\, ula_ex|Mux25~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[6]\, reg_exmem|exmem_aluresult_out[6], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[5]~feeder\, reg_memwb|memwb_out_memdata[5]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[5]\, reg_memwb|memwb_out_memdata[5], Pipeline, 1
instance = comp, \mux4_wb|Mux26~1\, mux4_wb|Mux26~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[21]~feeder\, breg_id|regs_rtl_1_bypass[21]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[21]\, breg_id|regs_rtl_1_bypass[21], Pipeline, 1
instance = comp, \breg_id|r1[5]~27\, breg_id|r1[5]~27, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[5]\, reg_idex|idex_out_reg1[5], Pipeline, 1
instance = comp, \ula_ex|Mux26~2\, ula_ex|Mux26~2, Pipeline, 1
instance = comp, \ula_ex|Mux26~3\, ula_ex|Mux26~3, Pipeline, 1
instance = comp, \ula_ex|Mux26~5\, ula_ex|Mux26~5, Pipeline, 1
instance = comp, \ula_ex|Mux26~6\, ula_ex|Mux26~6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[5]\, reg_exmem|exmem_aluresult_out[5], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[4]~feeder\, reg_memwb|memwb_out_memdata[4]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[4]\, reg_memwb|memwb_out_memdata[4], Pipeline, 1
instance = comp, \mux4_wb|Mux27~1\, mux4_wb|Mux27~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[19]~feeder\, breg_id|regs_rtl_1_bypass[19]~feeder, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[19]\, breg_id|regs_rtl_1_bypass[19], Pipeline, 1
instance = comp, \breg_id|r1[4]~28\, breg_id|r1[4]~28, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[4]\, reg_idex|idex_out_reg1[4], Pipeline, 1
instance = comp, \ula_ex|Mux27~2\, ula_ex|Mux27~2, Pipeline, 1
instance = comp, \ula_ex|Mux27~5\, ula_ex|Mux27~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[4]\, reg_exmem|exmem_aluresult_out[4], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[3]~feeder\, reg_memwb|memwb_out_memdata[3]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[3]\, reg_memwb|memwb_out_memdata[3], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[3]~feeder\, reg_exmem|exmem_out_pc4[3]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[3]\, reg_exmem|exmem_out_pc4[3], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[3]\, reg_memwb|memwb_out_pc4[3], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[3]~feeder\, reg_memwb|memwb_out_result_alu[3]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[3]\, reg_memwb|memwb_out_result_alu[3], Pipeline, 1
instance = comp, \mux4_wb|Mux28~0\, mux4_wb|Mux28~0, Pipeline, 1
instance = comp, \mux4_wb|Mux28~1\, mux4_wb|Mux28~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_0_bypass[17]\, breg_id|regs_rtl_0_bypass[17], Pipeline, 1
instance = comp, \breg_id|r1[3]~29\, breg_id|r1[3]~29, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[3]\, reg_idex|idex_out_reg1[3], Pipeline, 1
instance = comp, \ula_ex|Mux28~4\, ula_ex|Mux28~4, Pipeline, 1
instance = comp, \ula_ex|Mux28~5\, ula_ex|Mux28~5, Pipeline, 1
instance = comp, \ula_ex|Mux28~2\, ula_ex|Mux28~2, Pipeline, 1
instance = comp, \ula_ex|Mux28~6\, ula_ex|Mux28~6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[3]\, reg_exmem|exmem_aluresult_out[3], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[2]~feeder\, reg_memwb|memwb_out_memdata[2]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[2]\, reg_memwb|memwb_out_memdata[2], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[2]\, reg_ifid|out_pc4[2], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[2]~feeder\, reg_idex|idex_out_pc4[2]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[2]\, reg_idex|idex_out_pc4[2], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[2]~feeder\, reg_exmem|exmem_out_pc4[2]~feeder, Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[2]\, reg_exmem|exmem_out_pc4[2], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[2]\, reg_memwb|memwb_out_pc4[2], Pipeline, 1
instance = comp, \mux4_wb|Mux29~0\, mux4_wb|Mux29~0, Pipeline, 1
instance = comp, \mux4_wb|Mux29~1\, mux4_wb|Mux29~1, Pipeline, 1
instance = comp, \mux4_if|Mux30~0\, mux4_if|Mux30~0, Pipeline, 1
instance = comp, \mux4_if|Mux30~1\, mux4_if|Mux30~1, Pipeline, 1
instance = comp, \controle_id|Mux15~0\, controle_id|Mux15~0, Pipeline, 1
instance = comp, \pc_reg|out_pc[0]~0\, pc_reg|out_pc[0]~0, Pipeline, 1
instance = comp, \pc_reg|out_pc[1]\, pc_reg|out_pc[1], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[1]~feeder\, reg_ifid|out_pc4[1]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[1]\, reg_ifid|out_pc4[1], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[1]~feeder\, reg_idex|idex_out_pc4[1]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[1]\, reg_idex|idex_out_pc4[1], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[1]\, reg_exmem|exmem_adderesult_out[1], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[1]\, reg_memwb|memwb_out_pc4[1], Pipeline, 1
instance = comp, \mux4_wb|Mux30~0\, mux4_wb|Mux30~0, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[1]~feeder\, reg_memwb|memwb_out_memdata[1]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[1]\, reg_memwb|memwb_out_memdata[1], Pipeline, 1
instance = comp, \mux4_wb|Mux30~1\, mux4_wb|Mux30~1, Pipeline, 1
instance = comp, \breg_id|r2[9]~22\, breg_id|r2[9]~22, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[9]\, reg_idex|idex_out_reg2[9], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[9]\, reg_idex|idex_out_immediate[9], Pipeline, 1
instance = comp, \ula_ex|Mux22~3\, ula_ex|Mux22~3, Pipeline, 1
instance = comp, \ula_ex|Mux22~4\, ula_ex|Mux22~4, Pipeline, 1
instance = comp, \ula_ex|Mux22~5\, ula_ex|Mux22~5, Pipeline, 1
instance = comp, \ula_ex|Mux22~2\, ula_ex|Mux22~2, Pipeline, 1
instance = comp, \ula_ex|Mux22~6\, ula_ex|Mux22~6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[9]\, reg_exmem|exmem_aluresult_out[9], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[9]~feeder\, reg_memwb|memwb_out_result_alu[9]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[9]\, reg_memwb|memwb_out_result_alu[9], Pipeline, 1
instance = comp, \reg_exmem|exmem_out_pc4[9]\, reg_exmem|exmem_out_pc4[9], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[9]\, reg_memwb|memwb_out_pc4[9], Pipeline, 1
instance = comp, \mux4_wb|Mux22~0\, mux4_wb|Mux22~0, Pipeline, 1
instance = comp, \mux4_wb|Mux22~1\, mux4_wb|Mux22~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[29]\, breg_id|regs_rtl_1_bypass[29], Pipeline, 1
instance = comp, \breg_id|r1[9]~23\, breg_id|r1[9]~23, Pipeline, 1
instance = comp, \mux4_if|Mux22~0\, mux4_if|Mux22~0, Pipeline, 1
instance = comp, \mux4_if|Mux22~1\, mux4_if|Mux22~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[9]\, pc_reg|out_pc[9], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[6]~feeder\, reg_ifid|out_instruction[6]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[6]\, reg_ifid|out_instruction[6], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[8]\, reg_exmem|exmem_adderesult_out[8], Pipeline, 1
instance = comp, \mux4_if|Mux23~0\, mux4_if|Mux23~0, Pipeline, 1
instance = comp, \mux4_if|Mux23~1\, mux4_if|Mux23~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[8]\, pc_reg|out_pc[8], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[31]~feeder\, reg_ifid|out_instruction[31]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[31]\, reg_ifid|out_instruction[31], Pipeline, 1
instance = comp, \controle_id|Mux21~0\, controle_id|Mux21~0, Pipeline, 1
instance = comp, \controle_id|Mux21~1\, controle_id|Mux21~1, Pipeline, 1
instance = comp, \ula_ex|Mux7~4\, ula_ex|Mux7~4, Pipeline, 1
instance = comp, \ula_ex|Mux7~6\, ula_ex|Mux7~6, Pipeline, 1
instance = comp, \ula_ex|Mux7~8\, ula_ex|Mux7~8, Pipeline, 1
instance = comp, \ula_ex|Mux7~10\, ula_ex|Mux7~10, Pipeline, 1
instance = comp, \ula_ex|Mux7~7\, ula_ex|Mux7~7, Pipeline, 1
instance = comp, \ula_ex|Mux7~9\, ula_ex|Mux7~9, Pipeline, 1
instance = comp, \ula_ex|Mux7\, ula_ex|Mux7, Pipeline, 1
instance = comp, \ula_ex|Mux4~0\, ula_ex|Mux4~0, Pipeline, 1
instance = comp, \ula_ex|Mux4~1\, ula_ex|Mux4~1, Pipeline, 1
instance = comp, \ula_ex|Mux4~2\, ula_ex|Mux4~2, Pipeline, 1
instance = comp, \ula_ex|Mux4~3\, ula_ex|Mux4~3, Pipeline, 1
instance = comp, \ula_ex|Mux4~4\, ula_ex|Mux4~4, Pipeline, 1
instance = comp, \ula_ex|Mux4\, ula_ex|Mux4, Pipeline, 1
instance = comp, \ula_ex|Equal0~11\, ula_ex|Equal0~11, Pipeline, 1
instance = comp, \ula_ex|Equal0~10\, ula_ex|Equal0~10, Pipeline, 1
instance = comp, \ula_ex|Equal0~13\, ula_ex|Equal0~13, Pipeline, 1
instance = comp, \mux2_ex_B|Z[13]~18\, mux2_ex_B|Z[13]~18, Pipeline, 1
instance = comp, \ula_ex|Mux18~2\, ula_ex|Mux18~2, Pipeline, 1
instance = comp, \ula_ex|Mux18~3\, ula_ex|Mux18~3, Pipeline, 1
instance = comp, \ula_ex|Mux18~4\, ula_ex|Mux18~4, Pipeline, 1
instance = comp, \ula_ex|Mux18~5\, ula_ex|Mux18~5, Pipeline, 1
instance = comp, \ula_ex|Equal0~3\, ula_ex|Equal0~3, Pipeline, 1
instance = comp, \ula_ex|Mux20~4\, ula_ex|Mux20~4, Pipeline, 1
instance = comp, \ula_ex|Mux20~5\, ula_ex|Mux20~5, Pipeline, 1
instance = comp, \ula_ex|Mux20~2\, ula_ex|Mux20~2, Pipeline, 1
instance = comp, \ula_ex|Mux20~6\, ula_ex|Mux20~6, Pipeline, 1
instance = comp, \ula_ex|Equal0~2\, ula_ex|Equal0~2, Pipeline, 1
instance = comp, \ula_ex|a32~1\, ula_ex|a32~1, Pipeline, 1
instance = comp, \ula_ex|Mux14~2\, ula_ex|Mux14~2, Pipeline, 1
instance = comp, \ula_ex|Mux14~3\, ula_ex|Mux14~3, Pipeline, 1
instance = comp, \ula_ex|Mux14~4\, ula_ex|Mux14~4, Pipeline, 1
instance = comp, \ula_ex|Mux14\, ula_ex|Mux14, Pipeline, 1
instance = comp, \ula_ex|Equal0~4\, ula_ex|Equal0~4, Pipeline, 1
instance = comp, \ula_ex|Equal0~5\, ula_ex|Equal0~5, Pipeline, 1
instance = comp, \ula_ex|Equal0~12\, ula_ex|Equal0~12, Pipeline, 1
instance = comp, \reg_exmem|exmem_zero_out\, reg_exmem|exmem_zero_out, Pipeline, 1
instance = comp, \if_sel_mux~2\, if_sel_mux~2, Pipeline, 1
instance = comp, \if_sel_mux[0]~3\, if_sel_mux[0]~3, Pipeline, 1
instance = comp, \mux4_if|Mux24~1\, mux4_if|Mux24~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[7]\, pc_reg|out_pc[7], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[4]\, reg_ifid|out_instruction[4], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[6]\, reg_exmem|exmem_adderesult_out[6], Pipeline, 1
instance = comp, \mux4_if|Mux25~0\, mux4_if|Mux25~0, Pipeline, 1
instance = comp, \mux4_if|Mux25~1\, mux4_if|Mux25~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[6]\, pc_reg|out_pc[6], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[5]\, reg_ifid|out_instruction[5], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[5]\, reg_idex|idex_out_immediate[5], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[5]\, reg_exmem|exmem_adderesult_out[5], Pipeline, 1
instance = comp, \mux4_if|Mux26~0\, mux4_if|Mux26~0, Pipeline, 1
instance = comp, \mux4_if|Mux26~1\, mux4_if|Mux26~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[5]\, pc_reg|out_pc[5], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[2]\, reg_ifid|out_instruction[2], Pipeline, 1
instance = comp, \reg_idex|idex_out_immediate[2]\, reg_idex|idex_out_immediate[2], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[2]~30\, reg_exmem|exmem_adderesult_out[2]~30, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[4]\, reg_exmem|exmem_adderesult_out[4], Pipeline, 1
instance = comp, \mux4_if|Mux27~0\, mux4_if|Mux27~0, Pipeline, 1
instance = comp, \mux4_if|Mux27~1\, mux4_if|Mux27~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[4]\, pc_reg|out_pc[4], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[1]\, reg_ifid|out_instruction[1], Pipeline, 1
instance = comp, \mux4_if|Mux28~0\, mux4_if|Mux28~0, Pipeline, 1
instance = comp, \mux4_if|Mux28~1\, mux4_if|Mux28~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[3]\, pc_reg|out_pc[3], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[0]~feeder\, reg_ifid|out_instruction[0]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_instruction[0]\, reg_ifid|out_instruction[0], Pipeline, 1
instance = comp, \if_sel_mux[1]~0\, if_sel_mux[1]~0, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[2]\, reg_exmem|exmem_adderesult_out[2], Pipeline, 1
instance = comp, \mux4_if|Mux29~0\, mux4_if|Mux29~0, Pipeline, 1
instance = comp, \breg_id|r1[2]~30\, breg_id|r1[2]~30, Pipeline, 1
instance = comp, \mux4_if|Mux29~1\, mux4_if|Mux29~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[2]\, pc_reg|out_pc[2], Pipeline, 1
instance = comp, \reg_ifid|out_instruction[26]\, reg_ifid|out_instruction[26], Pipeline, 1
instance = comp, \controle_id|Mux16~1\, controle_id|Mux16~1, Pipeline, 1
instance = comp, \controle_id|Mux16~2\, controle_id|Mux16~2, Pipeline, 1
instance = comp, \reg_idex|idex_out_alu_op[2]\, reg_idex|idex_out_alu_op[2], Pipeline, 1
instance = comp, \ula_control|Mux1~0\, ula_control|Mux1~0, Pipeline, 1
instance = comp, \ula_control|Mux5~0\, ula_control|Mux5~0, Pipeline, 1
instance = comp, \ula_control|Mux5~1\, ula_control|Mux5~1, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg1[2]\, reg_idex|idex_out_reg1[2], Pipeline, 1
instance = comp, \ula_ex|Mux29~3\, ula_ex|Mux29~3, Pipeline, 1
instance = comp, \ula_ex|Mux29~4\, ula_ex|Mux29~4, Pipeline, 1
instance = comp, \ula_ex|Mux29~2\, ula_ex|Mux29~2, Pipeline, 1
instance = comp, \ula_ex|Mux29~5\, ula_ex|Mux29~5, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[2]\, reg_exmem|exmem_aluresult_out[2], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_memdata[0]\, reg_memwb|memwb_out_memdata[0], Pipeline, 1
instance = comp, \ula_ex|Mux31~2\, ula_ex|Mux31~2, Pipeline, 1
instance = comp, \ula_ex|Mux31~1\, ula_ex|Mux31~1, Pipeline, 1
instance = comp, \ula_ex|Mux31~3\, ula_ex|Mux31~3, Pipeline, 1
instance = comp, \ula_ex|Mux31~4\, ula_ex|Mux31~4, Pipeline, 1
instance = comp, \ula_ex|Mux31~0\, ula_ex|Mux31~0, Pipeline, 1
instance = comp, \ula_ex|Mux31~5\, ula_ex|Mux31~5, Pipeline, 1
instance = comp, \ula_ex|Mux31~6\, ula_ex|Mux31~6, Pipeline, 1
instance = comp, \reg_exmem|exmem_aluresult_out[0]\, reg_exmem|exmem_aluresult_out[0], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[0]~feeder\, reg_memwb|memwb_out_result_alu[0]~feeder, Pipeline, 1
instance = comp, \reg_memwb|memwb_out_result_alu[0]\, reg_memwb|memwb_out_result_alu[0], Pipeline, 1
instance = comp, \mux4_if|Mux31~3\, mux4_if|Mux31~3, Pipeline, 1
instance = comp, \breg_id|r1[0]~0\, breg_id|r1[0]~0, Pipeline, 1
instance = comp, \mux4_if|Mux31~2\, mux4_if|Mux31~2, Pipeline, 1
instance = comp, \pc_reg|out_pc[0]\, pc_reg|out_pc[0], Pipeline, 1
instance = comp, \reg_ifid|out_pc4[0]~feeder\, reg_ifid|out_pc4[0]~feeder, Pipeline, 1
instance = comp, \reg_ifid|out_pc4[0]\, reg_ifid|out_pc4[0], Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[0]~feeder\, reg_idex|idex_out_pc4[0]~feeder, Pipeline, 1
instance = comp, \reg_idex|idex_out_pc4[0]\, reg_idex|idex_out_pc4[0], Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[0]\, reg_exmem|exmem_adderesult_out[0], Pipeline, 1
instance = comp, \reg_memwb|memwb_out_pc4[0]\, reg_memwb|memwb_out_pc4[0], Pipeline, 1
instance = comp, \mux4_wb|Mux31~0\, mux4_wb|Mux31~0, Pipeline, 1
instance = comp, \mux4_wb|Mux31~1\, mux4_wb|Mux31~1, Pipeline, 1
instance = comp, \breg_id|regs_rtl_1_bypass[11]\, breg_id|regs_rtl_1_bypass[11], Pipeline, 1
instance = comp, \breg_id|r2[0]~31\, breg_id|r2[0]~31, Pipeline, 1
instance = comp, \reg_idex|idex_out_reg2[0]\, reg_idex|idex_out_reg2[0], Pipeline, 1
instance = comp, \reg_exmem|exmem_reg2_out[0]\, reg_exmem|exmem_reg2_out[0], Pipeline, 1
instance = comp, \Sel_Saida_FPGA[0]~I\, Sel_Saida_FPGA[0], Pipeline, 1
instance = comp, \Sel_Saida_FPGA[1]~I\, Sel_Saida_FPGA[1], Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux30~0\, mux4_saida_FPGA|Mux30~0, Pipeline, 1
instance = comp, \ula_ex|Mux30~3\, ula_ex|Mux30~3, Pipeline, 1
instance = comp, \ula_ex|Mux30~5\, ula_ex|Mux30~5, Pipeline, 1
instance = comp, \ula_ex|Mux30~6\, ula_ex|Mux30~6, Pipeline, 1
instance = comp, \ula_ex|Mux30~8\, ula_ex|Mux30~8, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux30~1\, mux4_saida_FPGA|Mux30~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux28~1\, mux4_saida_FPGA|Mux28~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux29~1\, mux4_saida_FPGA|Mux29~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux31~1\, mux4_saida_FPGA|Mux31~1, Pipeline, 1
instance = comp, \conversor_0|Mux6~0\, conversor_0|Mux6~0, Pipeline, 1
instance = comp, \conversor_0|Mux5~0\, conversor_0|Mux5~0, Pipeline, 1
instance = comp, \conversor_0|Mux4~0\, conversor_0|Mux4~0, Pipeline, 1
instance = comp, \conversor_0|Mux3~0\, conversor_0|Mux3~0, Pipeline, 1
instance = comp, \conversor_0|Mux2~0\, conversor_0|Mux2~0, Pipeline, 1
instance = comp, \conversor_0|Mux1~0\, conversor_0|Mux1~0, Pipeline, 1
instance = comp, \conversor_0|Mux0~0\, conversor_0|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux26~0\, mux4_saida_FPGA|Mux26~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux26~1\, mux4_saida_FPGA|Mux26~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux27~0\, mux4_saida_FPGA|Mux27~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux27~1\, mux4_saida_FPGA|Mux27~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux25~0\, mux4_saida_FPGA|Mux25~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux25~1\, mux4_saida_FPGA|Mux25~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux24~0\, mux4_saida_FPGA|Mux24~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux24~1\, mux4_saida_FPGA|Mux24~1, Pipeline, 1
instance = comp, \conversor_1|Mux6~0\, conversor_1|Mux6~0, Pipeline, 1
instance = comp, \conversor_1|Mux5~0\, conversor_1|Mux5~0, Pipeline, 1
instance = comp, \conversor_1|Mux4~0\, conversor_1|Mux4~0, Pipeline, 1
instance = comp, \conversor_1|Mux3~0\, conversor_1|Mux3~0, Pipeline, 1
instance = comp, \conversor_1|Mux2~0\, conversor_1|Mux2~0, Pipeline, 1
instance = comp, \conversor_1|Mux1~0\, conversor_1|Mux1~0, Pipeline, 1
instance = comp, \conversor_1|Mux0~0\, conversor_1|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux22~0\, mux4_saida_FPGA|Mux22~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux22~1\, mux4_saida_FPGA|Mux22~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux23~1\, mux4_saida_FPGA|Mux23~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux20~0\, mux4_saida_FPGA|Mux20~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux20~1\, mux4_saida_FPGA|Mux20~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux21~0\, mux4_saida_FPGA|Mux21~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux21~1\, mux4_saida_FPGA|Mux21~1, Pipeline, 1
instance = comp, \conversor_2|Mux6~0\, conversor_2|Mux6~0, Pipeline, 1
instance = comp, \conversor_2|Mux5~0\, conversor_2|Mux5~0, Pipeline, 1
instance = comp, \conversor_2|Mux4~0\, conversor_2|Mux4~0, Pipeline, 1
instance = comp, \conversor_2|Mux3~0\, conversor_2|Mux3~0, Pipeline, 1
instance = comp, \conversor_2|Mux2~0\, conversor_2|Mux2~0, Pipeline, 1
instance = comp, \conversor_2|Mux1~0\, conversor_2|Mux1~0, Pipeline, 1
instance = comp, \conversor_2|Mux0~0\, conversor_2|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux16~0\, mux4_saida_FPGA|Mux16~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux16~1\, mux4_saida_FPGA|Mux16~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux18~0\, mux4_saida_FPGA|Mux18~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux18~1\, mux4_saida_FPGA|Mux18~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux17~0\, mux4_saida_FPGA|Mux17~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux17~1\, mux4_saida_FPGA|Mux17~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux19~0\, mux4_saida_FPGA|Mux19~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux19~1\, mux4_saida_FPGA|Mux19~1, Pipeline, 1
instance = comp, \conversor_3|Mux6~0\, conversor_3|Mux6~0, Pipeline, 1
instance = comp, \conversor_3|Mux5~0\, conversor_3|Mux5~0, Pipeline, 1
instance = comp, \conversor_3|Mux4~0\, conversor_3|Mux4~0, Pipeline, 1
instance = comp, \conversor_3|Mux3~0\, conversor_3|Mux3~0, Pipeline, 1
instance = comp, \conversor_3|Mux2~0\, conversor_3|Mux2~0, Pipeline, 1
instance = comp, \conversor_3|Mux1~0\, conversor_3|Mux1~0, Pipeline, 1
instance = comp, \conversor_3|Mux0~0\, conversor_3|Mux0~0, Pipeline, 1
instance = comp, \reg_exmem|exmem_adderesult_out[16]\, reg_exmem|exmem_adderesult_out[16], Pipeline, 1
instance = comp, \mux4_if|Mux15~0\, mux4_if|Mux15~0, Pipeline, 1
instance = comp, \mux4_if|Mux15~1\, mux4_if|Mux15~1, Pipeline, 1
instance = comp, \pc_reg|out_pc[16]\, pc_reg|out_pc[16], Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux15~0\, mux4_saida_FPGA|Mux15~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux15~1\, mux4_saida_FPGA|Mux15~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux13~1\, mux4_saida_FPGA|Mux13~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux12~0\, mux4_saida_FPGA|Mux12~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux12~1\, mux4_saida_FPGA|Mux12~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux14~1\, mux4_saida_FPGA|Mux14~1, Pipeline, 1
instance = comp, \conversor_4|Mux6~0\, conversor_4|Mux6~0, Pipeline, 1
instance = comp, \conversor_4|Mux5~0\, conversor_4|Mux5~0, Pipeline, 1
instance = comp, \conversor_4|Mux4~0\, conversor_4|Mux4~0, Pipeline, 1
instance = comp, \conversor_4|Mux3~0\, conversor_4|Mux3~0, Pipeline, 1
instance = comp, \conversor_4|Mux2~0\, conversor_4|Mux2~0, Pipeline, 1
instance = comp, \conversor_4|Mux1~0\, conversor_4|Mux1~0, Pipeline, 1
instance = comp, \conversor_4|Mux0~0\, conversor_4|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux11~1\, mux4_saida_FPGA|Mux11~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux10~1\, mux4_saida_FPGA|Mux10~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux8~1\, mux4_saida_FPGA|Mux8~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux9~0\, mux4_saida_FPGA|Mux9~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux9~1\, mux4_saida_FPGA|Mux9~1, Pipeline, 1
instance = comp, \conversor_5|Mux6~0\, conversor_5|Mux6~0, Pipeline, 1
instance = comp, \conversor_5|Mux5~0\, conversor_5|Mux5~0, Pipeline, 1
instance = comp, \conversor_5|Mux4~0\, conversor_5|Mux4~0, Pipeline, 1
instance = comp, \conversor_5|Mux3~0\, conversor_5|Mux3~0, Pipeline, 1
instance = comp, \conversor_5|Mux2~0\, conversor_5|Mux2~0, Pipeline, 1
instance = comp, \conversor_5|Mux1~0\, conversor_5|Mux1~0, Pipeline, 1
instance = comp, \conversor_5|Mux0~0\, conversor_5|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux6~0\, mux4_saida_FPGA|Mux6~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux6~1\, mux4_saida_FPGA|Mux6~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux7~0\, mux4_saida_FPGA|Mux7~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux7~1\, mux4_saida_FPGA|Mux7~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux5~0\, mux4_saida_FPGA|Mux5~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux5~1\, mux4_saida_FPGA|Mux5~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux4~0\, mux4_saida_FPGA|Mux4~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux4~1\, mux4_saida_FPGA|Mux4~1, Pipeline, 1
instance = comp, \conversor_6|Mux6~0\, conversor_6|Mux6~0, Pipeline, 1
instance = comp, \conversor_6|Mux5~0\, conversor_6|Mux5~0, Pipeline, 1
instance = comp, \conversor_6|Mux4~0\, conversor_6|Mux4~0, Pipeline, 1
instance = comp, \conversor_6|Mux3~0\, conversor_6|Mux3~0, Pipeline, 1
instance = comp, \conversor_6|Mux2~0\, conversor_6|Mux2~0, Pipeline, 1
instance = comp, \conversor_6|Mux1~0\, conversor_6|Mux1~0, Pipeline, 1
instance = comp, \conversor_6|Mux0~0\, conversor_6|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux0~0\, mux4_saida_FPGA|Mux0~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux0~1\, mux4_saida_FPGA|Mux0~1, Pipeline, 1
instance = comp, \ula_ex|a32~15\, ula_ex|a32~15, Pipeline, 1
instance = comp, \mux2_ex_B|Z[28]~3\, mux2_ex_B|Z[28]~3, Pipeline, 1
instance = comp, \ula_ex|Mux3~2\, ula_ex|Mux3~2, Pipeline, 1
instance = comp, \ula_ex|Mux3~3\, ula_ex|Mux3~3, Pipeline, 1
instance = comp, \ula_ex|Mux3~4\, ula_ex|Mux3~4, Pipeline, 1
instance = comp, \ula_ex|Mux3\, ula_ex|Mux3, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux3~0\, mux4_saida_FPGA|Mux3~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux3~1\, mux4_saida_FPGA|Mux3~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux1~0\, mux4_saida_FPGA|Mux1~0, Pipeline, 1
instance = comp, \ula_ex|a32~18\, ula_ex|a32~18, Pipeline, 1
instance = comp, \ula_ex|Mux1~2\, ula_ex|Mux1~2, Pipeline, 1
instance = comp, \ula_ex|Mux1~3\, ula_ex|Mux1~3, Pipeline, 1
instance = comp, \ula_ex|Mux1~4\, ula_ex|Mux1~4, Pipeline, 1
instance = comp, \ula_ex|Mux1\, ula_ex|Mux1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux1~1\, mux4_saida_FPGA|Mux1~1, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux2~0\, mux4_saida_FPGA|Mux2~0, Pipeline, 1
instance = comp, \mux4_saida_FPGA|Mux2~1\, mux4_saida_FPGA|Mux2~1, Pipeline, 1
instance = comp, \conversor_7|Mux6~0\, conversor_7|Mux6~0, Pipeline, 1
instance = comp, \conversor_7|Mux5~0\, conversor_7|Mux5~0, Pipeline, 1
instance = comp, \conversor_7|Mux4~0\, conversor_7|Mux4~0, Pipeline, 1
instance = comp, \conversor_7|Mux3~0\, conversor_7|Mux3~0, Pipeline, 1
instance = comp, \conversor_7|Mux2~0\, conversor_7|Mux2~0, Pipeline, 1
instance = comp, \conversor_7|Mux1~0\, conversor_7|Mux1~0, Pipeline, 1
instance = comp, \conversor_7|Mux0~0\, conversor_7|Mux0~0, Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[6]~I\, Saida_FPGA_7seg_0[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[5]~I\, Saida_FPGA_7seg_0[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[4]~I\, Saida_FPGA_7seg_0[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[3]~I\, Saida_FPGA_7seg_0[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[2]~I\, Saida_FPGA_7seg_0[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[1]~I\, Saida_FPGA_7seg_0[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_0[0]~I\, Saida_FPGA_7seg_0[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[6]~I\, Saida_FPGA_7seg_1[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[5]~I\, Saida_FPGA_7seg_1[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[4]~I\, Saida_FPGA_7seg_1[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[3]~I\, Saida_FPGA_7seg_1[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[2]~I\, Saida_FPGA_7seg_1[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[1]~I\, Saida_FPGA_7seg_1[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_1[0]~I\, Saida_FPGA_7seg_1[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[6]~I\, Saida_FPGA_7seg_2[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[5]~I\, Saida_FPGA_7seg_2[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[4]~I\, Saida_FPGA_7seg_2[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[3]~I\, Saida_FPGA_7seg_2[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[2]~I\, Saida_FPGA_7seg_2[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[1]~I\, Saida_FPGA_7seg_2[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_2[0]~I\, Saida_FPGA_7seg_2[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[6]~I\, Saida_FPGA_7seg_3[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[5]~I\, Saida_FPGA_7seg_3[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[4]~I\, Saida_FPGA_7seg_3[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[3]~I\, Saida_FPGA_7seg_3[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[2]~I\, Saida_FPGA_7seg_3[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[1]~I\, Saida_FPGA_7seg_3[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_3[0]~I\, Saida_FPGA_7seg_3[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[6]~I\, Saida_FPGA_7seg_4[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[5]~I\, Saida_FPGA_7seg_4[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[4]~I\, Saida_FPGA_7seg_4[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[3]~I\, Saida_FPGA_7seg_4[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[2]~I\, Saida_FPGA_7seg_4[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[1]~I\, Saida_FPGA_7seg_4[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_4[0]~I\, Saida_FPGA_7seg_4[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[6]~I\, Saida_FPGA_7seg_5[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[5]~I\, Saida_FPGA_7seg_5[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[4]~I\, Saida_FPGA_7seg_5[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[3]~I\, Saida_FPGA_7seg_5[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[2]~I\, Saida_FPGA_7seg_5[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[1]~I\, Saida_FPGA_7seg_5[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_5[0]~I\, Saida_FPGA_7seg_5[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[6]~I\, Saida_FPGA_7seg_6[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[5]~I\, Saida_FPGA_7seg_6[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[4]~I\, Saida_FPGA_7seg_6[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[3]~I\, Saida_FPGA_7seg_6[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[2]~I\, Saida_FPGA_7seg_6[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[1]~I\, Saida_FPGA_7seg_6[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_6[0]~I\, Saida_FPGA_7seg_6[0], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[6]~I\, Saida_FPGA_7seg_7[6], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[5]~I\, Saida_FPGA_7seg_7[5], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[4]~I\, Saida_FPGA_7seg_7[4], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[3]~I\, Saida_FPGA_7seg_7[3], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[2]~I\, Saida_FPGA_7seg_7[2], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[1]~I\, Saida_FPGA_7seg_7[1], Pipeline, 1
instance = comp, \Saida_FPGA_7seg_7[0]~I\, Saida_FPGA_7seg_7[0], Pipeline, 1
