# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/my_pe.v" \
"../../../../lab06.srcs/sources_1/pe_controller_skeleton.v" \
"../../../../lab06.srcs/sim_1/new/pe_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
