Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SRC_behav xil_defaultlib.tb_SRC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'IR' [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/SRC_top.sv:174]
WARNING: [VRFC 10-3818] variable 'result' is driven by invalid combination of procedural drivers [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/ALU.sv:35]
WARNING: [VRFC 10-2921] 'result' driven by this always_ff block should not be driven by any other process [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_FF
Compiling module xil_defaultlib.d_FF
Compiling module xil_defaultlib.clocking_logic
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.control_step_decoder
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.control_signal_encoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.memory_default
Compiling module xil_defaultlib.PC_u
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.con_u
Compiling module xil_defaultlib.shift_control
Compiling module xil_defaultlib.SRC_top
Compiling module xil_defaultlib.tb_SRC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SRC_behav
