// Seed: 3630061950
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.id_17 = 0;
  localparam id_4 = 1 == 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd7
) (
    input  wor   _id_0,
    output uwire id_1
);
  logic [-1 : -1] id_3 = id_3;
  wire id_4;
  wire id_5;
  logic [id_0 : 1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  wire id_7;
  wire id_8;
  assign id_7 = id_5;
endmodule
module module_2 #(
    parameter id_13 = 32'd27,
    parameter id_6  = 32'd79
) (
    input wor id_0
    , id_25,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5,
    input wor _id_6,
    input wire id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    output wand id_12,
    output supply0 _id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri1 id_16,
    output wand id_17,
    input tri0 id_18,
    output wand id_19,
    input supply1 id_20,
    output supply1 id_21,
    output tri id_22,
    input wand id_23
);
  logic id_26;
  ;
  logic [id_13 : id_6] id_27;
  ;
  module_0 modCall_1 (
      id_27,
      id_25,
      id_27
  );
endmodule
