{"frozen":{"name":"vhd2vl-unstable","shortDescription":"VHDL to Verilog converter","versionString":"2018-09-01","homepage":"https://github.com/ldoolitt/vhd2vl","license":{"fullName":"GNU General Public License v2.0 or later","shortName":"gpl2Plus","spdxId":"GPL-2.0-or-later","url":"https://spdx.org/licenses/GPL-2.0-or-later.html"},"versionNumberList":[]},"flexible":{"unfree":false,"insecure":false,"broken":false,"sources":[{"git":"https://github.com/NixOS/nixpkgs.git","commit":"6c36c4ca061f0c85eed3c96c0b3ecc7901f57bb3","attributePath":["vhd2vl"],"position":"/nix/store/hqc8hlzsl1qyzdyam91kvj1ww22yw538-6c36c4ca061f0c85eed3c96c0b3ecc7901f57bb3.tar.gz/pkgs/applications/science/electronics/vhd2vl/default.nix:44","date":"2021-02-24"}]}}